-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Thu Nov 30 22:03:29 2023
-- Host        : ASUSComputer running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/oscope-funcgen-lab6/oscope-funcgen-lab6.gen/sources_1/bd/zyncoscope/ip/zyncoscope_oscope_0_0/zyncoscope_oscope_0_0_sim_netlist.vhdl
-- Design      : zyncoscope_oscope_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_acquireToHDMI_ctrlpath is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[8]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[17]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_reg[10]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_reg[6]\ : in STD_LOGIC;
    \tmp_reg[10]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[10]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_6\ : in STD_LOGIC;
    an7606busy_ext : in STD_LOGIC;
    \tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \FSM_onehot_state_reg[19]_0\ : in STD_LOGIC;
    single : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[21]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[21]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_acquireToHDMI_ctrlpath : entity is "acquireToHDMI_ctrlpath";
end zyncoscope_oscope_0_0_acquireToHDMI_ctrlpath;

architecture STRUCTURE of zyncoscope_oscope_0_0_acquireToHDMI_ctrlpath is
  signal \FSM_onehot_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[15]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[17]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[19]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[20]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[21]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[8]_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal an7606convst_ext_INST_0_i_1_n_0 : STD_LOGIC;
  signal an7606convst_ext_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^an7606cs_ext\ : STD_LOGIC;
  signal an7606cs_ext_INST_0_i_1_n_0 : STD_LOGIC;
  signal an7606cs_ext_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^sampletimerrollover_ext\ : STD_LOGIC;
  signal sampleTimerRollover_ext_INST_0_i_1_n_0 : STD_LOGIC;
  signal sampleTimerRollover_ext_INST_0_i_2_n_0 : STD_LOGIC;
  signal \tmp[7]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_state[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_state[19]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_state[20]_i_1\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[10]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[11]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[12]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[13]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[14]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[15]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[16]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[17]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[18]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[19]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[20]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[21]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[9]\ : label is "resetshorttimer:0000000010000000000000,setreadhighc1:0000000001000000000000,writebramc1:0000000000100000000000,waitrateend:0001000000000000000000,setreadhighc2:0000100000000000000000,waitsingle:0000000000000000001000,writebramc2:0000010000000000000000,resetadc:0000000000000000000100,writesregc2:0000001000000000000000,stablize:0000000000000000000010,writesregc1:0000000000010000000000,reset:0000000000000000000001,setreadlowc1:0000000000001000000000,assertconv:0000000000000001000000,startconv:0000000000000000100000,automode:0100000000000000000000,manualmode:0010000000000000000000,whilebusy1:0000000000000100000000,whilebusy0:0000000000000010000000,setsearching:1000000000000000000000,setreadlowc2:0000000100000000000000,setstoring:0000000000000000010000";
  attribute SOFT_HLUTNM of an7606convst_ext_INST_0_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of an7606cs_ext_INST_0_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of an7606cs_ext_INST_0_i_3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sampleTimerRollover_ext_INST_0_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sampleTimerRollover_ext_INST_0_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp[0]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp[10]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp[11]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp[12]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp[13]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp[14]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp[15]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp[16]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp[17]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp[18]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp[19]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp[1]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp[20]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp[21]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp[22]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp[23]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp[27]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp[28]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp[29]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp[2]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp[30]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp[31]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp[31]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp[3]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp[4]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp[5]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp[6]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp[6]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp[7]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp[8]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp[9]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp[9]_i_2\ : label is "soft_lutpair0";
begin
  \FSM_onehot_state_reg[0]_1\ <= \^fsm_onehot_state_reg[0]_1\;
  \FSM_onehot_state_reg[8]_0\ <= \^fsm_onehot_state_reg[8]_0\;
  Q(12 downto 0) <= \^q\(12 downto 0);
  an7606cs_ext <= \^an7606cs_ext\;
  sampleTimerRollover_ext <= \^sampletimerrollover_ext\;
\FSM_onehot_state[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_state_reg[10]_0\,
      O => \FSM_onehot_state[10]_i_1_n_0\
    );
\FSM_onehot_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \FSM_onehot_state[12]_i_1_n_0\
    );
\FSM_onehot_state[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \FSM_onehot_state_reg[10]_0\,
      O => \FSM_onehot_state[15]_i_1_n_0\
    );
\FSM_onehot_state[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[15]\,
      I1 => \^q\(9),
      O => \FSM_onehot_state[17]_i_1_n_0\
    );
\FSM_onehot_state[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[19]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[18]\,
      O => \FSM_onehot_state[19]_i_1_n_0\
    );
\FSM_onehot_state[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[18]\,
      I1 => \FSM_onehot_state_reg[19]_0\,
      O => \FSM_onehot_state[20]_i_1_n_0\
    );
\FSM_onehot_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \FSM_onehot_state_reg[19]_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_state_reg[21]_0\,
      I3 => \^q\(11),
      I4 => \FSM_onehot_state_reg[21]_1\,
      O => \FSM_onehot_state[21]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg[0]_4\(0),
      I2 => \FSM_onehot_state_reg[0]_5\(0),
      I3 => \FSM_onehot_state[2]_i_3_n_0\,
      I4 => \FSM_onehot_state_reg[0]_6\,
      I5 => \FSM_onehot_state[2]_i_5_n_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^q\(2),
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      I4 => \^q\(5),
      I5 => \^q\(8),
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_6_n_0\,
      I1 => \^q\(12),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      I4 => \^q\(4),
      I5 => an7606convst_ext_INST_0_i_2_n_0,
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\FSM_onehot_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0FFD0D0D0D0"
    )
        port map (
      I0 => \FSM_onehot_state_reg[19]_0\,
      I1 => single,
      I2 => \^q\(3),
      I3 => \FSM_onehot_state_reg[0]_7\(0),
      I4 => \FSM_onehot_state_reg[0]_8\(0),
      I5 => \FSM_onehot_state_reg_n_0_[18]\,
      O => \FSM_onehot_state[2]_i_5_n_0\
    );
\FSM_onehot_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[8]\,
      I1 => an7606busy_ext,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \FSM_onehot_state[12]_i_1_n_0\,
      O => \FSM_onehot_state[2]_i_6_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEEEEE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      I2 => \FSM_onehot_state_reg[10]_0\,
      I3 => CO(0),
      I4 => \FSM_onehot_state_reg[5]_0\(0),
      I5 => an7606cs_ext_INST_0_i_1_n_0,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => '0',
      Q => \^q\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[10]_i_1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\FSM_onehot_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(2),
      Q => \^q\(7),
      R => SR(0)
    );
\FSM_onehot_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[12]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[12]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[12]\,
      Q => \FSM_onehot_state_reg_n_0_[13]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[13]\,
      Q => \^q\(8),
      R => SR(0)
    );
\FSM_onehot_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[15]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[15]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(3),
      Q => \^q\(9),
      R => SR(0)
    );
\FSM_onehot_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[17]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[17]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[17]\,
      Q => \FSM_onehot_state_reg_n_0_[18]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[19]_i_1_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \^q\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[20]_i_1_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\FSM_onehot_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[21]_i_1_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \^q\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(0),
      Q => \^q\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg[16]_0\(1),
      Q => \^q\(4),
      R => SR(0)
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[5]\,
      Q => \FSM_onehot_state_reg_n_0_[6]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[6]\,
      Q => \FSM_onehot_state_reg_n_0_[7]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[7]\,
      Q => \FSM_onehot_state_reg_n_0_[8]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state[2]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[8]\,
      Q => \^q\(5),
      R => SR(0)
    );
an7606convst_ext_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => an7606convst_ext_INST_0_i_1_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \^q\(5),
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      I4 => \^q\(8),
      I5 => an7606convst_ext_INST_0_i_2_n_0,
      O => an7606convst_ext
    );
an7606convst_ext_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^an7606cs_ext\,
      I1 => \FSM_onehot_state_reg_n_0_[18]\,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \FSM_onehot_state_reg_n_0_[12]\,
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => an7606convst_ext_INST_0_i_1_n_0
    );
an7606convst_ext_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[13]\,
      I1 => \^q\(9),
      I2 => \FSM_onehot_state_reg_n_0_[15]\,
      O => an7606convst_ext_INST_0_i_2_n_0
    );
an7606cs_ext_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => an7606cs_ext_INST_0_i_1_n_0,
      I4 => an7606cs_ext_INST_0_i_2_n_0,
      I5 => \^fsm_onehot_state_reg[0]_1\,
      O => \^an7606cs_ext\
    );
an7606cs_ext_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => an7606cs_ext_INST_0_i_1_n_0
    );
an7606cs_ext_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => an7606cs_ext_INST_0_i_2_n_0
    );
an7606cs_ext_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^fsm_onehot_state_reg[0]_1\
    );
an7606rd_ext_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => an7606convst_ext_INST_0_i_1_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      I4 => an7606convst_ext_INST_0_i_2_n_0,
      O => an7606rd_ext
    );
conversionPlusReadoutTime_ext_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[18]\,
      I1 => \^sampletimerrollover_ext\,
      O => conversionPlusReadoutTime_ext
    );
sampleTimerRollover_ext_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sampleTimerRollover_ext_INST_0_i_1_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_state_reg_n_0_[7]\,
      I5 => sampleTimerRollover_ext_INST_0_i_2_n_0,
      O => \^sampletimerrollover_ext\
    );
sampleTimerRollover_ext_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[17]\,
      I1 => \FSM_onehot_state_reg_n_0_[13]\,
      I2 => \^q\(9),
      I3 => \FSM_onehot_state_reg_n_0_[15]\,
      I4 => \^q\(8),
      O => sampleTimerRollover_ext_INST_0_i_1_n_0
    );
sampleTimerRollover_ext_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \FSM_onehot_state_reg_n_0_[12]\,
      I3 => \^q\(5),
      O => sampleTimerRollover_ext_INST_0_i_2_n_0
    );
\tmp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(0),
      O => D(0)
    );
\tmp[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tmp_reg[0]\(0),
      O => \FSM_onehot_state_reg[0]_3\(0)
    );
\tmp[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \tmp_reg[0]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(0)
    );
\tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(12),
      I2 => \^q\(4),
      I3 => \^q\(0),
      O => E(0)
    );
\tmp[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(9),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(10)
    );
\tmp[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]_0\,
      I4 => \tmp_reg[10]\(5),
      I5 => \tmp_reg[10]\(6),
      O => D(5)
    );
\tmp[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(10),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(11)
    );
\tmp[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(11),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(12)
    );
\tmp[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(12),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(13)
    );
\tmp[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(13),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(14)
    );
\tmp[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(14),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(15)
    );
\tmp[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(15),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(16)
    );
\tmp[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(16),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(17)
    );
\tmp[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(17),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(18)
    );
\tmp[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(18),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(19)
    );
\tmp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(0),
      I4 => \tmp_reg[10]\(1),
      O => D(1)
    );
\tmp[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(0),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(1)
    );
\tmp[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(19),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(20)
    );
\tmp[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(20),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(21)
    );
\tmp[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(21),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(22)
    );
\tmp[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(22),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(23)
    );
\tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(23),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(24)
    );
\tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(24),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(25)
    );
\tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(25),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(26)
    );
\tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(26),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(27)
    );
\tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(27),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(28)
    );
\tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(28),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(29)
    );
\tmp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(0),
      I4 => \tmp_reg[10]\(1),
      I5 => \tmp_reg[10]\(2),
      O => D(2)
    );
\tmp[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(1),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(2)
    );
\tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(29),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(30)
    );
\tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \FSM_onehot_state_reg_n_0_[18]\,
      O => \FSM_onehot_state_reg[0]_2\(0)
    );
\tmp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(30),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(31)
    );
\tmp[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(2),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(3)
    );
\tmp[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(3),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(4)
    );
\tmp[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(4),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(5)
    );
\tmp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[6]\,
      I4 => \tmp_reg[10]\(3),
      O => D(3)
    );
\tmp[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(5),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(6)
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000100"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \tmp_reg[10]\(3),
      I4 => \tmp_reg[6]\,
      I5 => \tmp_reg[10]\(4),
      O => D(4)
    );
\tmp[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => an7606convst_ext_INST_0_i_2_n_0,
      I2 => \FSM_onehot_state_reg_n_0_[17]\,
      I3 => \^fsm_onehot_state_reg[8]_0\,
      I4 => \tmp[7]_i_4_n_0\,
      O => \FSM_onehot_state_reg[14]_0\(0)
    );
\tmp[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(6),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(7)
    );
\tmp[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => an7606convst_ext_INST_0_i_2_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \^fsm_onehot_state_reg[0]_1\,
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \^fsm_onehot_state_reg[8]_0\
    );
\tmp[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[8]\,
      I4 => sampleTimerRollover_ext_INST_0_i_2_n_0,
      I5 => \^fsm_onehot_state_reg[0]_1\,
      O => \tmp[7]_i_4_n_0\
    );
\tmp[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(7),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(8)
    );
\tmp[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => plusOp(8),
      I1 => \FSM_onehot_state_reg_n_0_[17]\,
      I2 => \^q\(0),
      O => \FSM_onehot_state_reg[17]_0\(9)
    );
\tmp[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(12),
      O => \FSM_onehot_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    resetn : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_clk_wiz_0_clk_wiz : entity is "clk_wiz_0_clk_wiz";
end zyncoscope_oscope_0_0_clk_wiz_0_clk_wiz;

architecture STRUCTURE of zyncoscope_oscope_0_0_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal reset_high : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_ibufg : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 59.375000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 10.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 4,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset_high
    );
mmcm_adv_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => reset_high
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_encode : entity is "encode";
end zyncoscope_oscope_0_0_encode;

architecture STRUCTURE of zyncoscope_oscope_0_0_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair26";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_encode__parameterized0\ : entity is "encode";
end \zyncoscope_oscope_0_0_encode__parameterized0\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair44";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_encode__parameterized1\ : entity is "encode";
end \zyncoscope_oscope_0_0_encode__parameterized1\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair57";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_flagRegister is
  port (
    sampReadyFlag_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \processQ_reg[0]_0\ : in STD_LOGIC;
    \processQ_reg[0]_1\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_flagRegister : entity is "flagRegister";
end zyncoscope_oscope_0_0_flagRegister;

architecture STRUCTURE of zyncoscope_oscope_0_0_flagRegister is
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \^sampreadyflag_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  sampReadyFlag_int(0) <= \^sampreadyflag_int\(0);
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^sampreadyflag_int\(0),
      I1 => doutb(0),
      I2 => \axi_rdata_reg[0]\(1),
      I3 => \axi_rdata_reg[0]_i_2_0\(0),
      I4 => \axi_rdata_reg[0]\(0),
      I5 => \axi_rdata_reg[0]_i_2_1\(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_0\,
      O => \axi_araddr_reg[5]\(0),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[0]_1\,
      I1 => \axi_rdata[0]_i_5_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\processQ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \processQ_reg[0]_1\,
      Q => \^sampreadyflag_int\(0),
      R => \processQ_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_genericCompare is
  port (
    \tmp_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_genericCompare : entity is "genericCompare";
end zyncoscope_oscope_0_0_genericCompare;

architecture STRUCTURE of zyncoscope_oscope_0_0_genericCompare is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \gtOp_carry__0_0\(2 downto 1),
      DI(1) => Q(0),
      DI(0) => \gtOp_carry__0_0\(0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 2) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FSM_onehot_state_reg[3]_0\(0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => Q(1),
      S(0) => \FSM_onehot_state_reg[3]_1\(0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DI(1),
      DI(1) => '0',
      DI(0) => DI(0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 1) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg[10]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FSM_onehot_state_reg[3]\(0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_genericCompare_0 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixelVert_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_out__0\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_genericCompare_0 : entity is "genericCompare";
end zyncoscope_oscope_0_0_genericCompare_0;

architecture STRUCTURE of zyncoscope_oscope_0_0_genericCompare_0 is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 2) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixelVert_reg[10]\(0),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red_reg[1]_1\(1 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red_reg[1]_2\(1 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red_reg[1]\(1 downto 0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red_reg[1]_0\(1 downto 0)
    );
ltOp_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => \p_0_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_genericCompare_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixelVert_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_out__1\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red[1]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_3_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_genericCompare_1 : entity is "genericCompare";
end zyncoscope_oscope_0_0_genericCompare_1;

architecture STRUCTURE of zyncoscope_oscope_0_0_genericCompare_1 is
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3 downto 2) => \NLW_gtOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pixelVert_reg[10]\(0),
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red[1]_i_3_1\(1 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red[1]_i_3_2\(1 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \red[1]_i_3\(1 downto 0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \red[1]_i_3_0\(1 downto 0)
    );
\ltOp_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => \p_0_out__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_genericCompare__parameterized2\ is
  port (
    \tmp_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_genericCompare__parameterized2\ : entity is "genericCompare";
end \zyncoscope_oscope_0_0_genericCompare__parameterized2\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_genericCompare__parameterized2\ is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[5]\(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \FSM_onehot_state_reg[0]\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state_reg[0]_0\(3 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ltOp_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => \tmp_reg[4]\(0),
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_genericCompare__parameterized4\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state[2]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state[2]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_genericCompare__parameterized4\ : entity is "genericCompare";
end \zyncoscope_oscope_0_0_genericCompare__parameterized4\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_genericCompare__parameterized4\ is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_1\ : STD_LOGIC;
  signal \ltOp_carry__0_n_2\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry__1_n_1\ : STD_LOGIC;
  signal \ltOp_carry__1_n_2\ : STD_LOGIC;
  signal \ltOp_carry__1_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__1\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[23]\(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \FSM_onehot_state[2]_i_4_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state[2]_i_4_1\(3 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3) => \ltOp_carry__0_n_0\,
      CO(2) => \ltOp_carry__0_n_1\,
      CO(1) => \ltOp_carry__0_n_2\,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \ltOp_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ltOp_carry__1_1\(3 downto 0)
    );
\ltOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_carry__0_n_0\,
      CO(3) => CO(0),
      CO(2) => \ltOp_carry__1_n_1\,
      CO(1) => \ltOp_carry__1_n_2\,
      CO(0) => \ltOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_onehot_state[2]_i_4\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_genericCompare__parameterized6\ is
  port (
    \tmp_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ltOp_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processQ_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gtOp_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processQ_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processQ_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_genericCompare__parameterized6\ : entity is "genericCompare";
end \zyncoscope_oscope_0_0_genericCompare__parameterized6\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_genericCompare__parameterized6\ is
  signal \gtOp_carry__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_n_1\ : STD_LOGIC;
  signal \gtOp_carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_carry__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_n_1\ : STD_LOGIC;
  signal \gtOp_carry__1_n_2\ : STD_LOGIC;
  signal \gtOp_carry__1_n_3\ : STD_LOGIC;
  signal \gtOp_carry__2_n_1\ : STD_LOGIC;
  signal \gtOp_carry__2_n_2\ : STD_LOGIC;
  signal \gtOp_carry__2_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \ltOp_carry__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_1\ : STD_LOGIC;
  signal \ltOp_carry__0_n_2\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry__1_n_1\ : STD_LOGIC;
  signal \ltOp_carry__1_n_2\ : STD_LOGIC;
  signal \ltOp_carry__1_n_3\ : STD_LOGIC;
  signal \ltOp_carry__2_n_2\ : STD_LOGIC;
  signal \ltOp_carry__2_n_3\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ltOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of gtOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gtOp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ltOp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ltOp_carry__2\ : label is 11;
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \gtOp_carry__0_1\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3) => \gtOp_carry__0_n_0\,
      CO(2) => \gtOp_carry__0_n_1\,
      CO(1) => \gtOp_carry__0_n_2\,
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gtOp_carry__1_1\(3 downto 0)
    );
\gtOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__0_n_0\,
      CO(3) => \gtOp_carry__1_n_0\,
      CO(2) => \gtOp_carry__1_n_1\,
      CO(1) => \gtOp_carry__1_n_2\,
      CO(0) => \gtOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtOp_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gtOp_carry__2_1\(3 downto 0)
    );
\gtOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__1_n_0\,
      CO(3) => \tmp_reg[31]\(0),
      CO(2) => \gtOp_carry__2_n_1\,
      CO(1) => \gtOp_carry__2_n_2\,
      CO(0) => \gtOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \processQ_reg[0]_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \processQ_reg[0]_1\(3 downto 0)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3) => \ltOp_carry__0_n_0\,
      CO(2) => \ltOp_carry__0_n_1\,
      CO(1) => \ltOp_carry__0_n_2\,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ltOp_carry__1_0\(0),
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ltOp_carry__1_1\(3 downto 0)
    );
\ltOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_carry__0_n_0\,
      CO(3) => \ltOp_carry__1_n_0\,
      CO(2) => \ltOp_carry__1_n_1\,
      CO(1) => \ltOp_carry__1_n_2\,
      CO(0) => \ltOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ltOp_carry__2_0\(3 downto 0)
    );
\ltOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ltOp_carry__1_n_0\,
      CO(3) => \NLW_ltOp_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_reg[30]\(0),
      CO(1) => \ltOp_carry__2_n_2\,
      CO(0) => \ltOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ltOp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \processQ_reg[0]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_genericCounter is
  port (
    \tmp_reg[7]_0\ : out STD_LOGIC;
    \tmp_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    storing_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[9]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_genericCounter : entity is "genericCounter";
end zyncoscope_oscope_0_0_genericCounter;

architecture STRUCTURE of zyncoscope_oscope_0_0_genericCounter is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \tmp[5]_i_2_n_0\ : STD_LOGIC;
  signal \^tmp_reg[4]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[21]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp[10]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp[5]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp[8]_i_1\ : label is "soft_lutpair74";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  \tmp_reg[4]_0\ <= \^tmp_reg[4]_0\;
\FSM_onehot_state[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => CO(0),
      I2 => \FSM_onehot_state_reg[3]_1\(0),
      O => storing_reg
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]\(0),
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => CO(0),
      I3 => \FSM_onehot_state_reg[3]_1\(0),
      I4 => \FSM_onehot_state_reg[3]\(1),
      O => \FSM_onehot_state_reg[2]\(0)
    );
\gtOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \tmp_reg[9]_0\(0)
    );
\gtOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \tmp_reg[8]_0\(0)
    );
\gtOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \tmp_reg[7]_1\(2)
    );
\gtOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \tmp_reg[7]_1\(1)
    );
\gtOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \tmp_reg[7]_1\(0)
    );
\gtOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \tmp_reg[7]_2\(3)
    );
\gtOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \tmp_reg[7]_2\(2)
    );
\gtOp_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \tmp_reg[7]_2\(1)
    );
\gtOp_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tmp_reg[7]_2\(0)
    );
\ltOp_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \tmp_reg[10]_0\(0)
    );
\ltOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => DI(1)
    );
\ltOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => DI(0)
    );
\ltOp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => S(3)
    );
\ltOp_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => S(2)
    );
\ltOp_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(1)
    );
\ltOp_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(0)
    );
\tmp[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^tmp_reg[4]_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \tmp_reg[7]_0\
    );
\tmp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => p_2_in(3)
    );
\tmp[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => p_2_in(4)
    );
\tmp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(3),
      I2 => \tmp[5]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_2_in(5)
    );
\tmp[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tmp[5]_i_2_n_0\
    );
\tmp[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^tmp_reg[4]_0\,
      I4 => \^q\(8),
      O => p_2_in(8)
    );
\tmp[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => \tmp_reg[9]_1\,
      I1 => \^tmp_reg[4]_0\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => p_2_in(9)
    );
\tmp[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \^tmp_reg[4]_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(10),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^q\(3),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^q\(4),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^q\(5),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(6),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(7),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(8),
      Q => \^q\(8),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_2_in(9),
      Q => \^q\(9),
      R => \tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_genericCounter__parameterized1\ is
  port (
    \tmp_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[7]_1\ : in STD_LOGIC;
    \tmp_reg[0]_0\ : in STD_LOGIC;
    \tmp_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_genericCounter__parameterized1\ : entity is "genericCounter";
end \zyncoscope_oscope_0_0_genericCounter__parameterized1\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_genericCounter__parameterized1\ is
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shortd0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_5_n_0\ : STD_LOGIC;
  signal \^tmp_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp[0]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp[1]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp[2]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp[3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp[6]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp[7]_i_2\ : label is "soft_lutpair92";
begin
  \tmp_reg[7]_0\(3 downto 0) <= \^tmp_reg[7]_0\(3 downto 0);
\gtOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shortd0(7),
      I1 => shortd0(6),
      O => \^tmp_reg[7]_0\(3)
    );
\gtOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shortd0(3),
      I1 => shortd0(2),
      O => \^tmp_reg[7]_0\(1)
    );
\gtOp_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shortd0(1),
      I1 => shortd0(0),
      O => \^tmp_reg[7]_0\(0)
    );
\gtOp_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(6),
      I1 => shortd0(7),
      O => \tmp_reg[6]_0\(3)
    );
\gtOp_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => shortd0(4),
      I1 => \^tmp_reg[7]_0\(2),
      O => \tmp_reg[6]_0\(2)
    );
\gtOp_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(2),
      I1 => shortd0(3),
      O => \tmp_reg[6]_0\(1)
    );
\gtOp_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(0),
      I1 => shortd0(1),
      O => \tmp_reg[6]_0\(0)
    );
\ltOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(4),
      I1 => \^tmp_reg[7]_0\(2),
      O => DI(0)
    );
\ltOp_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(6),
      I1 => shortd0(7),
      O => S(1)
    );
\ltOp_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => shortd0(4),
      I1 => \^tmp_reg[7]_0\(2),
      O => S(0)
    );
\tmp[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shortd0(0),
      I1 => \tmp_reg[7]_1\,
      O => p_2_in(0)
    );
\tmp[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => shortd0(1),
      I1 => shortd0(0),
      I2 => \tmp_reg[7]_1\,
      O => p_2_in(1)
    );
\tmp[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => shortd0(0),
      I1 => shortd0(1),
      I2 => shortd0(2),
      I3 => \tmp_reg[7]_1\,
      O => p_2_in(2)
    );
\tmp[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => shortd0(1),
      I1 => shortd0(0),
      I2 => shortd0(2),
      I3 => shortd0(3),
      I4 => \tmp_reg[7]_1\,
      O => p_2_in(3)
    );
\tmp[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => shortd0(3),
      I1 => shortd0(1),
      I2 => shortd0(0),
      I3 => shortd0(2),
      I4 => shortd0(4),
      I5 => \tmp_reg[7]_1\,
      O => p_2_in(4)
    );
\tmp[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \tmp[5]_i_2__0_n_0\,
      I1 => \^tmp_reg[7]_0\(2),
      I2 => \tmp_reg[7]_1\,
      O => p_2_in(5)
    );
\tmp[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => shortd0(3),
      I1 => shortd0(1),
      I2 => shortd0(0),
      I3 => shortd0(2),
      I4 => shortd0(4),
      O => \tmp[5]_i_2__0_n_0\
    );
\tmp[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \tmp[7]_i_5_n_0\,
      I1 => shortd0(6),
      I2 => \tmp_reg[7]_1\,
      O => p_2_in(6)
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \tmp_reg[7]_1\,
      I1 => \tmp[7]_i_5_n_0\,
      I2 => shortd0(6),
      I3 => shortd0(7),
      O => p_2_in(7)
    );
\tmp[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => shortd0(4),
      I1 => shortd0(2),
      I2 => shortd0(0),
      I3 => shortd0(1),
      I4 => shortd0(3),
      I5 => \^tmp_reg[7]_0\(2),
      O => \tmp[7]_i_5_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(0),
      Q => shortd0(0),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(1),
      Q => shortd0(1),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(2),
      Q => shortd0(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(3),
      Q => shortd0(3),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(4),
      Q => shortd0(4),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(5),
      Q => \^tmp_reg[7]_0\(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(6),
      Q => shortd0(6),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(7),
      Q => shortd0(7),
      R => \tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_genericCounter__parameterized3\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \tmp_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : in STD_LOGIC;
    \tmp_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \tmp_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_genericCounter__parameterized3\ : entity is "genericCounter";
end \zyncoscope_oscope_0_0_genericCounter__parameterized3\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_genericCounter__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal longd0 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal plusOp : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \tmp_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_tmp_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp[10]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp[13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp[14]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp[17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp[18]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp[19]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp[21]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp[22]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp[23]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp[2]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp[3]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp[4]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp[5]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp[6]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp[7]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp[8]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp[9]_i_1__0\ : label is "soft_lutpair82";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[8]_i_2\ : label is 35;
begin
  Q(0) <= \^q\(0);
\FSM_onehot_state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_state_reg[0]\(1),
      I2 => \FSM_onehot_state_reg[0]_0\(0),
      O => \FSM_onehot_state_reg[1]\
    );
\gtOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(23),
      I1 => longd0(22),
      O => \tmp_reg[23]_0\(3)
    );
\gtOp_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(21),
      I1 => longd0(20),
      O => \tmp_reg[23]_0\(2)
    );
\gtOp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(19),
      I1 => longd0(18),
      O => \tmp_reg[23]_0\(1)
    );
\gtOp_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => longd0(17),
      I1 => longd0(16),
      O => \tmp_reg[23]_0\(0)
    );
\gtOp_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(22),
      I1 => longd0(23),
      O => \tmp_reg[22]_0\(3)
    );
\gtOp_carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(20),
      I1 => longd0(21),
      O => \tmp_reg[22]_0\(2)
    );
\gtOp_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(18),
      I1 => longd0(19),
      O => \tmp_reg[22]_0\(1)
    );
\gtOp_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(16),
      I1 => longd0(17),
      O => \tmp_reg[22]_0\(0)
    );
\ltOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(15),
      I1 => longd0(14),
      O => \tmp_reg[15]_0\(3)
    );
\ltOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(13),
      I1 => longd0(12),
      O => \tmp_reg[15]_0\(2)
    );
\ltOp_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(11),
      I1 => longd0(10),
      O => \tmp_reg[15]_0\(1)
    );
\ltOp_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(9),
      I1 => longd0(8),
      O => \tmp_reg[15]_0\(0)
    );
\ltOp_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(14),
      I1 => longd0(15),
      O => \tmp_reg[14]_0\(3)
    );
\ltOp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(12),
      I1 => longd0(13),
      O => \tmp_reg[14]_0\(2)
    );
\ltOp_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(10),
      I1 => longd0(11),
      O => \tmp_reg[14]_0\(1)
    );
\ltOp_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(8),
      I1 => longd0(9),
      O => \tmp_reg[14]_0\(0)
    );
\ltOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(22),
      I1 => longd0(23),
      O => \tmp_reg[22]_1\(3)
    );
\ltOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(20),
      I1 => longd0(21),
      O => \tmp_reg[22]_1\(2)
    );
\ltOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(18),
      I1 => longd0(19),
      O => \tmp_reg[22]_1\(1)
    );
\ltOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => longd0(16),
      I1 => longd0(17),
      O => \tmp_reg[22]_1\(0)
    );
\ltOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(7),
      I1 => longd0(6),
      O => DI(3)
    );
\ltOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(5),
      I1 => longd0(4),
      O => DI(2)
    );
\ltOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => longd0(3),
      I1 => longd0(2),
      O => DI(1)
    );
\ltOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => longd0(1),
      O => DI(0)
    );
\ltOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(6),
      I1 => longd0(7),
      O => S(3)
    );
\ltOp_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(4),
      I1 => longd0(5),
      O => S(2)
    );
\ltOp_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(2),
      I1 => longd0(3),
      O => S(1)
    );
\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => longd0(1),
      I1 => \^q\(0),
      O => S(0)
    );
\tmp[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(10),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(10)
    );
\tmp[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(11),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(11)
    );
\tmp[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(12),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(12)
    );
\tmp[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(13),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(13)
    );
\tmp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(14),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(14)
    );
\tmp[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(15),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(15)
    );
\tmp[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(16),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(16)
    );
\tmp[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(17),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(17)
    );
\tmp[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(18),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(18)
    );
\tmp[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(19),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(19)
    );
\tmp[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(1),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(1)
    );
\tmp[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(20),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(20)
    );
\tmp[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(21),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(21)
    );
\tmp[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(22),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(22)
    );
\tmp[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(23),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(23)
    );
\tmp[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(2),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(2)
    );
\tmp[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(3),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(3)
    );
\tmp[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(4),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(4)
    );
\tmp[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(5),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(5)
    );
\tmp[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(6),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(6)
    );
\tmp[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(7),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(7)
    );
\tmp[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(8),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(8)
    );
\tmp[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp(9),
      I1 => \FSM_onehot_state_reg[0]\(0),
      O => p_2_in(9)
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => \tmp_reg[0]_2\(0),
      Q => \^q\(0),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(10),
      Q => longd0(10),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(11),
      Q => longd0(11),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(12),
      Q => longd0(12),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[8]_i_2_n_0\,
      CO(3) => \tmp_reg[12]_i_2_n_0\,
      CO(2) => \tmp_reg[12]_i_2_n_1\,
      CO(1) => \tmp_reg[12]_i_2_n_2\,
      CO(0) => \tmp_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => longd0(12 downto 9)
    );
\tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(13),
      Q => longd0(13),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(14),
      Q => longd0(14),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(15),
      Q => longd0(15),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(16),
      Q => longd0(16),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[12]_i_2_n_0\,
      CO(3) => \tmp_reg[16]_i_2_n_0\,
      CO(2) => \tmp_reg[16]_i_2_n_1\,
      CO(1) => \tmp_reg[16]_i_2_n_2\,
      CO(0) => \tmp_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => longd0(16 downto 13)
    );
\tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(17),
      Q => longd0(17),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(18),
      Q => longd0(18),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(19),
      Q => longd0(19),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(1),
      Q => longd0(1),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(20),
      Q => longd0(20),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[16]_i_2_n_0\,
      CO(3) => \tmp_reg[20]_i_2_n_0\,
      CO(2) => \tmp_reg[20]_i_2_n_1\,
      CO(1) => \tmp_reg[20]_i_2_n_2\,
      CO(0) => \tmp_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => longd0(20 downto 17)
    );
\tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(21),
      Q => longd0(21),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(22),
      Q => longd0(22),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(23),
      Q => longd0(23),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[23]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[23]_i_2_n_2\,
      CO(0) => \tmp_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(23 downto 21),
      S(3) => '0',
      S(2 downto 0) => longd0(23 downto 21)
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(2),
      Q => longd0(2),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(3),
      Q => longd0(3),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(4),
      Q => longd0(4),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[4]_i_2_n_0\,
      CO(2) => \tmp_reg[4]_i_2_n_1\,
      CO(1) => \tmp_reg[4]_i_2_n_2\,
      CO(0) => \tmp_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => longd0(4 downto 1)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(5),
      Q => longd0(5),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(6),
      Q => longd0(6),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(7),
      Q => longd0(7),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(8),
      Q => longd0(8),
      R => \tmp_reg[0]_0\
    );
\tmp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[4]_i_2_n_0\,
      CO(3) => \tmp_reg[8]_i_2_n_0\,
      CO(2) => \tmp_reg[8]_i_2_n_1\,
      CO(1) => \tmp_reg[8]_i_2_n_2\,
      CO(0) => \tmp_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => longd0(8 downto 5)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_1\(0),
      D => p_2_in(9),
      Q => longd0(9),
      R => \tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_genericCounter__parameterized5\ is
  port (
    \tmp_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg3_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_reg[30]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    plusOp : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    \ltOp_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processQ_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sampReadyFlag_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processQ_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processQ_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \tmp_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_genericCounter__parameterized5\ : entity is "genericCounter";
end \zyncoscope_oscope_0_0_genericCounter__parameterized5\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_genericCounter__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rated0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \NLW_tmp_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[16]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[20]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg[8]_i_2__0\ : label is 35;
begin
  Q(0) <= \^q\(0);
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\gtOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(15),
      I1 => rated0(14),
      O => \tmp_reg[15]_0\(3)
    );
\gtOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(13),
      I1 => rated0(12),
      O => \tmp_reg[15]_0\(2)
    );
\gtOp_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCC8"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => rated0(11),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(10),
      O => \tmp_reg[15]_0\(1)
    );
\gtOp_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CE8C"
    )
        port map (
      I0 => rated0(8),
      I1 => rated0(9),
      I2 => \ltOp_carry__0\(1),
      I3 => \ltOp_carry__0\(0),
      O => \tmp_reg[15]_0\(0)
    );
\gtOp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(14),
      I1 => rated0(15),
      O => \tmp_reg[14]_0\(3)
    );
\gtOp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(12),
      I1 => rated0(13),
      O => \tmp_reg[14]_0\(2)
    );
\gtOp_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => rated0(11),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(10),
      O => \tmp_reg[14]_0\(1)
    );
\gtOp_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4118"
    )
        port map (
      I0 => rated0(9),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(8),
      O => \tmp_reg[14]_0\(0)
    );
\gtOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(23),
      I1 => rated0(22),
      O => \tmp_reg[23]_0\(3)
    );
\gtOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(21),
      I1 => rated0(20),
      O => \tmp_reg[23]_0\(2)
    );
\gtOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(19),
      I1 => rated0(18),
      O => \tmp_reg[23]_0\(1)
    );
\gtOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(17),
      I1 => rated0(16),
      O => \tmp_reg[23]_0\(0)
    );
\gtOp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(22),
      I1 => rated0(23),
      O => \tmp_reg[22]_0\(3)
    );
\gtOp_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(20),
      I1 => rated0(21),
      O => \tmp_reg[22]_0\(2)
    );
\gtOp_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(18),
      I1 => rated0(19),
      O => \tmp_reg[22]_0\(1)
    );
\gtOp_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(16),
      I1 => rated0(17),
      O => \tmp_reg[22]_0\(0)
    );
\gtOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(31),
      I1 => rated0(30),
      O => \tmp_reg[31]_0\(3)
    );
\gtOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(29),
      I1 => rated0(28),
      O => \tmp_reg[31]_0\(2)
    );
\gtOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(27),
      I1 => rated0(26),
      O => \tmp_reg[31]_0\(1)
    );
\gtOp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(25),
      I1 => rated0(24),
      O => \tmp_reg[31]_0\(0)
    );
\gtOp_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(30),
      I1 => rated0(31),
      O => \tmp_reg[30]_0\(3)
    );
\gtOp_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(28),
      I1 => rated0(29),
      O => \tmp_reg[30]_0\(2)
    );
\gtOp_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(26),
      I1 => rated0(27),
      O => \tmp_reg[30]_0\(1)
    );
\gtOp_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(24),
      I1 => rated0(25),
      O => \tmp_reg[30]_0\(0)
    );
\gtOp_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB80"
    )
        port map (
      I0 => rated0(6),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(7),
      O => \tmp_reg[6]_1\(3)
    );
\gtOp_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A08"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(4),
      O => \tmp_reg[6]_1\(2)
    );
\gtOp_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F0A"
    )
        port map (
      I0 => rated0(2),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(3),
      O => \tmp_reg[6]_1\(1)
    );
\gtOp_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rated0(1),
      I1 => \^q\(0),
      O => \tmp_reg[6]_1\(0)
    );
\gtOp_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => rated0(6),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(7),
      O => \tmp_reg[6]_0\(3)
    );
\gtOp_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2482"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(4),
      O => \tmp_reg[6]_0\(2)
    );
\gtOp_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8403"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => \ltOp_carry__0\(1),
      I2 => rated0(2),
      I3 => rated0(3),
      O => \tmp_reg[6]_0\(1)
    );
\gtOp_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rated0(1),
      O => \tmp_reg[6]_0\(0)
    );
\ltOp_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => \ltOp_carry__0\(1),
      I1 => rated0(11),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(10),
      O => \slv_reg3_reg[1]\(0)
    );
\ltOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(16),
      I1 => rated0(17),
      O => \tmp_reg[16]_0\(3)
    );
\ltOp_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(14),
      I1 => rated0(15),
      O => \tmp_reg[16]_0\(2)
    );
\ltOp_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(12),
      I1 => rated0(13),
      O => \tmp_reg[16]_0\(1)
    );
\ltOp_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0452"
    )
        port map (
      I0 => rated0(11),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(10),
      O => \tmp_reg[16]_0\(0)
    );
\ltOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(24),
      I1 => rated0(25),
      O => \tmp_reg[24]_0\(3)
    );
\ltOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(22),
      I1 => rated0(23),
      O => \tmp_reg[24]_0\(2)
    );
\ltOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(20),
      I1 => rated0(21),
      O => \tmp_reg[24]_0\(1)
    );
\ltOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(18),
      I1 => rated0(19),
      O => \tmp_reg[24]_0\(0)
    );
\ltOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(30),
      I1 => rated0(31),
      O => \tmp_reg[30]_1\(2)
    );
\ltOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(28),
      I1 => rated0(29),
      O => \tmp_reg[30]_1\(1)
    );
\ltOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rated0(26),
      I1 => rated0(27),
      O => \tmp_reg[30]_1\(0)
    );
\ltOp_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004D"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => \ltOp_carry__0\(1),
      I2 => rated0(8),
      I3 => rated0(9),
      O => DI(3)
    );
\ltOp_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => \ltOp_carry__0\(1),
      I1 => rated0(6),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(7),
      O => DI(2)
    );
\ltOp_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"455D"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(4),
      O => DI(1)
    );
\ltOp_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7050"
    )
        port map (
      I0 => rated0(3),
      I1 => rated0(2),
      I2 => \ltOp_carry__0\(1),
      I3 => \ltOp_carry__0\(0),
      O => DI(0)
    );
\ltOp_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4118"
    )
        port map (
      I0 => rated0(9),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(8),
      O => S(3)
    );
\ltOp_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => rated0(6),
      I1 => \ltOp_carry__0\(0),
      I2 => \ltOp_carry__0\(1),
      I3 => rated0(7),
      O => S(2)
    );
\ltOp_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2482"
    )
        port map (
      I0 => rated0(5),
      I1 => \ltOp_carry__0\(1),
      I2 => \ltOp_carry__0\(0),
      I3 => rated0(4),
      O => S(1)
    );
\ltOp_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8403"
    )
        port map (
      I0 => \ltOp_carry__0\(0),
      I1 => \ltOp_carry__0\(1),
      I2 => rated0(2),
      I3 => rated0(3),
      O => S(0)
    );
\processQ[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \processQ_reg[0]\(0),
      I1 => sampReadyFlag_int(0),
      I2 => \processQ_reg[0]_0\(0),
      I3 => \processQ_reg[0]_1\(0),
      O => \slv_reg4_reg[0]\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(0),
      Q => \^q\(0),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(10),
      Q => rated0(10),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(11),
      Q => rated0(11),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(12),
      Q => rated0(12),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[8]_i_2__0_n_0\,
      CO(3) => \tmp_reg[12]_i_2__0_n_0\,
      CO(2) => \tmp_reg[12]_i_2__0_n_1\,
      CO(1) => \tmp_reg[12]_i_2__0_n_2\,
      CO(0) => \tmp_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(11 downto 8),
      S(3 downto 0) => rated0(12 downto 9)
    );
\tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(13),
      Q => rated0(13),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(14),
      Q => rated0(14),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(15),
      Q => rated0(15),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(16),
      Q => rated0(16),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[12]_i_2__0_n_0\,
      CO(3) => \tmp_reg[16]_i_2__0_n_0\,
      CO(2) => \tmp_reg[16]_i_2__0_n_1\,
      CO(1) => \tmp_reg[16]_i_2__0_n_2\,
      CO(0) => \tmp_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => rated0(16 downto 13)
    );
\tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(17),
      Q => rated0(17),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(18),
      Q => rated0(18),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(19),
      Q => rated0(19),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(1),
      Q => rated0(1),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(20),
      Q => rated0(20),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[16]_i_2__0_n_0\,
      CO(3) => \tmp_reg[20]_i_2__0_n_0\,
      CO(2) => \tmp_reg[20]_i_2__0_n_1\,
      CO(1) => \tmp_reg[20]_i_2__0_n_2\,
      CO(0) => \tmp_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(19 downto 16),
      S(3 downto 0) => rated0(20 downto 17)
    );
\tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(21),
      Q => rated0(21),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(22),
      Q => rated0(22),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(23),
      Q => rated0(23),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(24),
      Q => rated0(24),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[20]_i_2__0_n_0\,
      CO(3) => \tmp_reg[24]_i_2_n_0\,
      CO(2) => \tmp_reg[24]_i_2_n_1\,
      CO(1) => \tmp_reg[24]_i_2_n_2\,
      CO(0) => \tmp_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(23 downto 20),
      S(3 downto 0) => rated0(24 downto 21)
    );
\tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(25),
      Q => rated0(25),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(26),
      Q => rated0(26),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(27),
      Q => rated0(27),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(28),
      Q => rated0(28),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[24]_i_2_n_0\,
      CO(3) => \tmp_reg[28]_i_2_n_0\,
      CO(2) => \tmp_reg[28]_i_2_n_1\,
      CO(1) => \tmp_reg[28]_i_2_n_2\,
      CO(0) => \tmp_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(27 downto 24),
      S(3 downto 0) => rated0(28 downto 25)
    );
\tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(29),
      Q => rated0(29),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(2),
      Q => rated0(2),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(30),
      Q => rated0(30),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(31),
      Q => rated0(31),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[31]_i_3_n_2\,
      CO(0) => \tmp_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => rated0(31 downto 29)
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(3),
      Q => rated0(3),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(4),
      Q => rated0(4),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[4]_i_2__0_n_0\,
      CO(2) => \tmp_reg[4]_i_2__0_n_1\,
      CO(1) => \tmp_reg[4]_i_2__0_n_2\,
      CO(0) => \tmp_reg[4]_i_2__0_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 0) => rated0(4 downto 1)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(5),
      Q => rated0(5),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(6),
      Q => rated0(6),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(7),
      Q => rated0(7),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(8),
      Q => rated0(8),
      R => \^s00_axi_aresetn_0\
    );
\tmp_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[4]_i_2__0_n_0\,
      CO(3) => \tmp_reg[8]_i_2__0_n_0\,
      CO(2) => \tmp_reg[8]_i_2__0_n_1\,
      CO(1) => \tmp_reg[8]_i_2__0_n_2\,
      CO(0) => \tmp_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => rated0(8 downto 5)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tmp_reg[0]_0\(0),
      D => \tmp_reg[31]_1\(9),
      Q => rated0(9),
      R => \^s00_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_genericRegister is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg1_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    storing_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    storing_reg_0 : out STD_LOGIC;
    \triggeredCh10_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_genericRegister : entity is "genericRegister";
end zyncoscope_oscope_0_0_genericRegister;

architecture STRUCTURE of zyncoscope_oscope_0_0_genericRegister is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\FSM_onehot_state[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]\,
      I1 => CO(0),
      I2 => \FSM_onehot_state_reg[4]_0\(0),
      O => storing_reg_0
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]\,
      I1 => CO(0),
      I2 => \FSM_onehot_state_reg[4]_0\(0),
      I3 => \FSM_onehot_state_reg[4]_1\(2),
      I4 => \FSM_onehot_state_reg[4]_1\(0),
      I5 => \FSM_onehot_state_reg[4]_2\,
      O => storing_reg(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(15),
      I1 => \^q\(15),
      I2 => \^q\(14),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(14),
      O => \slv_reg1_reg[15]\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(13),
      I1 => \^q\(13),
      I2 => \^q\(12),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(12),
      O => \slv_reg1_reg[15]\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(11),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(10),
      O => \slv_reg1_reg[15]\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(9),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(8),
      O => \slv_reg1_reg[15]\(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(15),
      I2 => \^q\(14),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(14),
      O => \q_reg[15]_0\(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(13),
      I2 => \^q\(12),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(12),
      O => \q_reg[15]_0\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(11),
      I2 => \^q\(10),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(10),
      O => \q_reg[15]_0\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(9),
      I2 => \^q\(8),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(8),
      O => \q_reg[15]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(7),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(6),
      O => DI(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(5),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(4),
      O => DI(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(2),
      O => DI(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \triggeredCh10_inferred__0/i__carry__0\(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(0),
      O => DI(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(7),
      I2 => \^q\(6),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(6),
      O => S(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(5),
      I2 => \^q\(4),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(4),
      O => S(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(3),
      I2 => \^q\(2),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(2),
      O => S(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \triggeredCh10_inferred__0/i__carry__0\(1),
      I2 => \^q\(0),
      I3 => \triggeredCh10_inferred__0/i__carry__0\(0),
      O => S(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(0),
      Q => \^q\(0),
      R => \q_reg[0]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(10),
      Q => \^q\(10),
      R => \q_reg[0]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(11),
      Q => \^q\(11),
      R => \q_reg[0]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(12),
      Q => \^q\(12),
      R => \q_reg[0]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(13),
      Q => \^q\(13),
      R => \q_reg[0]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(14),
      Q => \^q\(14),
      R => \q_reg[0]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(15),
      Q => \^q\(15),
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(1),
      Q => \^q\(1),
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(2),
      Q => \^q\(2),
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(3),
      Q => \^q\(3),
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(4),
      Q => \^q\(4),
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(5),
      Q => \^q\(5),
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(6),
      Q => \^q\(6),
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(7),
      Q => \^q\(7),
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(8),
      Q => \^q\(8),
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_onehot_state_reg[4]_1\(1),
      D => an7606data_ext(9),
      Q => \^q\(9),
      R => \q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_genericRegister_2 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg1_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \triggeredCh10_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_genericRegister_2 : entity is "genericRegister";
end zyncoscope_oscope_0_0_genericRegister_2;

architecture STRUCTURE of zyncoscope_oscope_0_0_genericRegister_2 is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(0),
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(10),
      Q => \q_reg_n_0_[10]\,
      R => \q_reg[0]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(11),
      Q => \q_reg_n_0_[11]\,
      R => \q_reg[0]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(12),
      Q => \q_reg_n_0_[12]\,
      R => \q_reg[0]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(13),
      Q => \q_reg_n_0_[13]\,
      R => \q_reg[0]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(14),
      Q => \q_reg_n_0_[14]\,
      R => \q_reg[0]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(15),
      Q => \q_reg_n_0_[15]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(1),
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(2),
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(3),
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(4),
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(5),
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(6),
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(7),
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(8),
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => Q(0),
      D => D(9),
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\triggeredCh10_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q_reg_n_0_[15]\,
      I1 => \triggeredCh10_carry__0\(15),
      I2 => \triggeredCh10_carry__0\(14),
      I3 => \q_reg_n_0_[14]\,
      O => \q_reg[15]_0\(3)
    );
\triggeredCh10_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(13),
      I1 => \q_reg_n_0_[13]\,
      I2 => \triggeredCh10_carry__0\(12),
      I3 => \q_reg_n_0_[12]\,
      O => \q_reg[15]_0\(2)
    );
\triggeredCh10_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(11),
      I1 => \q_reg_n_0_[11]\,
      I2 => \triggeredCh10_carry__0\(10),
      I3 => \q_reg_n_0_[10]\,
      O => \q_reg[15]_0\(1)
    );
\triggeredCh10_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(9),
      I1 => \q_reg_n_0_[9]\,
      I2 => \triggeredCh10_carry__0\(8),
      I3 => \q_reg_n_0_[8]\,
      O => \q_reg[15]_0\(0)
    );
\triggeredCh10_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(15),
      I1 => \q_reg_n_0_[15]\,
      I2 => \q_reg_n_0_[14]\,
      I3 => \triggeredCh10_carry__0\(14),
      O => \slv_reg1_reg[15]\(3)
    );
\triggeredCh10_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[13]\,
      I1 => \triggeredCh10_carry__0\(13),
      I2 => \q_reg_n_0_[12]\,
      I3 => \triggeredCh10_carry__0\(12),
      O => \slv_reg1_reg[15]\(2)
    );
\triggeredCh10_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[11]\,
      I1 => \triggeredCh10_carry__0\(11),
      I2 => \q_reg_n_0_[10]\,
      I3 => \triggeredCh10_carry__0\(10),
      O => \slv_reg1_reg[15]\(1)
    );
\triggeredCh10_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \triggeredCh10_carry__0\(9),
      I2 => \q_reg_n_0_[8]\,
      I3 => \triggeredCh10_carry__0\(8),
      O => \slv_reg1_reg[15]\(0)
    );
triggeredCh10_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(7),
      I1 => \q_reg_n_0_[7]\,
      I2 => \triggeredCh10_carry__0\(6),
      I3 => \q_reg_n_0_[6]\,
      O => DI(3)
    );
triggeredCh10_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(5),
      I1 => \q_reg_n_0_[5]\,
      I2 => \triggeredCh10_carry__0\(4),
      I3 => \q_reg_n_0_[4]\,
      O => DI(2)
    );
triggeredCh10_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(3),
      I1 => \q_reg_n_0_[3]\,
      I2 => \triggeredCh10_carry__0\(2),
      I3 => \q_reg_n_0_[2]\,
      O => DI(1)
    );
triggeredCh10_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \triggeredCh10_carry__0\(1),
      I1 => \q_reg_n_0_[1]\,
      I2 => \triggeredCh10_carry__0\(0),
      I3 => \q_reg_n_0_[0]\,
      O => DI(0)
    );
triggeredCh10_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \triggeredCh10_carry__0\(7),
      I2 => \q_reg_n_0_[6]\,
      I3 => \triggeredCh10_carry__0\(6),
      O => S(3)
    );
triggeredCh10_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \triggeredCh10_carry__0\(5),
      I2 => \q_reg_n_0_[4]\,
      I3 => \triggeredCh10_carry__0\(4),
      O => S(2)
    );
triggeredCh10_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \triggeredCh10_carry__0\(3),
      I2 => \q_reg_n_0_[2]\,
      I3 => \triggeredCh10_carry__0\(2),
      O => S(1)
    );
triggeredCh10_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \triggeredCh10_carry__0\(1),
      I2 => \q_reg_n_0_[0]\,
      I3 => \triggeredCh10_carry__0\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_scopeFace is
  port (
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    p_0_out_1 : out STD_LOGIC;
    p_0_out_2 : out STD_LOGIC;
    p_0_out_3 : out STD_LOGIC;
    p_0_out_4 : out STD_LOGIC;
    p_0_out_5 : out STD_LOGIC;
    p_0_out_6 : out STD_LOGIC;
    p_0_out_7 : out STD_LOGIC;
    p_0_out_8 : out STD_LOGIC;
    p_0_out_9 : out STD_LOGIC;
    p_0_out_10 : out STD_LOGIC;
    p_0_out_11 : out STD_LOGIC;
    p_0_out_12 : out STD_LOGIC;
    p_0_out_13 : out STD_LOGIC;
    p_0_out_14 : out STD_LOGIC;
    p_0_out_15 : out STD_LOGIC;
    p_0_out_16 : out STD_LOGIC;
    p_0_out_17 : out STD_LOGIC;
    p_0_out_18 : out STD_LOGIC;
    p_0_out_19 : out STD_LOGIC;
    p_0_out_20 : out STD_LOGIC;
    p_0_out_21 : out STD_LOGIC;
    p_0_out_22 : out STD_LOGIC;
    p_0_out_23 : out STD_LOGIC;
    p_0_out_24 : out STD_LOGIC;
    p_0_out_25 : out STD_LOGIC;
    p_0_out_26 : out STD_LOGIC;
    p_0_out_27 : out STD_LOGIC;
    p_0_out_28 : out STD_LOGIC;
    p_0_out_29 : out STD_LOGIC;
    p_0_out_30 : out STD_LOGIC;
    p_0_out_31 : out STD_LOGIC;
    p_0_out_32 : out STD_LOGIC;
    p_0_out_33 : out STD_LOGIC;
    p_0_out_34 : out STD_LOGIC;
    p_0_out_35 : out STD_LOGIC;
    p_0_out_36 : out STD_LOGIC;
    p_0_out_37 : out STD_LOGIC;
    p_0_out_38 : out STD_LOGIC;
    p_0_out_39 : out STD_LOGIC;
    p_0_out_40 : out STD_LOGIC;
    p_0_out_41 : out STD_LOGIC;
    \p_0_out__0\ : out STD_LOGIC;
    \p_0_out__1\ : out STD_LOGIC;
    p_0_out_42 : out STD_LOGIC;
    p_0_out_43 : out STD_LOGIC;
    p_0_out_44 : out STD_LOGIC;
    p_0_out_45 : out STD_LOGIC;
    p_0_out_46 : out STD_LOGIC;
    p_0_out_47 : out STD_LOGIC;
    p_0_out_48 : out STD_LOGIC;
    p_0_out_49 : out STD_LOGIC;
    p_0_out_50 : out STD_LOGIC;
    p_0_out_51 : out STD_LOGIC;
    p_0_out_52 : out STD_LOGIC;
    p_0_out_53 : out STD_LOGIC;
    p_0_out_54 : out STD_LOGIC;
    p_0_out_55 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \green_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_301\ : in STD_LOGIC;
    pixelTrigVolt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \red[1]_i_367\ : in STD_LOGIC;
    \red[1]_i_301_0\ : in STD_LOGIC;
    \ltOp_carry__0_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ltOp_carry__0_i_4__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    \green_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[1]_1\ : in STD_LOGIC;
    \blue_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_scopeFace : entity is "scopeFace";
end zyncoscope_oscope_0_0_scopeFace;

architecture STRUCTURE of zyncoscope_oscope_0_0_scopeFace is
  signal \^p_0_out_0\ : STD_LOGIC;
  signal \^p_0_out_12\ : STD_LOGIC;
  signal \^p_0_out_18\ : STD_LOGIC;
  signal \^p_0_out_24\ : STD_LOGIC;
  signal \^p_0_out_35\ : STD_LOGIC;
  signal \^p_0_out_7\ : STD_LOGIC;
  signal \^p_0_out_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \red[1]_i_365\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \red[1]_i_395\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \red[1]_i_406\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \red[1]_i_446\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \red[1]_i_475\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \red[1]_i_580\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \red[1]_i_728\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \red[1]_i_746\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \red[1]_i_849\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \red[1]_i_916\ : label is "soft_lutpair90";
begin
  p_0_out_0 <= \^p_0_out_0\;
  p_0_out_12 <= \^p_0_out_12\;
  p_0_out_18 <= \^p_0_out_18\;
  p_0_out_24 <= \^p_0_out_24\;
  p_0_out_35 <= \^p_0_out_35\;
  p_0_out_7 <= \^p_0_out_7\;
  p_0_out_9 <= \^p_0_out_9\;
\blue_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \blue_reg[0]_0\,
      Q => \blue_reg[1]_0\(0),
      R => \red_reg[1]_0\
    );
\blue_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \blue_reg[1]_1\,
      Q => \blue_reg[1]_0\(1),
      R => \red_reg[1]_0\
    );
\green_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \green_reg[3]_1\(0),
      Q => \green_reg[3]_0\(0),
      R => '0'
    );
\green_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \green_reg[3]_1\(1),
      Q => \green_reg[3]_0\(1),
      R => '0'
    );
\green_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \green_reg[3]_1\(2),
      Q => \green_reg[3]_0\(2),
      R => '0'
    );
\ltOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \ltOp_carry__0_i_4\(0),
      I1 => \ltOp_carry__0_i_4\(1),
      I2 => \ltOp_carry__0_i_4\(2),
      I3 => \ltOp_carry__0_i_4\(3),
      O => \p_0_out__0\
    );
\ltOp_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \ltOp_carry__0_i_4__0\(0),
      I1 => \ltOp_carry__0_i_4__0\(1),
      I2 => \ltOp_carry__0_i_4__0\(2),
      I3 => \ltOp_carry__0_i_4__0\(3),
      O => \p_0_out__1\
    );
\red[1]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040400"
    )
        port map (
      I0 => P(8),
      I1 => P(7),
      I2 => P(6),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => \^p_0_out_35\
    );
\red[1]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      O => p_0_out_27
    );
\red[1]_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => P(7),
      I1 => P(5),
      I2 => P(4),
      I3 => P(3),
      I4 => P(6),
      O => p_0_out_37
    );
\red[1]_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002008"
    )
        port map (
      I0 => P(7),
      I1 => P(5),
      I2 => P(4),
      I3 => P(3),
      I4 => P(6),
      O => \^p_0_out_7\
    );
\red[1]_i_333\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      O => p_0_out_10
    );
\red[1]_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => p_0_out_13
    );
\red[1]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5666AAAA"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_35\,
      I5 => P(3),
      O => p_0_out_44
    );
\red[1]_i_365\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => P(6),
      I1 => P(4),
      I2 => P(5),
      I3 => P(7),
      I4 => P(3),
      O => p_0_out_36
    );
\red[1]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404000000"
    )
        port map (
      I0 => P(8),
      I1 => P(7),
      I2 => P(6),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => p_0_out_31
    );
\red[1]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_301\,
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_7\,
      I5 => P(3),
      O => p_0_out_28
    );
\red[1]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      I2 => P(1),
      I3 => P(0),
      O => p_0_out_45
    );
\red[1]_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \red[1]_i_301_0\,
      I1 => P(9),
      I2 => \^p_0_out_35\,
      O => p_0_out_40
    );
\red[1]_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      O => p_0_out_38
    );
\red[1]_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      O => p_0_out_51
    );
\red[1]_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => P(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(0),
      O => p_0_out_5
    );
\red[1]_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \red[1]_i_301_0\,
      I1 => P(9),
      I2 => \red[1]_i_301\,
      I3 => \^p_0_out_7\,
      O => p_0_out_41
    );
\red[1]_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => \^p_0_out_24\
    );
\red[1]_i_446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      O => p_0_out_21
    );
\red[1]_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      O => p_0_out_22
    );
\red[1]_i_484\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => P(1),
      I1 => P(0),
      I2 => P(3),
      I3 => P(2),
      O => p_0_out_46
    );
\red[1]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(6),
      I3 => P(2),
      I4 => P(3),
      I5 => P(1),
      O => p_0_out_54
    );
\red[1]_i_556\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => P(2),
      I1 => P(3),
      I2 => P(1),
      O => p_0_out_53
    );
\red[1]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^p_0_out_18\,
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      I4 => P(2),
      I5 => pixelTrigVolt(0),
      O => p_0_out_17
    );
\red[1]_i_580\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => P(6),
      I1 => P(4),
      I2 => P(5),
      I3 => P(7),
      I4 => P(3),
      O => p_0_out_32
    );
\red[1]_i_685\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      O => p_0_out_39
    );
\red[1]_i_687\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(3),
      O => \^p_0_out_12\
    );
\red[1]_i_688\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(3),
      O => \^p_0_out_9\
    );
\red[1]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5556AAAA"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_35\,
      I5 => P(3),
      O => p_0_out_49
    );
\red[1]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_301\,
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => \^p_0_out_7\,
      I5 => P(3),
      O => p_0_out_6
    );
\red[1]_i_724\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => P(6),
      I1 => P(3),
      I2 => P(4),
      I3 => P(5),
      O => \^p_0_out_18\
    );
\red[1]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555A9995555"
    )
        port map (
      I0 => \red[1]_i_367\,
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_12\,
      I5 => P(3),
      O => p_0_out_11
    );
\red[1]_i_726\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0140"
    )
        port map (
      I0 => P(6),
      I1 => P(3),
      I2 => P(4),
      I3 => P(5),
      O => \^p_0_out_0\
    );
\red[1]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_367\,
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => \^p_0_out_9\,
      I5 => P(3),
      O => p_0_out_29
    );
\red[1]_i_728\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      O => p_0_out_52
    );
\red[1]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565656555555555"
    )
        port map (
      I0 => pixelTrigVolt(0),
      I1 => P(2),
      I2 => P(3),
      I3 => P(1),
      I4 => P(0),
      I5 => \^p_0_out_0\,
      O => p_0_out_15
    );
\red[1]_i_746\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => P(4),
      I1 => P(5),
      I2 => P(3),
      O => p_0_out_34
    );
\red[1]_i_747\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      O => p_0_out_47
    );
\red[1]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAAAA6AAAAAAA"
    )
        port map (
      I0 => P(5),
      I1 => P(0),
      I2 => P(1),
      I3 => P(3),
      I4 => P(4),
      I5 => P(2),
      O => p_0_out_14
    );
\red[1]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA95555AA555555"
    )
        port map (
      I0 => P(5),
      I1 => P(0),
      I2 => P(1),
      I3 => P(3),
      I4 => P(4),
      I5 => P(2),
      O => p_0_out_26
    );
\red[1]_i_761\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      I2 => P(1),
      O => p_0_out_1
    );
\red[1]_i_770\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => P(3),
      I1 => P(2),
      I2 => P(1),
      O => p_0_out_19
    );
\red[1]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040400"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(6),
      I3 => P(1),
      I4 => P(2),
      I5 => P(3),
      O => p_0_out_48
    );
\red[1]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A9A9AAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_301\,
      I1 => pixelTrigVolt(0),
      I2 => \^p_0_out_0\,
      I3 => P(1),
      I4 => P(2),
      I5 => P(3),
      O => p_0_out
    );
\red[1]_i_814\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => P(1),
      I1 => P(3),
      I2 => P(2),
      O => p_0_out_55
    );
\red[1]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A5A9A5A9A5"
    )
        port map (
      I0 => P(6),
      I1 => P(4),
      I2 => P(5),
      I3 => P(3),
      I4 => P(1),
      I5 => P(2),
      O => p_0_out_3
    );
\red[1]_i_849\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99959595"
    )
        port map (
      I0 => P(5),
      I1 => P(4),
      I2 => P(3),
      I3 => P(1),
      I4 => P(2),
      O => p_0_out_4
    );
\red[1]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A556A55AA55AA"
    )
        port map (
      I0 => P(6),
      I1 => P(1),
      I2 => P(4),
      I3 => P(5),
      I4 => P(2),
      I5 => P(3),
      O => p_0_out_33
    );
\red[1]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A595959595959595"
    )
        port map (
      I0 => P(5),
      I1 => P(3),
      I2 => P(4),
      I3 => P(2),
      I4 => P(0),
      I5 => P(1),
      O => p_0_out_16
    );
\red[1]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6A5AAAAA5A5"
    )
        port map (
      I0 => P(7),
      I1 => \^p_0_out_24\,
      I2 => P(5),
      I3 => P(4),
      I4 => P(6),
      I5 => P(3),
      O => p_0_out_23
    );
\red[1]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556AAAAAAAAAAAA"
    )
        port map (
      I0 => P(5),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => P(4),
      I5 => P(3),
      O => p_0_out_30
    );
\red[1]_i_914\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA5AA65"
    )
        port map (
      I0 => P(6),
      I1 => \^p_0_out_24\,
      I2 => P(4),
      I3 => P(5),
      I4 => P(3),
      O => p_0_out_25
    );
\red[1]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555AAAAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_367\,
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => \^p_0_out_9\,
      I5 => P(3),
      O => p_0_out_8
    );
\red[1]_i_916\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => P(0),
      I1 => P(2),
      I2 => P(1),
      O => p_0_out_42
    );
\red[1]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA55AAAAA955"
    )
        port map (
      I0 => P(6),
      I1 => P(1),
      I2 => P(2),
      I3 => P(4),
      I4 => P(5),
      I5 => P(3),
      O => p_0_out_20
    );
\red[1]_i_918\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => P(1),
      I1 => P(2),
      O => p_0_out_50
    );
\red[1]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556AAA5555AAAA"
    )
        port map (
      I0 => P(6),
      I1 => P(1),
      I2 => P(2),
      I3 => P(4),
      I4 => P(5),
      I5 => P(3),
      O => p_0_out_2
    );
\red[1]_i_920\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => P(2),
      O => p_0_out_43
    );
\red_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \red_reg[1]_0\
    );
\red_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \red_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_serdes_10_to_1 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_0_serdes_10_to_1;

architecture STRUCTURE of zyncoscope_oscope_0_0_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_serdes_10_to_1_10 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_serdes_10_to_1_10 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_0_serdes_10_to_1_10;

architecture STRUCTURE of zyncoscope_oscope_0_0_serdes_10_to_1_10 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_serdes_10_to_1_8 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_serdes_10_to_1_8 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_0_serdes_10_to_1_8;

architecture STRUCTURE of zyncoscope_oscope_0_0_serdes_10_to_1_8 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_serdes_10_to_1_9 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_serdes_10_to_1_9 : entity is "serdes_10_to_1";
end zyncoscope_oscope_0_0_serdes_10_to_1_9;

architecture STRUCTURE of zyncoscope_oscope_0_0_serdes_10_to_1_9 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_srldelay : entity is "srldelay";
end zyncoscope_oscope_0_0_srldelay;

architecture STRUCTURE of zyncoscope_oscope_0_0_srldelay is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute BOX_TYPE of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute BOX_TYPE of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute BOX_TYPE of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute BOX_TYPE of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute BOX_TYPE of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute BOX_TYPE of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute BOX_TYPE of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute BOX_TYPE of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute BOX_TYPE of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute BOX_TYPE of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute BOX_TYPE of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute BOX_TYPE of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute BOX_TYPE of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute BOX_TYPE of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute BOX_TYPE of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute BOX_TYPE of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute BOX_TYPE of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute BOX_TYPE of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute BOX_TYPE of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute BOX_TYPE of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute BOX_TYPE of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute BOX_TYPE of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute BOX_TYPE of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute BOX_TYPE of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute BOX_TYPE of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute BOX_TYPE of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute BOX_TYPE of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute BOX_TYPE of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute BOX_TYPE of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute BOX_TYPE of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute BOX_TYPE of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute BOX_TYPE of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute BOX_TYPE of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute BOX_TYPE of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute BOX_TYPE of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute BOX_TYPE of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute BOX_TYPE of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(7),
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(7),
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_two2pix is
  port (
    pixelTrigVolt : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_out : out STD_LOGIC;
    p_0_out_0 : out STD_LOGIC;
    p_0_out_1 : out STD_LOGIC;
    p_0_out_2 : out STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_two2pix : entity is "two2pix";
end zyncoscope_oscope_0_0_two2pix;

architecture STRUCTURE of zyncoscope_oscope_0_0_two2pix is
  signal \^p_0_out\ : STD_LOGIC;
begin
  p_0_out <= \^p_0_out\;
\red[1]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => \^p_0_out\
    );
\red[1]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015FFFFFFEA0000"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => p_0_out_0
    );
\red[1]_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => P(6),
      O => pixelTrigVolt(2)
    );
\red[1]_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => P(6),
      I2 => P(7),
      O => pixelTrigVolt(3)
    );
\red[1]_i_547\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFEA"
    )
        port map (
      I0 => P(3),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => P(4),
      O => pixelTrigVolt(1)
    );
\red[1]_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => P(0),
      I3 => P(3),
      O => p_0_out_1
    );
\red[1]_i_748\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      O => pixelTrigVolt(0)
    );
\red[1]_i_921\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      O => p_0_out_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_videoSignalGenerator is
  port (
    vde : out STD_LOGIC;
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \h_cnt_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]_0\ : out STD_LOGIC;
    \red[1]_i_2_0\ : out STD_LOGIC;
    \p_0_out__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__0_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__0_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixelVert_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__0_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixelVert_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__1_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0_out__1_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixelVert_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__1_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixelVert_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__1_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixelVert_reg[10]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[1]_i_2_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_cnt_reg[5]_0\ : out STD_LOGIC;
    \v_cnt_reg[10]_0\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_1\ : out STD_LOGIC;
    \v_cnt_reg[4]_0\ : out STD_LOGIC;
    \pixelVert_reg[0]_0\ : in STD_LOGIC;
    de0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hs_reg_0 : in STD_LOGIC;
    vs_reg_0 : in STD_LOGIC;
    v_activeArea_reg_0 : in STD_LOGIC;
    h_activeArea_reg_0 : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \red_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \red_reg[1]_i_300_0\ : in STD_LOGIC;
    \red_reg[1]_i_137_0\ : in STD_LOGIC;
    pixelTrigVolt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[1]_i_92_0\ : in STD_LOGIC;
    \red_reg[1]_i_87_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \red_reg[1]_i_181_0\ : in STD_LOGIC;
    \red_reg[1]_i_44_0\ : in STD_LOGIC;
    \red_reg[1]_i_180_0\ : in STD_LOGIC;
    \red_reg[1]_i_180_1\ : in STD_LOGIC;
    \red[1]_i_349_0\ : in STD_LOGIC;
    \red_reg[1]_i_92_1\ : in STD_LOGIC;
    \red[1]_i_147_0\ : in STD_LOGIC;
    \red_reg[1]_i_58_0\ : in STD_LOGIC;
    \red_reg[1]_i_43_0\ : in STD_LOGIC;
    \gtOp_carry__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ltOp_carry__0\ : in STD_LOGIC;
    ltOp_carry : in STD_LOGIC;
    \gtOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ltOp_carry__0_0\ : in STD_LOGIC;
    ltOp_carry_0 : in STD_LOGIC;
    \blue_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[1]_i_125_0\ : in STD_LOGIC;
    \red_reg[1]_i_422_0\ : in STD_LOGIC;
    \red_reg[1]_i_452_0\ : in STD_LOGIC;
    \red_reg[1]_i_305_0\ : in STD_LOGIC;
    \red_reg[1]_i_238_0\ : in STD_LOGIC;
    \red_reg[1]_i_49_0\ : in STD_LOGIC;
    \red_reg[1]_i_169_0\ : in STD_LOGIC;
    \red_reg[1]_i_422_1\ : in STD_LOGIC;
    \red_reg[1]_i_422_2\ : in STD_LOGIC;
    \red_reg[1]_i_180_2\ : in STD_LOGIC;
    \red_reg[1]_i_457_0\ : in STD_LOGIC;
    \red_reg[1]_i_233_0\ : in STD_LOGIC;
    \red_reg[1]_i_233_1\ : in STD_LOGIC;
    \red_reg[1]_i_141_0\ : in STD_LOGIC;
    \red_reg[1]_i_350_0\ : in STD_LOGIC;
    \red_reg[1]_i_350_1\ : in STD_LOGIC;
    \red_reg[1]_i_300_1\ : in STD_LOGIC;
    \red_reg[1]_i_143_0\ : in STD_LOGIC;
    \red_reg[1]_i_155_0\ : in STD_LOGIC;
    \red_reg[1]_i_250_0\ : in STD_LOGIC;
    \red_reg[1]_i_48_0\ : in STD_LOGIC;
    \red_reg[1]_i_140_0\ : in STD_LOGIC;
    \red_reg[1]_i_125_1\ : in STD_LOGIC;
    \red[1]_i_392_0\ : in STD_LOGIC;
    \red_reg[1]_i_155_1\ : in STD_LOGIC;
    \red_reg[1]_i_52_0\ : in STD_LOGIC;
    \red_reg[1]_i_189_0\ : in STD_LOGIC;
    \red_reg[1]_i_245_0\ : in STD_LOGIC;
    \red_reg[1]_i_124_0\ : in STD_LOGIC;
    \red_reg[1]_i_166_0\ : in STD_LOGIC;
    \red_reg[1]_i_417_0\ : in STD_LOGIC;
    \red_reg[1]_i_168_0\ : in STD_LOGIC;
    \red_reg[1]_i_417_1\ : in STD_LOGIC;
    \red_reg[1]_i_345_0\ : in STD_LOGIC;
    \red_reg[1]_i_345_1\ : in STD_LOGIC;
    \red_reg[1]_i_64_0\ : in STD_LOGIC;
    \red_reg[1]_i_250_1\ : in STD_LOGIC;
    \red_reg[1]_i_250_2\ : in STD_LOGIC;
    \red_reg[1]_i_93_0\ : in STD_LOGIC;
    \red_reg[1]_i_140_1\ : in STD_LOGIC;
    \red_reg[1]_i_160_0\ : in STD_LOGIC;
    \red_reg[1]_i_160_1\ : in STD_LOGIC;
    \red_reg[1]_i_49_1\ : in STD_LOGIC;
    \red_reg[1]_i_148_0\ : in STD_LOGIC;
    \red_reg[1]_i_148_1\ : in STD_LOGIC;
    \red_reg[1]_i_238_1\ : in STD_LOGIC;
    \red_reg[1]_i_238_2\ : in STD_LOGIC;
    \red_reg[1]_i_452_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_videoSignalGenerator : entity is "videoSignalGenerator";
end zyncoscope_oscope_0_0_videoSignalGenerator;

architecture STRUCTURE of zyncoscope_oscope_0_0_videoSignalGenerator is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \h_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \h_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \h_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal h_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^h_cnt_reg[0]_0\ : STD_LOGIC;
  signal \^h_cnt_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hs_i_3_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal pixelHorz : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \pixelHorz[10]_i_3_n_0\ : STD_LOGIC;
  signal \pixelHorz[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[6]_i_2_n_0\ : STD_LOGIC;
  signal \pixelHorz[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixelHorz[9]_i_1_n_0\ : STD_LOGIC;
  signal pixelVert : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \pixelVert[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[10]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[10]_i_2_n_0\ : STD_LOGIC;
  signal \pixelVert[10]_i_4_n_0\ : STD_LOGIC;
  signal \pixelVert[1]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[6]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[6]_i_2_n_0\ : STD_LOGIC;
  signal \pixelVert[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixelVert[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixelVert[9]_i_1_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \plusOp__0__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \red[0]_i_100_n_0\ : STD_LOGIC;
  signal \red[0]_i_101_n_0\ : STD_LOGIC;
  signal \red[0]_i_102_n_0\ : STD_LOGIC;
  signal \red[0]_i_103_n_0\ : STD_LOGIC;
  signal \red[0]_i_104_n_0\ : STD_LOGIC;
  signal \red[0]_i_105_n_0\ : STD_LOGIC;
  signal \red[0]_i_106_n_0\ : STD_LOGIC;
  signal \red[0]_i_107_n_0\ : STD_LOGIC;
  signal \red[0]_i_108_n_0\ : STD_LOGIC;
  signal \red[0]_i_109_n_0\ : STD_LOGIC;
  signal \red[0]_i_10_n_0\ : STD_LOGIC;
  signal \red[0]_i_110_n_0\ : STD_LOGIC;
  signal \red[0]_i_111_n_0\ : STD_LOGIC;
  signal \red[0]_i_112_n_0\ : STD_LOGIC;
  signal \red[0]_i_113_n_0\ : STD_LOGIC;
  signal \red[0]_i_114_n_0\ : STD_LOGIC;
  signal \red[0]_i_115_n_0\ : STD_LOGIC;
  signal \red[0]_i_116_n_0\ : STD_LOGIC;
  signal \red[0]_i_117_n_0\ : STD_LOGIC;
  signal \red[0]_i_118_n_0\ : STD_LOGIC;
  signal \red[0]_i_119_n_0\ : STD_LOGIC;
  signal \red[0]_i_11_n_0\ : STD_LOGIC;
  signal \red[0]_i_120_n_0\ : STD_LOGIC;
  signal \red[0]_i_121_n_0\ : STD_LOGIC;
  signal \red[0]_i_122_n_0\ : STD_LOGIC;
  signal \red[0]_i_123_n_0\ : STD_LOGIC;
  signal \red[0]_i_124_n_0\ : STD_LOGIC;
  signal \red[0]_i_125_n_0\ : STD_LOGIC;
  signal \red[0]_i_126_n_0\ : STD_LOGIC;
  signal \red[0]_i_127_n_0\ : STD_LOGIC;
  signal \red[0]_i_128_n_0\ : STD_LOGIC;
  signal \red[0]_i_129_n_0\ : STD_LOGIC;
  signal \red[0]_i_12_n_0\ : STD_LOGIC;
  signal \red[0]_i_130_n_0\ : STD_LOGIC;
  signal \red[0]_i_131_n_0\ : STD_LOGIC;
  signal \red[0]_i_132_n_0\ : STD_LOGIC;
  signal \red[0]_i_133_n_0\ : STD_LOGIC;
  signal \red[0]_i_134_n_0\ : STD_LOGIC;
  signal \red[0]_i_135_n_0\ : STD_LOGIC;
  signal \red[0]_i_136_n_0\ : STD_LOGIC;
  signal \red[0]_i_137_n_0\ : STD_LOGIC;
  signal \red[0]_i_138_n_0\ : STD_LOGIC;
  signal \red[0]_i_139_n_0\ : STD_LOGIC;
  signal \red[0]_i_13_n_0\ : STD_LOGIC;
  signal \red[0]_i_140_n_0\ : STD_LOGIC;
  signal \red[0]_i_141_n_0\ : STD_LOGIC;
  signal \red[0]_i_142_n_0\ : STD_LOGIC;
  signal \red[0]_i_143_n_0\ : STD_LOGIC;
  signal \red[0]_i_144_n_0\ : STD_LOGIC;
  signal \red[0]_i_145_n_0\ : STD_LOGIC;
  signal \red[0]_i_146_n_0\ : STD_LOGIC;
  signal \red[0]_i_147_n_0\ : STD_LOGIC;
  signal \red[0]_i_148_n_0\ : STD_LOGIC;
  signal \red[0]_i_149_n_0\ : STD_LOGIC;
  signal \red[0]_i_14_n_0\ : STD_LOGIC;
  signal \red[0]_i_150_n_0\ : STD_LOGIC;
  signal \red[0]_i_151_n_0\ : STD_LOGIC;
  signal \red[0]_i_152_n_0\ : STD_LOGIC;
  signal \red[0]_i_153_n_0\ : STD_LOGIC;
  signal \red[0]_i_154_n_0\ : STD_LOGIC;
  signal \red[0]_i_155_n_0\ : STD_LOGIC;
  signal \red[0]_i_156_n_0\ : STD_LOGIC;
  signal \red[0]_i_157_n_0\ : STD_LOGIC;
  signal \red[0]_i_158_n_0\ : STD_LOGIC;
  signal \red[0]_i_159_n_0\ : STD_LOGIC;
  signal \red[0]_i_15_n_0\ : STD_LOGIC;
  signal \red[0]_i_160_n_0\ : STD_LOGIC;
  signal \red[0]_i_161_n_0\ : STD_LOGIC;
  signal \red[0]_i_162_n_0\ : STD_LOGIC;
  signal \red[0]_i_163_n_0\ : STD_LOGIC;
  signal \red[0]_i_164_n_0\ : STD_LOGIC;
  signal \red[0]_i_165_n_0\ : STD_LOGIC;
  signal \red[0]_i_166_n_0\ : STD_LOGIC;
  signal \red[0]_i_167_n_0\ : STD_LOGIC;
  signal \red[0]_i_168_n_0\ : STD_LOGIC;
  signal \red[0]_i_169_n_0\ : STD_LOGIC;
  signal \red[0]_i_16_n_0\ : STD_LOGIC;
  signal \red[0]_i_170_n_0\ : STD_LOGIC;
  signal \red[0]_i_171_n_0\ : STD_LOGIC;
  signal \red[0]_i_172_n_0\ : STD_LOGIC;
  signal \red[0]_i_173_n_0\ : STD_LOGIC;
  signal \red[0]_i_174_n_0\ : STD_LOGIC;
  signal \red[0]_i_175_n_0\ : STD_LOGIC;
  signal \red[0]_i_176_n_0\ : STD_LOGIC;
  signal \red[0]_i_177_n_0\ : STD_LOGIC;
  signal \red[0]_i_178_n_0\ : STD_LOGIC;
  signal \red[0]_i_179_n_0\ : STD_LOGIC;
  signal \red[0]_i_17_n_0\ : STD_LOGIC;
  signal \red[0]_i_180_n_0\ : STD_LOGIC;
  signal \red[0]_i_181_n_0\ : STD_LOGIC;
  signal \red[0]_i_182_n_0\ : STD_LOGIC;
  signal \red[0]_i_183_n_0\ : STD_LOGIC;
  signal \red[0]_i_184_n_0\ : STD_LOGIC;
  signal \red[0]_i_185_n_0\ : STD_LOGIC;
  signal \red[0]_i_186_n_0\ : STD_LOGIC;
  signal \red[0]_i_187_n_0\ : STD_LOGIC;
  signal \red[0]_i_188_n_0\ : STD_LOGIC;
  signal \red[0]_i_189_n_0\ : STD_LOGIC;
  signal \red[0]_i_18_n_0\ : STD_LOGIC;
  signal \red[0]_i_190_n_0\ : STD_LOGIC;
  signal \red[0]_i_191_n_0\ : STD_LOGIC;
  signal \red[0]_i_192_n_0\ : STD_LOGIC;
  signal \red[0]_i_193_n_0\ : STD_LOGIC;
  signal \red[0]_i_194_n_0\ : STD_LOGIC;
  signal \red[0]_i_195_n_0\ : STD_LOGIC;
  signal \red[0]_i_196_n_0\ : STD_LOGIC;
  signal \red[0]_i_197_n_0\ : STD_LOGIC;
  signal \red[0]_i_198_n_0\ : STD_LOGIC;
  signal \red[0]_i_199_n_0\ : STD_LOGIC;
  signal \red[0]_i_19_n_0\ : STD_LOGIC;
  signal \red[0]_i_200_n_0\ : STD_LOGIC;
  signal \red[0]_i_201_n_0\ : STD_LOGIC;
  signal \red[0]_i_202_n_0\ : STD_LOGIC;
  signal \red[0]_i_203_n_0\ : STD_LOGIC;
  signal \red[0]_i_204_n_0\ : STD_LOGIC;
  signal \red[0]_i_205_n_0\ : STD_LOGIC;
  signal \red[0]_i_206_n_0\ : STD_LOGIC;
  signal \red[0]_i_207_n_0\ : STD_LOGIC;
  signal \red[0]_i_208_n_0\ : STD_LOGIC;
  signal \red[0]_i_209_n_0\ : STD_LOGIC;
  signal \red[0]_i_20_n_0\ : STD_LOGIC;
  signal \red[0]_i_210_n_0\ : STD_LOGIC;
  signal \red[0]_i_21_n_0\ : STD_LOGIC;
  signal \red[0]_i_22_n_0\ : STD_LOGIC;
  signal \red[0]_i_23_n_0\ : STD_LOGIC;
  signal \red[0]_i_24_n_0\ : STD_LOGIC;
  signal \red[0]_i_25_n_0\ : STD_LOGIC;
  signal \red[0]_i_26_n_0\ : STD_LOGIC;
  signal \red[0]_i_27_n_0\ : STD_LOGIC;
  signal \red[0]_i_28_n_0\ : STD_LOGIC;
  signal \red[0]_i_29_n_0\ : STD_LOGIC;
  signal \red[0]_i_2_n_0\ : STD_LOGIC;
  signal \red[0]_i_30_n_0\ : STD_LOGIC;
  signal \red[0]_i_31_n_0\ : STD_LOGIC;
  signal \red[0]_i_32_n_0\ : STD_LOGIC;
  signal \red[0]_i_33_n_0\ : STD_LOGIC;
  signal \red[0]_i_34_n_0\ : STD_LOGIC;
  signal \red[0]_i_35_n_0\ : STD_LOGIC;
  signal \red[0]_i_36_n_0\ : STD_LOGIC;
  signal \red[0]_i_37_n_0\ : STD_LOGIC;
  signal \red[0]_i_38_n_0\ : STD_LOGIC;
  signal \red[0]_i_39_n_0\ : STD_LOGIC;
  signal \red[0]_i_3_n_0\ : STD_LOGIC;
  signal \red[0]_i_40_n_0\ : STD_LOGIC;
  signal \red[0]_i_41_n_0\ : STD_LOGIC;
  signal \red[0]_i_42_n_0\ : STD_LOGIC;
  signal \red[0]_i_43_n_0\ : STD_LOGIC;
  signal \red[0]_i_44_n_0\ : STD_LOGIC;
  signal \red[0]_i_45_n_0\ : STD_LOGIC;
  signal \red[0]_i_46_n_0\ : STD_LOGIC;
  signal \red[0]_i_47_n_0\ : STD_LOGIC;
  signal \red[0]_i_48_n_0\ : STD_LOGIC;
  signal \red[0]_i_49_n_0\ : STD_LOGIC;
  signal \red[0]_i_4_n_0\ : STD_LOGIC;
  signal \red[0]_i_50_n_0\ : STD_LOGIC;
  signal \red[0]_i_51_n_0\ : STD_LOGIC;
  signal \red[0]_i_52_n_0\ : STD_LOGIC;
  signal \red[0]_i_53_n_0\ : STD_LOGIC;
  signal \red[0]_i_54_n_0\ : STD_LOGIC;
  signal \red[0]_i_55_n_0\ : STD_LOGIC;
  signal \red[0]_i_56_n_0\ : STD_LOGIC;
  signal \red[0]_i_57_n_0\ : STD_LOGIC;
  signal \red[0]_i_58_n_0\ : STD_LOGIC;
  signal \red[0]_i_59_n_0\ : STD_LOGIC;
  signal \red[0]_i_5_n_0\ : STD_LOGIC;
  signal \red[0]_i_60_n_0\ : STD_LOGIC;
  signal \red[0]_i_61_n_0\ : STD_LOGIC;
  signal \red[0]_i_62_n_0\ : STD_LOGIC;
  signal \red[0]_i_63_n_0\ : STD_LOGIC;
  signal \red[0]_i_64_n_0\ : STD_LOGIC;
  signal \red[0]_i_65_n_0\ : STD_LOGIC;
  signal \red[0]_i_66_n_0\ : STD_LOGIC;
  signal \red[0]_i_67_n_0\ : STD_LOGIC;
  signal \red[0]_i_68_n_0\ : STD_LOGIC;
  signal \red[0]_i_69_n_0\ : STD_LOGIC;
  signal \red[0]_i_6_n_0\ : STD_LOGIC;
  signal \red[0]_i_70_n_0\ : STD_LOGIC;
  signal \red[0]_i_71_n_0\ : STD_LOGIC;
  signal \red[0]_i_72_n_0\ : STD_LOGIC;
  signal \red[0]_i_73_n_0\ : STD_LOGIC;
  signal \red[0]_i_74_n_0\ : STD_LOGIC;
  signal \red[0]_i_75_n_0\ : STD_LOGIC;
  signal \red[0]_i_76_n_0\ : STD_LOGIC;
  signal \red[0]_i_77_n_0\ : STD_LOGIC;
  signal \red[0]_i_78_n_0\ : STD_LOGIC;
  signal \red[0]_i_79_n_0\ : STD_LOGIC;
  signal \red[0]_i_7_n_0\ : STD_LOGIC;
  signal \red[0]_i_80_n_0\ : STD_LOGIC;
  signal \red[0]_i_81_n_0\ : STD_LOGIC;
  signal \red[0]_i_82_n_0\ : STD_LOGIC;
  signal \red[0]_i_83_n_0\ : STD_LOGIC;
  signal \red[0]_i_84_n_0\ : STD_LOGIC;
  signal \red[0]_i_85_n_0\ : STD_LOGIC;
  signal \red[0]_i_86_n_0\ : STD_LOGIC;
  signal \red[0]_i_87_n_0\ : STD_LOGIC;
  signal \red[0]_i_88_n_0\ : STD_LOGIC;
  signal \red[0]_i_89_n_0\ : STD_LOGIC;
  signal \red[0]_i_8_n_0\ : STD_LOGIC;
  signal \red[0]_i_90_n_0\ : STD_LOGIC;
  signal \red[0]_i_91_n_0\ : STD_LOGIC;
  signal \red[0]_i_92_n_0\ : STD_LOGIC;
  signal \red[0]_i_93_n_0\ : STD_LOGIC;
  signal \red[0]_i_94_n_0\ : STD_LOGIC;
  signal \red[0]_i_95_n_0\ : STD_LOGIC;
  signal \red[0]_i_96_n_0\ : STD_LOGIC;
  signal \red[0]_i_97_n_0\ : STD_LOGIC;
  signal \red[0]_i_98_n_0\ : STD_LOGIC;
  signal \red[0]_i_99_n_0\ : STD_LOGIC;
  signal \red[0]_i_9_n_0\ : STD_LOGIC;
  signal \red[1]_i_101_n_0\ : STD_LOGIC;
  signal \red[1]_i_102_n_0\ : STD_LOGIC;
  signal \red[1]_i_107_n_0\ : STD_LOGIC;
  signal \red[1]_i_108_n_0\ : STD_LOGIC;
  signal \red[1]_i_109_n_0\ : STD_LOGIC;
  signal \red[1]_i_10_n_0\ : STD_LOGIC;
  signal \red[1]_i_110_n_0\ : STD_LOGIC;
  signal \red[1]_i_113_n_0\ : STD_LOGIC;
  signal \red[1]_i_114_n_0\ : STD_LOGIC;
  signal \red[1]_i_115_n_0\ : STD_LOGIC;
  signal \red[1]_i_116_n_0\ : STD_LOGIC;
  signal \red[1]_i_117_n_0\ : STD_LOGIC;
  signal \red[1]_i_118_n_0\ : STD_LOGIC;
  signal \red[1]_i_119_n_0\ : STD_LOGIC;
  signal \red[1]_i_11_n_0\ : STD_LOGIC;
  signal \red[1]_i_120_n_0\ : STD_LOGIC;
  signal \red[1]_i_121_n_0\ : STD_LOGIC;
  signal \red[1]_i_122_n_0\ : STD_LOGIC;
  signal \red[1]_i_123_n_0\ : STD_LOGIC;
  signal \red[1]_i_127_n_0\ : STD_LOGIC;
  signal \red[1]_i_128_n_0\ : STD_LOGIC;
  signal \red[1]_i_129_n_0\ : STD_LOGIC;
  signal \red[1]_i_12_n_0\ : STD_LOGIC;
  signal \red[1]_i_130_n_0\ : STD_LOGIC;
  signal \red[1]_i_132_n_0\ : STD_LOGIC;
  signal \red[1]_i_133_n_0\ : STD_LOGIC;
  signal \red[1]_i_134_n_0\ : STD_LOGIC;
  signal \red[1]_i_135_n_0\ : STD_LOGIC;
  signal \red[1]_i_138_n_0\ : STD_LOGIC;
  signal \red[1]_i_139_n_0\ : STD_LOGIC;
  signal \red[1]_i_13_n_0\ : STD_LOGIC;
  signal \red[1]_i_142_n_0\ : STD_LOGIC;
  signal \red[1]_i_144_n_0\ : STD_LOGIC;
  signal \red[1]_i_145_n_0\ : STD_LOGIC;
  signal \red[1]_i_146_n_0\ : STD_LOGIC;
  signal \red[1]_i_147_n_0\ : STD_LOGIC;
  signal \red[1]_i_149_n_0\ : STD_LOGIC;
  signal \red[1]_i_14_n_0\ : STD_LOGIC;
  signal \red[1]_i_150_n_0\ : STD_LOGIC;
  signal \red[1]_i_151_n_0\ : STD_LOGIC;
  signal \red[1]_i_152_n_0\ : STD_LOGIC;
  signal \red[1]_i_156_n_0\ : STD_LOGIC;
  signal \red[1]_i_157_n_0\ : STD_LOGIC;
  signal \red[1]_i_158_n_0\ : STD_LOGIC;
  signal \red[1]_i_159_n_0\ : STD_LOGIC;
  signal \red[1]_i_15_n_0\ : STD_LOGIC;
  signal \red[1]_i_161_n_0\ : STD_LOGIC;
  signal \red[1]_i_162_n_0\ : STD_LOGIC;
  signal \red[1]_i_163_n_0\ : STD_LOGIC;
  signal \red[1]_i_164_n_0\ : STD_LOGIC;
  signal \red[1]_i_167_n_0\ : STD_LOGIC;
  signal \red[1]_i_16_n_0\ : STD_LOGIC;
  signal \red[1]_i_171_n_0\ : STD_LOGIC;
  signal \red[1]_i_172_n_0\ : STD_LOGIC;
  signal \red[1]_i_173_n_0\ : STD_LOGIC;
  signal \red[1]_i_174_n_0\ : STD_LOGIC;
  signal \red[1]_i_176_n_0\ : STD_LOGIC;
  signal \red[1]_i_177_n_0\ : STD_LOGIC;
  signal \red[1]_i_178_n_0\ : STD_LOGIC;
  signal \red[1]_i_179_n_0\ : STD_LOGIC;
  signal \red[1]_i_185_n_0\ : STD_LOGIC;
  signal \red[1]_i_186_n_0\ : STD_LOGIC;
  signal \red[1]_i_187_n_0\ : STD_LOGIC;
  signal \red[1]_i_188_n_0\ : STD_LOGIC;
  signal \red[1]_i_190_n_0\ : STD_LOGIC;
  signal \red[1]_i_191_n_0\ : STD_LOGIC;
  signal \red[1]_i_192_n_0\ : STD_LOGIC;
  signal \red[1]_i_193_n_0\ : STD_LOGIC;
  signal \red[1]_i_194_n_0\ : STD_LOGIC;
  signal \red[1]_i_195_n_0\ : STD_LOGIC;
  signal \red[1]_i_196_n_0\ : STD_LOGIC;
  signal \red[1]_i_197_n_0\ : STD_LOGIC;
  signal \red[1]_i_198_n_0\ : STD_LOGIC;
  signal \red[1]_i_199_n_0\ : STD_LOGIC;
  signal \red[1]_i_19_n_0\ : STD_LOGIC;
  signal \red[1]_i_200_n_0\ : STD_LOGIC;
  signal \red[1]_i_201_n_0\ : STD_LOGIC;
  signal \red[1]_i_202_n_0\ : STD_LOGIC;
  signal \red[1]_i_203_n_0\ : STD_LOGIC;
  signal \red[1]_i_204_n_0\ : STD_LOGIC;
  signal \red[1]_i_205_n_0\ : STD_LOGIC;
  signal \red[1]_i_206_n_0\ : STD_LOGIC;
  signal \red[1]_i_208_n_0\ : STD_LOGIC;
  signal \red[1]_i_20_n_0\ : STD_LOGIC;
  signal \red[1]_i_210_n_0\ : STD_LOGIC;
  signal \red[1]_i_211_n_0\ : STD_LOGIC;
  signal \red[1]_i_212_n_0\ : STD_LOGIC;
  signal \red[1]_i_214_n_0\ : STD_LOGIC;
  signal \red[1]_i_215_n_0\ : STD_LOGIC;
  signal \red[1]_i_216_n_0\ : STD_LOGIC;
  signal \red[1]_i_218_n_0\ : STD_LOGIC;
  signal \red[1]_i_219_n_0\ : STD_LOGIC;
  signal \red[1]_i_21_n_0\ : STD_LOGIC;
  signal \red[1]_i_220_n_0\ : STD_LOGIC;
  signal \red[1]_i_223_n_0\ : STD_LOGIC;
  signal \red[1]_i_224_n_0\ : STD_LOGIC;
  signal \red[1]_i_226_n_0\ : STD_LOGIC;
  signal \red[1]_i_227_n_0\ : STD_LOGIC;
  signal \red[1]_i_228_n_0\ : STD_LOGIC;
  signal \red[1]_i_22_n_0\ : STD_LOGIC;
  signal \red[1]_i_230_n_0\ : STD_LOGIC;
  signal \red[1]_i_234_n_0\ : STD_LOGIC;
  signal \red[1]_i_235_n_0\ : STD_LOGIC;
  signal \red[1]_i_236_n_0\ : STD_LOGIC;
  signal \red[1]_i_237_n_0\ : STD_LOGIC;
  signal \red[1]_i_239_n_0\ : STD_LOGIC;
  signal \red[1]_i_23_n_0\ : STD_LOGIC;
  signal \red[1]_i_240_n_0\ : STD_LOGIC;
  signal \red[1]_i_241_n_0\ : STD_LOGIC;
  signal \red[1]_i_242_n_0\ : STD_LOGIC;
  signal \red[1]_i_246_n_0\ : STD_LOGIC;
  signal \red[1]_i_247_n_0\ : STD_LOGIC;
  signal \red[1]_i_248_n_0\ : STD_LOGIC;
  signal \red[1]_i_249_n_0\ : STD_LOGIC;
  signal \red[1]_i_24_n_0\ : STD_LOGIC;
  signal \red[1]_i_251_n_0\ : STD_LOGIC;
  signal \red[1]_i_252_n_0\ : STD_LOGIC;
  signal \red[1]_i_253_n_0\ : STD_LOGIC;
  signal \red[1]_i_254_n_0\ : STD_LOGIC;
  signal \red[1]_i_256_n_0\ : STD_LOGIC;
  signal \red[1]_i_258_n_0\ : STD_LOGIC;
  signal \red[1]_i_259_n_0\ : STD_LOGIC;
  signal \red[1]_i_25_n_0\ : STD_LOGIC;
  signal \red[1]_i_260_n_0\ : STD_LOGIC;
  signal \red[1]_i_264_n_0\ : STD_LOGIC;
  signal \red[1]_i_265_n_0\ : STD_LOGIC;
  signal \red[1]_i_266_n_0\ : STD_LOGIC;
  signal \red[1]_i_268_n_0\ : STD_LOGIC;
  signal \red[1]_i_269_n_0\ : STD_LOGIC;
  signal \red[1]_i_26_n_0\ : STD_LOGIC;
  signal \red[1]_i_270_n_0\ : STD_LOGIC;
  signal \red[1]_i_272_n_0\ : STD_LOGIC;
  signal \red[1]_i_274_n_0\ : STD_LOGIC;
  signal \red[1]_i_275_n_0\ : STD_LOGIC;
  signal \red[1]_i_276_n_0\ : STD_LOGIC;
  signal \red[1]_i_278_n_0\ : STD_LOGIC;
  signal \red[1]_i_279_n_0\ : STD_LOGIC;
  signal \red[1]_i_27_n_0\ : STD_LOGIC;
  signal \red[1]_i_280_n_0\ : STD_LOGIC;
  signal \red[1]_i_282_n_0\ : STD_LOGIC;
  signal \red[1]_i_283_n_0\ : STD_LOGIC;
  signal \red[1]_i_284_n_0\ : STD_LOGIC;
  signal \red[1]_i_288_n_0\ : STD_LOGIC;
  signal \red[1]_i_289_n_0\ : STD_LOGIC;
  signal \red[1]_i_28_n_0\ : STD_LOGIC;
  signal \red[1]_i_290_n_0\ : STD_LOGIC;
  signal \red[1]_i_292_n_0\ : STD_LOGIC;
  signal \red[1]_i_293_n_0\ : STD_LOGIC;
  signal \red[1]_i_294_n_0\ : STD_LOGIC;
  signal \red[1]_i_299_n_0\ : STD_LOGIC;
  signal \red[1]_i_29_n_0\ : STD_LOGIC;
  signal \red[1]_i_2_n_0\ : STD_LOGIC;
  signal \red[1]_i_301_n_0\ : STD_LOGIC;
  signal \red[1]_i_302_n_0\ : STD_LOGIC;
  signal \red[1]_i_303_n_0\ : STD_LOGIC;
  signal \red[1]_i_304_n_0\ : STD_LOGIC;
  signal \red[1]_i_306_n_0\ : STD_LOGIC;
  signal \red[1]_i_307_n_0\ : STD_LOGIC;
  signal \red[1]_i_308_n_0\ : STD_LOGIC;
  signal \red[1]_i_309_n_0\ : STD_LOGIC;
  signal \red[1]_i_30_n_0\ : STD_LOGIC;
  signal \red[1]_i_310_n_0\ : STD_LOGIC;
  signal \red[1]_i_311_n_0\ : STD_LOGIC;
  signal \red[1]_i_312_n_0\ : STD_LOGIC;
  signal \red[1]_i_313_n_0\ : STD_LOGIC;
  signal \red[1]_i_314_n_0\ : STD_LOGIC;
  signal \red[1]_i_315_n_0\ : STD_LOGIC;
  signal \red[1]_i_316_n_0\ : STD_LOGIC;
  signal \red[1]_i_317_n_0\ : STD_LOGIC;
  signal \red[1]_i_31_n_0\ : STD_LOGIC;
  signal \red[1]_i_324_n_0\ : STD_LOGIC;
  signal \red[1]_i_325_n_0\ : STD_LOGIC;
  signal \red[1]_i_326_n_0\ : STD_LOGIC;
  signal \red[1]_i_327_n_0\ : STD_LOGIC;
  signal \red[1]_i_328_n_0\ : STD_LOGIC;
  signal \red[1]_i_329_n_0\ : STD_LOGIC;
  signal \red[1]_i_32_n_0\ : STD_LOGIC;
  signal \red[1]_i_330_n_0\ : STD_LOGIC;
  signal \red[1]_i_331_n_0\ : STD_LOGIC;
  signal \red[1]_i_336_n_0\ : STD_LOGIC;
  signal \red[1]_i_337_n_0\ : STD_LOGIC;
  signal \red[1]_i_338_n_0\ : STD_LOGIC;
  signal \red[1]_i_339_n_0\ : STD_LOGIC;
  signal \red[1]_i_33_n_0\ : STD_LOGIC;
  signal \red[1]_i_341_n_0\ : STD_LOGIC;
  signal \red[1]_i_342_n_0\ : STD_LOGIC;
  signal \red[1]_i_343_n_0\ : STD_LOGIC;
  signal \red[1]_i_344_n_0\ : STD_LOGIC;
  signal \red[1]_i_346_n_0\ : STD_LOGIC;
  signal \red[1]_i_347_n_0\ : STD_LOGIC;
  signal \red[1]_i_348_n_0\ : STD_LOGIC;
  signal \red[1]_i_349_n_0\ : STD_LOGIC;
  signal \red[1]_i_34_n_0\ : STD_LOGIC;
  signal \red[1]_i_351_n_0\ : STD_LOGIC;
  signal \red[1]_i_352_n_0\ : STD_LOGIC;
  signal \red[1]_i_353_n_0\ : STD_LOGIC;
  signal \red[1]_i_354_n_0\ : STD_LOGIC;
  signal \red[1]_i_355_n_0\ : STD_LOGIC;
  signal \red[1]_i_356_n_0\ : STD_LOGIC;
  signal \red[1]_i_357_n_0\ : STD_LOGIC;
  signal \red[1]_i_358_n_0\ : STD_LOGIC;
  signal \red[1]_i_359_n_0\ : STD_LOGIC;
  signal \red[1]_i_35_n_0\ : STD_LOGIC;
  signal \red[1]_i_360_n_0\ : STD_LOGIC;
  signal \red[1]_i_361_n_0\ : STD_LOGIC;
  signal \red[1]_i_362_n_0\ : STD_LOGIC;
  signal \red[1]_i_366_n_0\ : STD_LOGIC;
  signal \red[1]_i_367_n_0\ : STD_LOGIC;
  signal \red[1]_i_368_n_0\ : STD_LOGIC;
  signal \red[1]_i_369_n_0\ : STD_LOGIC;
  signal \red[1]_i_36_n_0\ : STD_LOGIC;
  signal \red[1]_i_370_n_0\ : STD_LOGIC;
  signal \red[1]_i_371_n_0\ : STD_LOGIC;
  signal \red[1]_i_372_n_0\ : STD_LOGIC;
  signal \red[1]_i_373_n_0\ : STD_LOGIC;
  signal \red[1]_i_374_n_0\ : STD_LOGIC;
  signal \red[1]_i_378_n_0\ : STD_LOGIC;
  signal \red[1]_i_379_n_0\ : STD_LOGIC;
  signal \red[1]_i_37_n_0\ : STD_LOGIC;
  signal \red[1]_i_380_n_0\ : STD_LOGIC;
  signal \red[1]_i_381_n_0\ : STD_LOGIC;
  signal \red[1]_i_383_n_0\ : STD_LOGIC;
  signal \red[1]_i_384_n_0\ : STD_LOGIC;
  signal \red[1]_i_385_n_0\ : STD_LOGIC;
  signal \red[1]_i_386_n_0\ : STD_LOGIC;
  signal \red[1]_i_387_n_0\ : STD_LOGIC;
  signal \red[1]_i_388_n_0\ : STD_LOGIC;
  signal \red[1]_i_389_n_0\ : STD_LOGIC;
  signal \red[1]_i_38_n_0\ : STD_LOGIC;
  signal \red[1]_i_390_n_0\ : STD_LOGIC;
  signal \red[1]_i_391_n_0\ : STD_LOGIC;
  signal \red[1]_i_392_n_0\ : STD_LOGIC;
  signal \red[1]_i_393_n_0\ : STD_LOGIC;
  signal \red[1]_i_394_n_0\ : STD_LOGIC;
  signal \red[1]_i_396_n_0\ : STD_LOGIC;
  signal \red[1]_i_397_n_0\ : STD_LOGIC;
  signal \red[1]_i_398_n_0\ : STD_LOGIC;
  signal \red[1]_i_399_n_0\ : STD_LOGIC;
  signal \red[1]_i_39_n_0\ : STD_LOGIC;
  signal \red[1]_i_3_n_0\ : STD_LOGIC;
  signal \red[1]_i_400_n_0\ : STD_LOGIC;
  signal \red[1]_i_401_n_0\ : STD_LOGIC;
  signal \red[1]_i_402_n_0\ : STD_LOGIC;
  signal \red[1]_i_403_n_0\ : STD_LOGIC;
  signal \red[1]_i_408_n_0\ : STD_LOGIC;
  signal \red[1]_i_409_n_0\ : STD_LOGIC;
  signal \red[1]_i_40_n_0\ : STD_LOGIC;
  signal \red[1]_i_410_n_0\ : STD_LOGIC;
  signal \red[1]_i_411_n_0\ : STD_LOGIC;
  signal \red[1]_i_413_n_0\ : STD_LOGIC;
  signal \red[1]_i_414_n_0\ : STD_LOGIC;
  signal \red[1]_i_415_n_0\ : STD_LOGIC;
  signal \red[1]_i_416_n_0\ : STD_LOGIC;
  signal \red[1]_i_418_n_0\ : STD_LOGIC;
  signal \red[1]_i_419_n_0\ : STD_LOGIC;
  signal \red[1]_i_41_n_0\ : STD_LOGIC;
  signal \red[1]_i_420_n_0\ : STD_LOGIC;
  signal \red[1]_i_421_n_0\ : STD_LOGIC;
  signal \red[1]_i_423_n_0\ : STD_LOGIC;
  signal \red[1]_i_424_n_0\ : STD_LOGIC;
  signal \red[1]_i_425_n_0\ : STD_LOGIC;
  signal \red[1]_i_426_n_0\ : STD_LOGIC;
  signal \red[1]_i_427_n_0\ : STD_LOGIC;
  signal \red[1]_i_428_n_0\ : STD_LOGIC;
  signal \red[1]_i_429_n_0\ : STD_LOGIC;
  signal \red[1]_i_42_n_0\ : STD_LOGIC;
  signal \red[1]_i_430_n_0\ : STD_LOGIC;
  signal \red[1]_i_431_n_0\ : STD_LOGIC;
  signal \red[1]_i_432_n_0\ : STD_LOGIC;
  signal \red[1]_i_433_n_0\ : STD_LOGIC;
  signal \red[1]_i_434_n_0\ : STD_LOGIC;
  signal \red[1]_i_436_n_0\ : STD_LOGIC;
  signal \red[1]_i_437_n_0\ : STD_LOGIC;
  signal \red[1]_i_438_n_0\ : STD_LOGIC;
  signal \red[1]_i_439_n_0\ : STD_LOGIC;
  signal \red[1]_i_440_n_0\ : STD_LOGIC;
  signal \red[1]_i_441_n_0\ : STD_LOGIC;
  signal \red[1]_i_442_n_0\ : STD_LOGIC;
  signal \red[1]_i_443_n_0\ : STD_LOGIC;
  signal \red[1]_i_448_n_0\ : STD_LOGIC;
  signal \red[1]_i_449_n_0\ : STD_LOGIC;
  signal \red[1]_i_450_n_0\ : STD_LOGIC;
  signal \red[1]_i_451_n_0\ : STD_LOGIC;
  signal \red[1]_i_453_n_0\ : STD_LOGIC;
  signal \red[1]_i_454_n_0\ : STD_LOGIC;
  signal \red[1]_i_455_n_0\ : STD_LOGIC;
  signal \red[1]_i_456_n_0\ : STD_LOGIC;
  signal \red[1]_i_458_n_0\ : STD_LOGIC;
  signal \red[1]_i_459_n_0\ : STD_LOGIC;
  signal \red[1]_i_45_n_0\ : STD_LOGIC;
  signal \red[1]_i_460_n_0\ : STD_LOGIC;
  signal \red[1]_i_461_n_0\ : STD_LOGIC;
  signal \red[1]_i_463_n_0\ : STD_LOGIC;
  signal \red[1]_i_464_n_0\ : STD_LOGIC;
  signal \red[1]_i_465_n_0\ : STD_LOGIC;
  signal \red[1]_i_466_n_0\ : STD_LOGIC;
  signal \red[1]_i_467_n_0\ : STD_LOGIC;
  signal \red[1]_i_468_n_0\ : STD_LOGIC;
  signal \red[1]_i_469_n_0\ : STD_LOGIC;
  signal \red[1]_i_46_n_0\ : STD_LOGIC;
  signal \red[1]_i_470_n_0\ : STD_LOGIC;
  signal \red[1]_i_471_n_0\ : STD_LOGIC;
  signal \red[1]_i_472_n_0\ : STD_LOGIC;
  signal \red[1]_i_473_n_0\ : STD_LOGIC;
  signal \red[1]_i_474_n_0\ : STD_LOGIC;
  signal \red[1]_i_476_n_0\ : STD_LOGIC;
  signal \red[1]_i_477_n_0\ : STD_LOGIC;
  signal \red[1]_i_478_n_0\ : STD_LOGIC;
  signal \red[1]_i_479_n_0\ : STD_LOGIC;
  signal \red[1]_i_47_n_0\ : STD_LOGIC;
  signal \red[1]_i_480_n_0\ : STD_LOGIC;
  signal \red[1]_i_481_n_0\ : STD_LOGIC;
  signal \red[1]_i_482_n_0\ : STD_LOGIC;
  signal \red[1]_i_483_n_0\ : STD_LOGIC;
  signal \red[1]_i_485_n_0\ : STD_LOGIC;
  signal \red[1]_i_486_n_0\ : STD_LOGIC;
  signal \red[1]_i_487_n_0\ : STD_LOGIC;
  signal \red[1]_i_488_n_0\ : STD_LOGIC;
  signal \red[1]_i_489_n_0\ : STD_LOGIC;
  signal \red[1]_i_490_n_0\ : STD_LOGIC;
  signal \red[1]_i_491_n_0\ : STD_LOGIC;
  signal \red[1]_i_492_n_0\ : STD_LOGIC;
  signal \red[1]_i_493_n_0\ : STD_LOGIC;
  signal \red[1]_i_494_n_0\ : STD_LOGIC;
  signal \red[1]_i_495_n_0\ : STD_LOGIC;
  signal \red[1]_i_496_n_0\ : STD_LOGIC;
  signal \red[1]_i_497_n_0\ : STD_LOGIC;
  signal \red[1]_i_498_n_0\ : STD_LOGIC;
  signal \red[1]_i_499_n_0\ : STD_LOGIC;
  signal \red[1]_i_4_n_0\ : STD_LOGIC;
  signal \red[1]_i_500_n_0\ : STD_LOGIC;
  signal \red[1]_i_501_n_0\ : STD_LOGIC;
  signal \red[1]_i_502_n_0\ : STD_LOGIC;
  signal \red[1]_i_503_n_0\ : STD_LOGIC;
  signal \red[1]_i_504_n_0\ : STD_LOGIC;
  signal \red[1]_i_505_n_0\ : STD_LOGIC;
  signal \red[1]_i_506_n_0\ : STD_LOGIC;
  signal \red[1]_i_507_n_0\ : STD_LOGIC;
  signal \red[1]_i_508_n_0\ : STD_LOGIC;
  signal \red[1]_i_509_n_0\ : STD_LOGIC;
  signal \red[1]_i_50_n_0\ : STD_LOGIC;
  signal \red[1]_i_510_n_0\ : STD_LOGIC;
  signal \red[1]_i_512_n_0\ : STD_LOGIC;
  signal \red[1]_i_513_n_0\ : STD_LOGIC;
  signal \red[1]_i_514_n_0\ : STD_LOGIC;
  signal \red[1]_i_516_n_0\ : STD_LOGIC;
  signal \red[1]_i_517_n_0\ : STD_LOGIC;
  signal \red[1]_i_518_n_0\ : STD_LOGIC;
  signal \red[1]_i_519_n_0\ : STD_LOGIC;
  signal \red[1]_i_51_n_0\ : STD_LOGIC;
  signal \red[1]_i_520_n_0\ : STD_LOGIC;
  signal \red[1]_i_521_n_0\ : STD_LOGIC;
  signal \red[1]_i_522_n_0\ : STD_LOGIC;
  signal \red[1]_i_523_n_0\ : STD_LOGIC;
  signal \red[1]_i_524_n_0\ : STD_LOGIC;
  signal \red[1]_i_525_n_0\ : STD_LOGIC;
  signal \red[1]_i_526_n_0\ : STD_LOGIC;
  signal \red[1]_i_527_n_0\ : STD_LOGIC;
  signal \red[1]_i_528_n_0\ : STD_LOGIC;
  signal \red[1]_i_529_n_0\ : STD_LOGIC;
  signal \red[1]_i_531_n_0\ : STD_LOGIC;
  signal \red[1]_i_532_n_0\ : STD_LOGIC;
  signal \red[1]_i_533_n_0\ : STD_LOGIC;
  signal \red[1]_i_535_n_0\ : STD_LOGIC;
  signal \red[1]_i_536_n_0\ : STD_LOGIC;
  signal \red[1]_i_537_n_0\ : STD_LOGIC;
  signal \red[1]_i_538_n_0\ : STD_LOGIC;
  signal \red[1]_i_539_n_0\ : STD_LOGIC;
  signal \red[1]_i_540_n_0\ : STD_LOGIC;
  signal \red[1]_i_541_n_0\ : STD_LOGIC;
  signal \red[1]_i_542_n_0\ : STD_LOGIC;
  signal \red[1]_i_543_n_0\ : STD_LOGIC;
  signal \red[1]_i_544_n_0\ : STD_LOGIC;
  signal \red[1]_i_545_n_0\ : STD_LOGIC;
  signal \red[1]_i_548_n_0\ : STD_LOGIC;
  signal \red[1]_i_549_n_0\ : STD_LOGIC;
  signal \red[1]_i_54_n_0\ : STD_LOGIC;
  signal \red[1]_i_550_n_0\ : STD_LOGIC;
  signal \red[1]_i_551_n_0\ : STD_LOGIC;
  signal \red[1]_i_552_n_0\ : STD_LOGIC;
  signal \red[1]_i_553_n_0\ : STD_LOGIC;
  signal \red[1]_i_554_n_0\ : STD_LOGIC;
  signal \red[1]_i_555_n_0\ : STD_LOGIC;
  signal \red[1]_i_558_n_0\ : STD_LOGIC;
  signal \red[1]_i_55_n_0\ : STD_LOGIC;
  signal \red[1]_i_560_n_0\ : STD_LOGIC;
  signal \red[1]_i_561_n_0\ : STD_LOGIC;
  signal \red[1]_i_562_n_0\ : STD_LOGIC;
  signal \red[1]_i_563_n_0\ : STD_LOGIC;
  signal \red[1]_i_564_n_0\ : STD_LOGIC;
  signal \red[1]_i_565_n_0\ : STD_LOGIC;
  signal \red[1]_i_566_n_0\ : STD_LOGIC;
  signal \red[1]_i_567_n_0\ : STD_LOGIC;
  signal \red[1]_i_568_n_0\ : STD_LOGIC;
  signal \red[1]_i_569_n_0\ : STD_LOGIC;
  signal \red[1]_i_56_n_0\ : STD_LOGIC;
  signal \red[1]_i_570_n_0\ : STD_LOGIC;
  signal \red[1]_i_572_n_0\ : STD_LOGIC;
  signal \red[1]_i_573_n_0\ : STD_LOGIC;
  signal \red[1]_i_574_n_0\ : STD_LOGIC;
  signal \red[1]_i_575_n_0\ : STD_LOGIC;
  signal \red[1]_i_576_n_0\ : STD_LOGIC;
  signal \red[1]_i_577_n_0\ : STD_LOGIC;
  signal \red[1]_i_578_n_0\ : STD_LOGIC;
  signal \red[1]_i_579_n_0\ : STD_LOGIC;
  signal \red[1]_i_57_n_0\ : STD_LOGIC;
  signal \red[1]_i_581_n_0\ : STD_LOGIC;
  signal \red[1]_i_582_n_0\ : STD_LOGIC;
  signal \red[1]_i_583_n_0\ : STD_LOGIC;
  signal \red[1]_i_584_n_0\ : STD_LOGIC;
  signal \red[1]_i_585_n_0\ : STD_LOGIC;
  signal \red[1]_i_586_n_0\ : STD_LOGIC;
  signal \red[1]_i_587_n_0\ : STD_LOGIC;
  signal \red[1]_i_588_n_0\ : STD_LOGIC;
  signal \red[1]_i_589_n_0\ : STD_LOGIC;
  signal \red[1]_i_590_n_0\ : STD_LOGIC;
  signal \red[1]_i_591_n_0\ : STD_LOGIC;
  signal \red[1]_i_592_n_0\ : STD_LOGIC;
  signal \red[1]_i_593_n_0\ : STD_LOGIC;
  signal \red[1]_i_594_n_0\ : STD_LOGIC;
  signal \red[1]_i_596_n_0\ : STD_LOGIC;
  signal \red[1]_i_597_n_0\ : STD_LOGIC;
  signal \red[1]_i_598_n_0\ : STD_LOGIC;
  signal \red[1]_i_5_n_0\ : STD_LOGIC;
  signal \red[1]_i_600_n_0\ : STD_LOGIC;
  signal \red[1]_i_601_n_0\ : STD_LOGIC;
  signal \red[1]_i_602_n_0\ : STD_LOGIC;
  signal \red[1]_i_603_n_0\ : STD_LOGIC;
  signal \red[1]_i_604_n_0\ : STD_LOGIC;
  signal \red[1]_i_605_n_0\ : STD_LOGIC;
  signal \red[1]_i_606_n_0\ : STD_LOGIC;
  signal \red[1]_i_607_n_0\ : STD_LOGIC;
  signal \red[1]_i_608_n_0\ : STD_LOGIC;
  signal \red[1]_i_609_n_0\ : STD_LOGIC;
  signal \red[1]_i_60_n_0\ : STD_LOGIC;
  signal \red[1]_i_610_n_0\ : STD_LOGIC;
  signal \red[1]_i_611_n_0\ : STD_LOGIC;
  signal \red[1]_i_612_n_0\ : STD_LOGIC;
  signal \red[1]_i_613_n_0\ : STD_LOGIC;
  signal \red[1]_i_614_n_0\ : STD_LOGIC;
  signal \red[1]_i_615_n_0\ : STD_LOGIC;
  signal \red[1]_i_616_n_0\ : STD_LOGIC;
  signal \red[1]_i_617_n_0\ : STD_LOGIC;
  signal \red[1]_i_618_n_0\ : STD_LOGIC;
  signal \red[1]_i_619_n_0\ : STD_LOGIC;
  signal \red[1]_i_61_n_0\ : STD_LOGIC;
  signal \red[1]_i_620_n_0\ : STD_LOGIC;
  signal \red[1]_i_621_n_0\ : STD_LOGIC;
  signal \red[1]_i_622_n_0\ : STD_LOGIC;
  signal \red[1]_i_623_n_0\ : STD_LOGIC;
  signal \red[1]_i_624_n_0\ : STD_LOGIC;
  signal \red[1]_i_625_n_0\ : STD_LOGIC;
  signal \red[1]_i_626_n_0\ : STD_LOGIC;
  signal \red[1]_i_627_n_0\ : STD_LOGIC;
  signal \red[1]_i_628_n_0\ : STD_LOGIC;
  signal \red[1]_i_629_n_0\ : STD_LOGIC;
  signal \red[1]_i_62_n_0\ : STD_LOGIC;
  signal \red[1]_i_630_n_0\ : STD_LOGIC;
  signal \red[1]_i_631_n_0\ : STD_LOGIC;
  signal \red[1]_i_632_n_0\ : STD_LOGIC;
  signal \red[1]_i_633_n_0\ : STD_LOGIC;
  signal \red[1]_i_634_n_0\ : STD_LOGIC;
  signal \red[1]_i_635_n_0\ : STD_LOGIC;
  signal \red[1]_i_637_n_0\ : STD_LOGIC;
  signal \red[1]_i_639_n_0\ : STD_LOGIC;
  signal \red[1]_i_63_n_0\ : STD_LOGIC;
  signal \red[1]_i_640_n_0\ : STD_LOGIC;
  signal \red[1]_i_641_n_0\ : STD_LOGIC;
  signal \red[1]_i_642_n_0\ : STD_LOGIC;
  signal \red[1]_i_643_n_0\ : STD_LOGIC;
  signal \red[1]_i_644_n_0\ : STD_LOGIC;
  signal \red[1]_i_645_n_0\ : STD_LOGIC;
  signal \red[1]_i_646_n_0\ : STD_LOGIC;
  signal \red[1]_i_647_n_0\ : STD_LOGIC;
  signal \red[1]_i_648_n_0\ : STD_LOGIC;
  signal \red[1]_i_649_n_0\ : STD_LOGIC;
  signal \red[1]_i_650_n_0\ : STD_LOGIC;
  signal \red[1]_i_651_n_0\ : STD_LOGIC;
  signal \red[1]_i_652_n_0\ : STD_LOGIC;
  signal \red[1]_i_654_n_0\ : STD_LOGIC;
  signal \red[1]_i_655_n_0\ : STD_LOGIC;
  signal \red[1]_i_656_n_0\ : STD_LOGIC;
  signal \red[1]_i_658_n_0\ : STD_LOGIC;
  signal \red[1]_i_659_n_0\ : STD_LOGIC;
  signal \red[1]_i_660_n_0\ : STD_LOGIC;
  signal \red[1]_i_662_n_0\ : STD_LOGIC;
  signal \red[1]_i_663_n_0\ : STD_LOGIC;
  signal \red[1]_i_664_n_0\ : STD_LOGIC;
  signal \red[1]_i_666_n_0\ : STD_LOGIC;
  signal \red[1]_i_667_n_0\ : STD_LOGIC;
  signal \red[1]_i_668_n_0\ : STD_LOGIC;
  signal \red[1]_i_669_n_0\ : STD_LOGIC;
  signal \red[1]_i_670_n_0\ : STD_LOGIC;
  signal \red[1]_i_671_n_0\ : STD_LOGIC;
  signal \red[1]_i_672_n_0\ : STD_LOGIC;
  signal \red[1]_i_673_n_0\ : STD_LOGIC;
  signal \red[1]_i_674_n_0\ : STD_LOGIC;
  signal \red[1]_i_675_n_0\ : STD_LOGIC;
  signal \red[1]_i_676_n_0\ : STD_LOGIC;
  signal \red[1]_i_677_n_0\ : STD_LOGIC;
  signal \red[1]_i_678_n_0\ : STD_LOGIC;
  signal \red[1]_i_679_n_0\ : STD_LOGIC;
  signal \red[1]_i_67_n_0\ : STD_LOGIC;
  signal \red[1]_i_680_n_0\ : STD_LOGIC;
  signal \red[1]_i_681_n_0\ : STD_LOGIC;
  signal \red[1]_i_682_n_0\ : STD_LOGIC;
  signal \red[1]_i_683_n_0\ : STD_LOGIC;
  signal \red[1]_i_684_n_0\ : STD_LOGIC;
  signal \red[1]_i_689_n_0\ : STD_LOGIC;
  signal \red[1]_i_68_n_0\ : STD_LOGIC;
  signal \red[1]_i_690_n_0\ : STD_LOGIC;
  signal \red[1]_i_691_n_0\ : STD_LOGIC;
  signal \red[1]_i_692_n_0\ : STD_LOGIC;
  signal \red[1]_i_693_n_0\ : STD_LOGIC;
  signal \red[1]_i_694_n_0\ : STD_LOGIC;
  signal \red[1]_i_695_n_0\ : STD_LOGIC;
  signal \red[1]_i_696_n_0\ : STD_LOGIC;
  signal \red[1]_i_697_n_0\ : STD_LOGIC;
  signal \red[1]_i_698_n_0\ : STD_LOGIC;
  signal \red[1]_i_699_n_0\ : STD_LOGIC;
  signal \red[1]_i_69_n_0\ : STD_LOGIC;
  signal \red[1]_i_6_n_0\ : STD_LOGIC;
  signal \red[1]_i_700_n_0\ : STD_LOGIC;
  signal \red[1]_i_701_n_0\ : STD_LOGIC;
  signal \red[1]_i_702_n_0\ : STD_LOGIC;
  signal \red[1]_i_703_n_0\ : STD_LOGIC;
  signal \red[1]_i_704_n_0\ : STD_LOGIC;
  signal \red[1]_i_705_n_0\ : STD_LOGIC;
  signal \red[1]_i_706_n_0\ : STD_LOGIC;
  signal \red[1]_i_707_n_0\ : STD_LOGIC;
  signal \red[1]_i_708_n_0\ : STD_LOGIC;
  signal \red[1]_i_709_n_0\ : STD_LOGIC;
  signal \red[1]_i_710_n_0\ : STD_LOGIC;
  signal \red[1]_i_711_n_0\ : STD_LOGIC;
  signal \red[1]_i_712_n_0\ : STD_LOGIC;
  signal \red[1]_i_714_n_0\ : STD_LOGIC;
  signal \red[1]_i_715_n_0\ : STD_LOGIC;
  signal \red[1]_i_716_n_0\ : STD_LOGIC;
  signal \red[1]_i_717_n_0\ : STD_LOGIC;
  signal \red[1]_i_718_n_0\ : STD_LOGIC;
  signal \red[1]_i_719_n_0\ : STD_LOGIC;
  signal \red[1]_i_71_n_0\ : STD_LOGIC;
  signal \red[1]_i_720_n_0\ : STD_LOGIC;
  signal \red[1]_i_721_n_0\ : STD_LOGIC;
  signal \red[1]_i_722_n_0\ : STD_LOGIC;
  signal \red[1]_i_729_n_0\ : STD_LOGIC;
  signal \red[1]_i_72_n_0\ : STD_LOGIC;
  signal \red[1]_i_730_n_0\ : STD_LOGIC;
  signal \red[1]_i_731_n_0\ : STD_LOGIC;
  signal \red[1]_i_732_n_0\ : STD_LOGIC;
  signal \red[1]_i_733_n_0\ : STD_LOGIC;
  signal \red[1]_i_734_n_0\ : STD_LOGIC;
  signal \red[1]_i_735_n_0\ : STD_LOGIC;
  signal \red[1]_i_736_n_0\ : STD_LOGIC;
  signal \red[1]_i_737_n_0\ : STD_LOGIC;
  signal \red[1]_i_738_n_0\ : STD_LOGIC;
  signal \red[1]_i_739_n_0\ : STD_LOGIC;
  signal \red[1]_i_73_n_0\ : STD_LOGIC;
  signal \red[1]_i_740_n_0\ : STD_LOGIC;
  signal \red[1]_i_741_n_0\ : STD_LOGIC;
  signal \red[1]_i_742_n_0\ : STD_LOGIC;
  signal \red[1]_i_743_n_0\ : STD_LOGIC;
  signal \red[1]_i_744_n_0\ : STD_LOGIC;
  signal \red[1]_i_74_n_0\ : STD_LOGIC;
  signal \red[1]_i_750_n_0\ : STD_LOGIC;
  signal \red[1]_i_751_n_0\ : STD_LOGIC;
  signal \red[1]_i_753_n_0\ : STD_LOGIC;
  signal \red[1]_i_754_n_0\ : STD_LOGIC;
  signal \red[1]_i_755_n_0\ : STD_LOGIC;
  signal \red[1]_i_756_n_0\ : STD_LOGIC;
  signal \red[1]_i_757_n_0\ : STD_LOGIC;
  signal \red[1]_i_758_n_0\ : STD_LOGIC;
  signal \red[1]_i_759_n_0\ : STD_LOGIC;
  signal \red[1]_i_760_n_0\ : STD_LOGIC;
  signal \red[1]_i_762_n_0\ : STD_LOGIC;
  signal \red[1]_i_763_n_0\ : STD_LOGIC;
  signal \red[1]_i_764_n_0\ : STD_LOGIC;
  signal \red[1]_i_765_n_0\ : STD_LOGIC;
  signal \red[1]_i_766_n_0\ : STD_LOGIC;
  signal \red[1]_i_767_n_0\ : STD_LOGIC;
  signal \red[1]_i_768_n_0\ : STD_LOGIC;
  signal \red[1]_i_769_n_0\ : STD_LOGIC;
  signal \red[1]_i_771_n_0\ : STD_LOGIC;
  signal \red[1]_i_772_n_0\ : STD_LOGIC;
  signal \red[1]_i_773_n_0\ : STD_LOGIC;
  signal \red[1]_i_774_n_0\ : STD_LOGIC;
  signal \red[1]_i_775_n_0\ : STD_LOGIC;
  signal \red[1]_i_776_n_0\ : STD_LOGIC;
  signal \red[1]_i_777_n_0\ : STD_LOGIC;
  signal \red[1]_i_778_n_0\ : STD_LOGIC;
  signal \red[1]_i_780_n_0\ : STD_LOGIC;
  signal \red[1]_i_781_n_0\ : STD_LOGIC;
  signal \red[1]_i_782_n_0\ : STD_LOGIC;
  signal \red[1]_i_783_n_0\ : STD_LOGIC;
  signal \red[1]_i_784_n_0\ : STD_LOGIC;
  signal \red[1]_i_785_n_0\ : STD_LOGIC;
  signal \red[1]_i_786_n_0\ : STD_LOGIC;
  signal \red[1]_i_787_n_0\ : STD_LOGIC;
  signal \red[1]_i_789_n_0\ : STD_LOGIC;
  signal \red[1]_i_790_n_0\ : STD_LOGIC;
  signal \red[1]_i_791_n_0\ : STD_LOGIC;
  signal \red[1]_i_792_n_0\ : STD_LOGIC;
  signal \red[1]_i_793_n_0\ : STD_LOGIC;
  signal \red[1]_i_794_n_0\ : STD_LOGIC;
  signal \red[1]_i_795_n_0\ : STD_LOGIC;
  signal \red[1]_i_796_n_0\ : STD_LOGIC;
  signal \red[1]_i_797_n_0\ : STD_LOGIC;
  signal \red[1]_i_798_n_0\ : STD_LOGIC;
  signal \red[1]_i_799_n_0\ : STD_LOGIC;
  signal \red[1]_i_79_n_0\ : STD_LOGIC;
  signal \red[1]_i_7_n_0\ : STD_LOGIC;
  signal \red[1]_i_800_n_0\ : STD_LOGIC;
  signal \red[1]_i_801_n_0\ : STD_LOGIC;
  signal \red[1]_i_802_n_0\ : STD_LOGIC;
  signal \red[1]_i_803_n_0\ : STD_LOGIC;
  signal \red[1]_i_804_n_0\ : STD_LOGIC;
  signal \red[1]_i_805_n_0\ : STD_LOGIC;
  signal \red[1]_i_806_n_0\ : STD_LOGIC;
  signal \red[1]_i_807_n_0\ : STD_LOGIC;
  signal \red[1]_i_808_n_0\ : STD_LOGIC;
  signal \red[1]_i_809_n_0\ : STD_LOGIC;
  signal \red[1]_i_80_n_0\ : STD_LOGIC;
  signal \red[1]_i_810_n_0\ : STD_LOGIC;
  signal \red[1]_i_811_n_0\ : STD_LOGIC;
  signal \red[1]_i_812_n_0\ : STD_LOGIC;
  signal \red[1]_i_813_n_0\ : STD_LOGIC;
  signal \red[1]_i_815_n_0\ : STD_LOGIC;
  signal \red[1]_i_816_n_0\ : STD_LOGIC;
  signal \red[1]_i_817_n_0\ : STD_LOGIC;
  signal \red[1]_i_818_n_0\ : STD_LOGIC;
  signal \red[1]_i_819_n_0\ : STD_LOGIC;
  signal \red[1]_i_81_n_0\ : STD_LOGIC;
  signal \red[1]_i_820_n_0\ : STD_LOGIC;
  signal \red[1]_i_821_n_0\ : STD_LOGIC;
  signal \red[1]_i_822_n_0\ : STD_LOGIC;
  signal \red[1]_i_823_n_0\ : STD_LOGIC;
  signal \red[1]_i_824_n_0\ : STD_LOGIC;
  signal \red[1]_i_825_n_0\ : STD_LOGIC;
  signal \red[1]_i_826_n_0\ : STD_LOGIC;
  signal \red[1]_i_827_n_0\ : STD_LOGIC;
  signal \red[1]_i_828_n_0\ : STD_LOGIC;
  signal \red[1]_i_829_n_0\ : STD_LOGIC;
  signal \red[1]_i_830_n_0\ : STD_LOGIC;
  signal \red[1]_i_831_n_0\ : STD_LOGIC;
  signal \red[1]_i_832_n_0\ : STD_LOGIC;
  signal \red[1]_i_833_n_0\ : STD_LOGIC;
  signal \red[1]_i_834_n_0\ : STD_LOGIC;
  signal \red[1]_i_835_n_0\ : STD_LOGIC;
  signal \red[1]_i_836_n_0\ : STD_LOGIC;
  signal \red[1]_i_837_n_0\ : STD_LOGIC;
  signal \red[1]_i_838_n_0\ : STD_LOGIC;
  signal \red[1]_i_839_n_0\ : STD_LOGIC;
  signal \red[1]_i_840_n_0\ : STD_LOGIC;
  signal \red[1]_i_841_n_0\ : STD_LOGIC;
  signal \red[1]_i_842_n_0\ : STD_LOGIC;
  signal \red[1]_i_843_n_0\ : STD_LOGIC;
  signal \red[1]_i_844_n_0\ : STD_LOGIC;
  signal \red[1]_i_845_n_0\ : STD_LOGIC;
  signal \red[1]_i_846_n_0\ : STD_LOGIC;
  signal \red[1]_i_847_n_0\ : STD_LOGIC;
  signal \red[1]_i_84_n_0\ : STD_LOGIC;
  signal \red[1]_i_850_n_0\ : STD_LOGIC;
  signal \red[1]_i_852_n_0\ : STD_LOGIC;
  signal \red[1]_i_853_n_0\ : STD_LOGIC;
  signal \red[1]_i_854_n_0\ : STD_LOGIC;
  signal \red[1]_i_855_n_0\ : STD_LOGIC;
  signal \red[1]_i_856_n_0\ : STD_LOGIC;
  signal \red[1]_i_857_n_0\ : STD_LOGIC;
  signal \red[1]_i_858_n_0\ : STD_LOGIC;
  signal \red[1]_i_859_n_0\ : STD_LOGIC;
  signal \red[1]_i_85_n_0\ : STD_LOGIC;
  signal \red[1]_i_860_n_0\ : STD_LOGIC;
  signal \red[1]_i_861_n_0\ : STD_LOGIC;
  signal \red[1]_i_862_n_0\ : STD_LOGIC;
  signal \red[1]_i_863_n_0\ : STD_LOGIC;
  signal \red[1]_i_864_n_0\ : STD_LOGIC;
  signal \red[1]_i_868_n_0\ : STD_LOGIC;
  signal \red[1]_i_869_n_0\ : STD_LOGIC;
  signal \red[1]_i_86_n_0\ : STD_LOGIC;
  signal \red[1]_i_870_n_0\ : STD_LOGIC;
  signal \red[1]_i_871_n_0\ : STD_LOGIC;
  signal \red[1]_i_872_n_0\ : STD_LOGIC;
  signal \red[1]_i_873_n_0\ : STD_LOGIC;
  signal \red[1]_i_874_n_0\ : STD_LOGIC;
  signal \red[1]_i_875_n_0\ : STD_LOGIC;
  signal \red[1]_i_876_n_0\ : STD_LOGIC;
  signal \red[1]_i_877_n_0\ : STD_LOGIC;
  signal \red[1]_i_878_n_0\ : STD_LOGIC;
  signal \red[1]_i_879_n_0\ : STD_LOGIC;
  signal \red[1]_i_880_n_0\ : STD_LOGIC;
  signal \red[1]_i_881_n_0\ : STD_LOGIC;
  signal \red[1]_i_882_n_0\ : STD_LOGIC;
  signal \red[1]_i_883_n_0\ : STD_LOGIC;
  signal \red[1]_i_884_n_0\ : STD_LOGIC;
  signal \red[1]_i_885_n_0\ : STD_LOGIC;
  signal \red[1]_i_886_n_0\ : STD_LOGIC;
  signal \red[1]_i_887_n_0\ : STD_LOGIC;
  signal \red[1]_i_888_n_0\ : STD_LOGIC;
  signal \red[1]_i_889_n_0\ : STD_LOGIC;
  signal \red[1]_i_890_n_0\ : STD_LOGIC;
  signal \red[1]_i_891_n_0\ : STD_LOGIC;
  signal \red[1]_i_892_n_0\ : STD_LOGIC;
  signal \red[1]_i_893_n_0\ : STD_LOGIC;
  signal \red[1]_i_894_n_0\ : STD_LOGIC;
  signal \red[1]_i_895_n_0\ : STD_LOGIC;
  signal \red[1]_i_896_n_0\ : STD_LOGIC;
  signal \red[1]_i_897_n_0\ : STD_LOGIC;
  signal \red[1]_i_898_n_0\ : STD_LOGIC;
  signal \red[1]_i_899_n_0\ : STD_LOGIC;
  signal \red[1]_i_89_n_0\ : STD_LOGIC;
  signal \red[1]_i_8_n_0\ : STD_LOGIC;
  signal \red[1]_i_900_n_0\ : STD_LOGIC;
  signal \red[1]_i_901_n_0\ : STD_LOGIC;
  signal \red[1]_i_902_n_0\ : STD_LOGIC;
  signal \red[1]_i_903_n_0\ : STD_LOGIC;
  signal \red[1]_i_904_n_0\ : STD_LOGIC;
  signal \red[1]_i_905_n_0\ : STD_LOGIC;
  signal \red[1]_i_906_n_0\ : STD_LOGIC;
  signal \red[1]_i_907_n_0\ : STD_LOGIC;
  signal \red[1]_i_908_n_0\ : STD_LOGIC;
  signal \red[1]_i_909_n_0\ : STD_LOGIC;
  signal \red[1]_i_90_n_0\ : STD_LOGIC;
  signal \red[1]_i_910_n_0\ : STD_LOGIC;
  signal \red[1]_i_911_n_0\ : STD_LOGIC;
  signal \red[1]_i_912_n_0\ : STD_LOGIC;
  signal \red[1]_i_913_n_0\ : STD_LOGIC;
  signal \red[1]_i_91_n_0\ : STD_LOGIC;
  signal \red[1]_i_96_n_0\ : STD_LOGIC;
  signal \red[1]_i_97_n_0\ : STD_LOGIC;
  signal \red[1]_i_98_n_0\ : STD_LOGIC;
  signal \red[1]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_100_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_104_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_105_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_106_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_111_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_112_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_124_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_125_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_126_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_131_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_136_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_137_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_140_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_141_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_143_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_148_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_153_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_154_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_155_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_160_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_165_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_166_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_168_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_169_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_170_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_175_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_180_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_181_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_182_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_183_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_184_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_189_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_207_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_209_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_213_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_217_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_221_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_225_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_229_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_231_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_232_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_233_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_238_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_244_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_245_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_250_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_255_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_257_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_261_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_263_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_267_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_271_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_273_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_277_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_281_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_286_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_287_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_291_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_295_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_296_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_297_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_298_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_300_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_305_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_335_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_340_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_345_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_350_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_377_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_382_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_407_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_412_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_417_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_422_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_43_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_447_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_44_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_452_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_457_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_462_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_48_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_49_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_511_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_515_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_52_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_530_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_534_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_53_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_557_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_559_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_58_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_595_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_599_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_59_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_636_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_638_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_64_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_653_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_657_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_65_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_661_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_665_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_66_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_1\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_2\ : STD_LOGIC;
  signal \red_reg[1]_i_70_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_76_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_77_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_78_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_82_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_87_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_88_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_92_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_93_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_95_n_3\ : STD_LOGIC;
  signal \red_reg[1]_i_99_n_3\ : STD_LOGIC;
  signal \scoFace/geqOp396_in\ : STD_LOGIC;
  signal \scoFace/geqOp401_in\ : STD_LOGIC;
  signal \scoFace/geqOp406_in\ : STD_LOGIC;
  signal \scoFace/geqOp412_in\ : STD_LOGIC;
  signal \scoFace/geqOp418_in\ : STD_LOGIC;
  signal \scoFace/geqOp424_in\ : STD_LOGIC;
  signal \scoFace/geqOp430_in\ : STD_LOGIC;
  signal \scoFace/geqOp436_in\ : STD_LOGIC;
  signal \scoFace/geqOp442_in\ : STD_LOGIC;
  signal \scoFace/geqOp448_in\ : STD_LOGIC;
  signal \scoFace/geqOp454_in\ : STD_LOGIC;
  signal \scoFace/geqOp460_in\ : STD_LOGIC;
  signal \scoFace/geqOp466_in\ : STD_LOGIC;
  signal \scoFace/geqOp472_in\ : STD_LOGIC;
  signal \scoFace/geqOp478_in\ : STD_LOGIC;
  signal \scoFace/geqOp484_in\ : STD_LOGIC;
  signal \scoFace/geqOp492_in\ : STD_LOGIC;
  signal \scoFace/geqOp498_in\ : STD_LOGIC;
  signal \scoFace/geqOp504_in\ : STD_LOGIC;
  signal \scoFace/geqOp510_in\ : STD_LOGIC;
  signal \scoFace/geqOp516_in\ : STD_LOGIC;
  signal \scoFace/geqOp522_in\ : STD_LOGIC;
  signal \scoFace/geqOp528_in\ : STD_LOGIC;
  signal \scoFace/geqOp534_in\ : STD_LOGIC;
  signal \scoFace/geqOp540_in\ : STD_LOGIC;
  signal \scoFace/geqOp546_in\ : STD_LOGIC;
  signal \scoFace/geqOp552_in\ : STD_LOGIC;
  signal \scoFace/geqOp566_in\ : STD_LOGIC;
  signal \scoFace/geqOp578_in\ : STD_LOGIC;
  signal \scoFace/geqOp584_in\ : STD_LOGIC;
  signal \scoFace/geqOp589_in\ : STD_LOGIC;
  signal \scoFace/leqOp394_in\ : STD_LOGIC;
  signal \scoFace/leqOp399_in\ : STD_LOGIC;
  signal \scoFace/leqOp404_in\ : STD_LOGIC;
  signal \scoFace/leqOp410_in\ : STD_LOGIC;
  signal \scoFace/leqOp416_in\ : STD_LOGIC;
  signal \scoFace/leqOp422_in\ : STD_LOGIC;
  signal \scoFace/leqOp428_in\ : STD_LOGIC;
  signal \scoFace/leqOp434_in\ : STD_LOGIC;
  signal \scoFace/leqOp440_in\ : STD_LOGIC;
  signal \scoFace/leqOp446_in\ : STD_LOGIC;
  signal \scoFace/leqOp452_in\ : STD_LOGIC;
  signal \scoFace/leqOp458_in\ : STD_LOGIC;
  signal \scoFace/leqOp464_in\ : STD_LOGIC;
  signal \scoFace/leqOp470_in\ : STD_LOGIC;
  signal \scoFace/leqOp476_in\ : STD_LOGIC;
  signal \scoFace/leqOp482_in\ : STD_LOGIC;
  signal \scoFace/leqOp489_in\ : STD_LOGIC;
  signal \scoFace/leqOp495_in\ : STD_LOGIC;
  signal \scoFace/leqOp501_in\ : STD_LOGIC;
  signal \scoFace/leqOp507_in\ : STD_LOGIC;
  signal \scoFace/leqOp513_in\ : STD_LOGIC;
  signal \scoFace/leqOp519_in\ : STD_LOGIC;
  signal \scoFace/leqOp525_in\ : STD_LOGIC;
  signal \scoFace/leqOp531_in\ : STD_LOGIC;
  signal \scoFace/leqOp537_in\ : STD_LOGIC;
  signal \scoFace/leqOp543_in\ : STD_LOGIC;
  signal \scoFace/leqOp549_in\ : STD_LOGIC;
  signal \scoFace/leqOp563_in\ : STD_LOGIC;
  signal \scoFace/leqOp575_in\ : STD_LOGIC;
  signal \scoFace/leqOp581_in\ : STD_LOGIC;
  signal \scoFace/leqOp587_in\ : STD_LOGIC;
  signal v_activeArea_i_3_n_0 : STD_LOGIC;
  signal \v_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_8_n_0\ : STD_LOGIC;
  signal \v_cnt[10]_i_9_n_0\ : STD_LOGIC;
  signal \v_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \v_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal v_cnt_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^v_cnt_reg[7]_0\ : STD_LOGIC;
  signal \^v_cnt_reg[7]_1\ : STD_LOGIC;
  signal vs_i_4_n_0 : STD_LOGIC;
  signal \NLW_red_reg[1]_i_100_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_103_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_104_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_105_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_106_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_124_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_125_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_126_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_136_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_136_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_137_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_140_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_140_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_141_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_148_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_153_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_154_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_165_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_165_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_166_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_168_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_169_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_180_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_180_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_181_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_181_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_182_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_182_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_183_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_184_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_207_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_209_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_213_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_221_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_221_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_222_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_225_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_229_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_231_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_231_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_232_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_232_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_238_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_243_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_243_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_244_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_244_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_250_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_255_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_261_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_261_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_262_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_263_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_271_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_273_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_277_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_281_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_285_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_285_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_286_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_286_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_287_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_291_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_295_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_295_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_296_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_296_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_297_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_297_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_298_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_298_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_300_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_335_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_340_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_345_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_350_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_377_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_382_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_407_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_412_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_417_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_422_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_447_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_452_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_457_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_462_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_511_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_515_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_530_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_534_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_557_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_559_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_59_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_595_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_599_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_636_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_638_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_65_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_653_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_657_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_661_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_665_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_75_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_87_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_93_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_94_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[1]_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[1]_i_99_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg[1]_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \h_cnt[10]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \h_cnt[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \h_cnt[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \h_cnt[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \h_cnt[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \h_cnt[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \h_cnt[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of hs_i_3 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pixelHorz[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pixelHorz[10]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pixelHorz[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pixelHorz[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pixelHorz[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pixelHorz[6]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \pixelHorz[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pixelHorz[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pixelVert[10]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pixelVert[10]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pixelVert[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \pixelVert[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \pixelVert[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pixelVert[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pixelVert[6]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pixelVert[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \red[0]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \red[0]_i_100\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \red[0]_i_11\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \red[0]_i_112\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \red[0]_i_115\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \red[0]_i_12\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \red[0]_i_124\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \red[0]_i_125\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \red[0]_i_127\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \red[0]_i_128\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \red[0]_i_129\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \red[0]_i_130\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \red[0]_i_131\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \red[0]_i_133\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \red[0]_i_135\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \red[0]_i_136\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \red[0]_i_137\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \red[0]_i_138\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \red[0]_i_139\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \red[0]_i_141\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \red[0]_i_144\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \red[0]_i_145\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \red[0]_i_147\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \red[0]_i_148\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \red[0]_i_149\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \red[0]_i_152\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \red[0]_i_153\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \red[0]_i_154\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \red[0]_i_155\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \red[0]_i_156\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \red[0]_i_157\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \red[0]_i_158\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \red[0]_i_159\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \red[0]_i_161\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \red[0]_i_162\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \red[0]_i_163\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \red[0]_i_164\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \red[0]_i_165\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \red[0]_i_168\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \red[0]_i_169\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \red[0]_i_170\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \red[0]_i_172\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \red[0]_i_173\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \red[0]_i_174\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \red[0]_i_175\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \red[0]_i_176\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \red[0]_i_177\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \red[0]_i_178\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \red[0]_i_179\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \red[0]_i_180\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \red[0]_i_181\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \red[0]_i_182\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \red[0]_i_183\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \red[0]_i_185\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \red[0]_i_186\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \red[0]_i_187\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \red[0]_i_188\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \red[0]_i_190\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \red[0]_i_191\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \red[0]_i_192\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \red[0]_i_194\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \red[0]_i_195\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \red[0]_i_197\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \red[0]_i_198\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \red[0]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \red[0]_i_20\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \red[0]_i_200\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \red[0]_i_202\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \red[0]_i_203\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \red[0]_i_205\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \red[0]_i_208\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \red[0]_i_28\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \red[0]_i_39\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \red[0]_i_41\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \red[0]_i_46\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \red[0]_i_52\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \red[0]_i_53\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \red[0]_i_55\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \red[0]_i_56\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \red[0]_i_58\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \red[0]_i_60\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \red[0]_i_66\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \red[0]_i_68\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \red[0]_i_70\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \red[0]_i_74\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \red[0]_i_75\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \red[0]_i_79\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \red[0]_i_82\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \red[0]_i_90\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \red[0]_i_91\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \red[0]_i_99\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \red[1]_i_10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \red[1]_i_102\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \red[1]_i_107\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \red[1]_i_108\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \red[1]_i_109\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \red[1]_i_110\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \red[1]_i_113\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \red[1]_i_117\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \red[1]_i_12\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \red[1]_i_120\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \red[1]_i_121\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \red[1]_i_122\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \red[1]_i_123\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \red[1]_i_138\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \red[1]_i_142\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \red[1]_i_167\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \red[1]_i_223\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \red[1]_i_224\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \red[1]_i_28\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \red[1]_i_299\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \red[1]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \red[1]_i_33\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \red[1]_i_51\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \red[1]_i_60\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \red[1]_i_61\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \red[1]_i_63\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \red[1]_i_74\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \red[1]_i_79\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \red[1]_i_81\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \red[1]_i_90\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \red[1]_i_91\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \red[1]_i_96\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \red[1]_i_98\ : label is "soft_lutpair129";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_100\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_103\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_104\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_105\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_106\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_111\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_112\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_124\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_125\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_126\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_131\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_136\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_137\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_140\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_141\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_143\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_148\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_153\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_154\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_155\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_160\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_165\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_166\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_168\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_169\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_170\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_175\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_180\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_181\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_182\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_183\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_184\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_189\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_207\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_209\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_213\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_217\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_221\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_222\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_225\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_229\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_231\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_232\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_233\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_238\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_243\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_244\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_245\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_250\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_255\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_257\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_261\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_262\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_263\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_267\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_271\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_273\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_277\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_281\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_285\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_286\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_287\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_291\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_295\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_296\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_297\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_298\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_300\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_305\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_335\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_340\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_345\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_350\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_377\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_382\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_407\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_412\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_417\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_422\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_44\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_447\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_452\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_457\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_462\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_49\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_511\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_515\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_52\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_53\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_530\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_534\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_557\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_559\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_58\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_59\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_595\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_599\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_636\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_638\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_64\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_65\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_653\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_657\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_66\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_661\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_665\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_70\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_75\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_76\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_77\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_78\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_82\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_83\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_87\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_88\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_92\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_93\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_94\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_95\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \red_reg[1]_i_99\ : label is 11;
  attribute SOFT_HLUTNM of v_activeArea_i_3 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_6\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \v_cnt[10]_i_9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \v_cnt[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \v_cnt[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \v_cnt[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \v_cnt[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \v_cnt[6]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \v_cnt[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \v_cnt[9]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of vs_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of vs_i_4 : label is "soft_lutpair120";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  \h_cnt_reg[0]_0\ <= \^h_cnt_reg[0]_0\;
  \h_cnt_reg[10]_0\(2 downto 0) <= \^h_cnt_reg[10]_0\(2 downto 0);
  \v_cnt_reg[7]_0\ <= \^v_cnt_reg[7]_0\;
  \v_cnt_reg[7]_1\ <= \^v_cnt_reg[7]_1\;
\blue[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \red[1]_i_3_n_0\,
      I1 => \red[0]_i_3_n_0\,
      I2 => \red[0]_i_2_n_0\,
      I3 => \red[1]_i_2_n_0\,
      O => \red[1]_i_2_0\
    );
\blue[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red[0]_i_2_n_0\,
      I1 => \red[1]_i_2_n_0\,
      O => \red[1]_i_2_1\
    );
de_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => de0,
      Q => vde,
      R => \pixelVert_reg[0]_0\
    );
\green[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00020"
    )
        port map (
      I0 => \red[1]_i_3_n_0\,
      I1 => \red[0]_i_3_n_0\,
      I2 => s00_axi_aresetn,
      I3 => \red[0]_i_2_n_0\,
      I4 => \red[1]_i_2_n_0\,
      O => s00_axi_aresetn_0(0)
    );
\green[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \red[1]_i_2_n_0\,
      I1 => \red[0]_i_2_n_0\,
      I2 => s00_axi_aresetn,
      O => s00_axi_aresetn_0(1)
    );
\green[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F020"
    )
        port map (
      I0 => \red[1]_i_3_n_0\,
      I1 => \red[0]_i_3_n_0\,
      I2 => s00_axi_aresetn,
      I3 => \red[0]_i_2_n_0\,
      I4 => \red[1]_i_2_n_0\,
      O => s00_axi_aresetn_0(2)
    );
\gtOp_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800802222AA2A"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0\(9),
      I2 => \gtOp_carry__0\(7),
      I3 => \ltOp_carry__0\,
      I4 => \gtOp_carry__0\(8),
      I5 => \gtOp_carry__0\(10),
      O => \pixelVert_reg[10]_0\(1)
    );
\gtOp_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800802222AA2A"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0_0\(9),
      I2 => \gtOp_carry__0_0\(7),
      I3 => \ltOp_carry__0_0\,
      I4 => \gtOp_carry__0_0\(8),
      I5 => \gtOp_carry__0_0\(10),
      O => \pixelVert_reg[10]_1\(1)
    );
\gtOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2DF0DD2000000"
    )
        port map (
      I0 => \gtOp_carry__0\(7),
      I1 => \ltOp_carry__0\,
      I2 => \gtOp_carry__0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_0\(0)
    );
\gtOp_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2DF0DD2000000"
    )
        port map (
      I0 => \gtOp_carry__0_0\(7),
      I1 => \ltOp_carry__0_0\,
      I2 => \gtOp_carry__0_0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0_0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_1\(0)
    );
\gtOp_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \gtOp_carry__0\(9),
      I1 => \gtOp_carry__0\(7),
      I2 => \ltOp_carry__0\,
      I3 => \gtOp_carry__0\(8),
      I4 => \gtOp_carry__0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__0_2\(1)
    );
\gtOp_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7AA08AA0855F7"
    )
        port map (
      I0 => \gtOp_carry__0_0\(9),
      I1 => \gtOp_carry__0_0\(7),
      I2 => \ltOp_carry__0_0\,
      I3 => \gtOp_carry__0_0\(8),
      I4 => \gtOp_carry__0_0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__1_2\(1)
    );
\gtOp_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0\(7),
      I1 => \ltOp_carry__0\,
      I2 => \gtOp_carry__0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0\(9),
      I5 => pixelVert(9),
      O => \p_0_out__0_2\(0)
    );
\gtOp_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0_0\(7),
      I1 => \ltOp_carry__0_0\,
      I2 => \gtOp_carry__0_0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0_0\(9),
      I5 => pixelVert(9),
      O => \p_0_out__1_2\(0)
    );
gtOp_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB90D400"
    )
        port map (
      I0 => \gtOp_carry__0\(6),
      I1 => ltOp_carry,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => \p_0_out__0_0\(3)
    );
\gtOp_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB90D400"
    )
        port map (
      I0 => \gtOp_carry__0_0\(6),
      I1 => ltOp_carry_0,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \p_0_out__1_0\(3)
    );
gtOp_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF02C280"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0\(4),
      I2 => \gtOp_carry__0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => \p_0_out__0_0\(2)
    );
\gtOp_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF02C280"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0_0\(4),
      I2 => \gtOp_carry__0_0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \p_0_out__1_0\(2)
    );
gtOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => \p_0_out__0_0\(1)
    );
\gtOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0_0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \p_0_out__1_0\(1)
    );
gtOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0\(0),
      I2 => \gtOp_carry__0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__0_0\(0)
    );
\gtOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0_0\(0),
      I2 => \gtOp_carry__0_0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__1_0\(0)
    );
gtOp_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0\(6),
      I1 => ltOp_carry,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => \p_0_out__0\(3)
    );
\gtOp_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0_0\(6),
      I1 => ltOp_carry_0,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \p_0_out__1\(3)
    );
gtOp_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0\(4),
      I2 => \gtOp_carry__0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => \p_0_out__0\(2)
    );
\gtOp_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0_0\(4),
      I2 => \gtOp_carry__0_0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \p_0_out__1\(2)
    );
gtOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => \p_0_out__0\(1)
    );
\gtOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0_0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \p_0_out__1\(1)
    );
gtOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0\(0),
      I2 => \gtOp_carry__0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__0\(0)
    );
\gtOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0_0\(0),
      I2 => \gtOp_carry__0_0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__1\(0)
    );
h_activeArea_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => h_activeArea_reg_0,
      Q => h_activeArea,
      R => \pixelVert_reg[0]_0\
    );
\h_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(0),
      I1 => \^h_cnt_reg[10]_0\(2),
      I2 => \^h_cnt_reg[10]_0\(1),
      I3 => \^h_cnt_reg[0]_0\,
      I4 => s00_axi_aresetn,
      O => \h_cnt[10]_i_1_n_0\
    );
\h_cnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(2),
      I1 => \^h_cnt_reg[10]_0\(1),
      I2 => \^h_cnt_reg[10]_0\(0),
      I3 => h_cnt_reg(7),
      I4 => h_cnt_reg(6),
      I5 => \h_cnt[10]_i_4_n_0\,
      O => \plusOp__0\(10)
    );
\h_cnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(3),
      I4 => \v_cnt[10]_i_6_n_0\,
      O => \^h_cnt_reg[0]_0\
    );
\h_cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(0),
      I4 => h_cnt_reg(1),
      I5 => h_cnt_reg(3),
      O => \h_cnt[10]_i_4_n_0\
    );
\h_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(1),
      O => \h_cnt[1]_i_1_n_0\
    );
\h_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(0),
      O => \h_cnt[2]_i_1_n_0\
    );
\h_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(2),
      I2 => h_cnt_reg(0),
      I3 => h_cnt_reg(1),
      O => \h_cnt[3]_i_1_n_0\
    );
\h_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(3),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(0),
      I4 => h_cnt_reg(2),
      O => \h_cnt[4]_i_1_n_0\
    );
\h_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(2),
      I3 => h_cnt_reg(0),
      I4 => h_cnt_reg(1),
      I5 => h_cnt_reg(3),
      O => \h_cnt[5]_i_1_n_0\
    );
\h_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => \h_cnt[10]_i_4_n_0\,
      O => \plusOp__0\(6)
    );
\h_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => \h_cnt[10]_i_4_n_0\,
      I2 => h_cnt_reg(6),
      O => \h_cnt[7]_i_1_n_0\
    );
\h_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(0),
      I1 => h_cnt_reg(7),
      I2 => h_cnt_reg(6),
      I3 => \h_cnt[10]_i_4_n_0\,
      O => \h_cnt[8]_i_1_n_0\
    );
\h_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(1),
      I1 => \h_cnt[10]_i_4_n_0\,
      I2 => h_cnt_reg(6),
      I3 => h_cnt_reg(7),
      I4 => \^h_cnt_reg[10]_0\(0),
      O => \plusOp__0\(9)
    );
\h_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => minusOp(0),
      Q => h_cnt_reg(0),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \plusOp__0\(10),
      Q => \^h_cnt_reg[10]_0\(2),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[1]_i_1_n_0\,
      Q => h_cnt_reg(1),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[2]_i_1_n_0\,
      Q => h_cnt_reg(2),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[3]_i_1_n_0\,
      Q => h_cnt_reg(3),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[4]_i_1_n_0\,
      Q => h_cnt_reg(4),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[5]_i_1_n_0\,
      Q => h_cnt_reg(5),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \plusOp__0\(6),
      Q => h_cnt_reg(6),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[7]_i_1_n_0\,
      Q => h_cnt_reg(7),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \h_cnt[8]_i_1_n_0\,
      Q => \^h_cnt_reg[10]_0\(0),
      R => \h_cnt[10]_i_1_n_0\
    );
\h_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \plusOp__0\(9),
      Q => \^h_cnt_reg[10]_0\(1),
      R => \h_cnt[10]_i_1_n_0\
    );
hs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \v_cnt[10]_i_5_n_0\,
      I1 => hs_i_3_n_0,
      I2 => h_cnt_reg(5),
      I3 => h_cnt_reg(6),
      I4 => h_cnt_reg(3),
      O => \h_cnt_reg[5]_0\
    );
hs_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(7),
      I3 => \^h_cnt_reg[10]_0\(0),
      O => hs_i_3_n_0
    );
hs_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => hs_reg_0,
      Q => hsync,
      S => \pixelVert_reg[0]_0\
    );
\ltOp_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F7AA08"
    )
        port map (
      I0 => \gtOp_carry__0\(9),
      I1 => \gtOp_carry__0\(7),
      I2 => \ltOp_carry__0\,
      I3 => \gtOp_carry__0\(8),
      I4 => \gtOp_carry__0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__0_1\(1)
    );
\ltOp_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055F7AA08"
    )
        port map (
      I0 => \gtOp_carry__0_0\(9),
      I1 => \gtOp_carry__0_0\(7),
      I2 => \ltOp_carry__0_0\,
      I3 => \gtOp_carry__0_0\(8),
      I4 => \gtOp_carry__0_0\(10),
      I5 => pixelVert(10),
      O => \p_0_out__1_1\(1)
    );
\ltOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005104F30400FF5D"
    )
        port map (
      I0 => pixelVert(8),
      I1 => \gtOp_carry__0\(7),
      I2 => \ltOp_carry__0\,
      I3 => \gtOp_carry__0\(8),
      I4 => pixelVert(9),
      I5 => \gtOp_carry__0\(9),
      O => \p_0_out__0_1\(0)
    );
\ltOp_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005104F30400FF5D"
    )
        port map (
      I0 => pixelVert(8),
      I1 => \gtOp_carry__0_0\(7),
      I2 => \ltOp_carry__0_0\,
      I3 => \gtOp_carry__0_0\(8),
      I4 => pixelVert(9),
      I5 => \gtOp_carry__0_0\(9),
      O => \p_0_out__1_1\(0)
    );
\ltOp_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0\(9),
      I2 => \gtOp_carry__0\(7),
      I3 => \ltOp_carry__0\,
      I4 => \gtOp_carry__0\(8),
      I5 => \gtOp_carry__0\(10),
      O => \pixelVert_reg[10]_2\(1)
    );
\ltOp_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6A99995595"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \gtOp_carry__0_0\(9),
      I2 => \gtOp_carry__0_0\(7),
      I3 => \ltOp_carry__0_0\,
      I4 => \gtOp_carry__0_0\(8),
      I5 => \gtOp_carry__0_0\(10),
      O => \pixelVert_reg[10]_3\(1)
    );
\ltOp_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0\(7),
      I1 => \ltOp_carry__0\,
      I2 => \gtOp_carry__0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_2\(0)
    );
\ltOp_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0020D220D20D00"
    )
        port map (
      I0 => \gtOp_carry__0_0\(7),
      I1 => \ltOp_carry__0_0\,
      I2 => \gtOp_carry__0_0\(8),
      I3 => pixelVert(8),
      I4 => \gtOp_carry__0_0\(9),
      I5 => pixelVert(9),
      O => \pixelVert_reg[10]_3\(0)
    );
ltOp_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"103404DF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => \gtOp_carry__0\(6),
      I2 => ltOp_carry,
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => DI(3)
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"103404DF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => \gtOp_carry__0_0\(6),
      I2 => ltOp_carry_0,
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \pixelVert_reg[6]_0\(3)
    );
ltOp_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E0677"
    )
        port map (
      I0 => \gtOp_carry__0\(4),
      I1 => \gtOp_carry__0\(3),
      I2 => pixelVert(4),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => DI(2)
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E0677"
    )
        port map (
      I0 => \gtOp_carry__0_0\(4),
      I1 => \gtOp_carry__0_0\(3),
      I2 => pixelVert(4),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \pixelVert_reg[6]_0\(2)
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \gtOp_carry__0\(2),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => DI(1)
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => \gtOp_carry__0_0\(2),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \pixelVert_reg[6]_0\(1)
    );
ltOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gtOp_carry__0\(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => \gtOp_carry__0\(1),
      O => DI(0)
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \gtOp_carry__0_0\(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => \gtOp_carry__0_0\(1),
      O => \pixelVert_reg[6]_0\(0)
    );
ltOp_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0\(6),
      I1 => ltOp_carry,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0\(7),
      O => S(3)
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => \gtOp_carry__0_0\(6),
      I1 => ltOp_carry_0,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \gtOp_carry__0_0\(7),
      O => \p_0_out__1_3\(3)
    );
ltOp_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0\(4),
      I2 => \gtOp_carry__0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0\(5),
      O => S(2)
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40292940"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \gtOp_carry__0_0\(4),
      I2 => \gtOp_carry__0_0\(3),
      I3 => pixelVert(5),
      I4 => \gtOp_carry__0_0\(5),
      O => \p_0_out__1_3\(2)
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0\(3),
      O => S(1)
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => pixelVert(2),
      I1 => \gtOp_carry__0_0\(2),
      I2 => pixelVert(3),
      I3 => \gtOp_carry__0_0\(3),
      O => \p_0_out__1_3\(1)
    );
ltOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0\(0),
      I2 => \gtOp_carry__0\(1),
      I3 => pixelVert(1),
      O => S(0)
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \gtOp_carry__0_0\(0),
      I2 => \gtOp_carry__0_0\(1),
      I3 => pixelVert(1),
      O => \p_0_out__1_3\(0)
    );
\pixelHorz[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_cnt_reg(0),
      O => minusOp(0)
    );
\pixelHorz[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(2),
      I1 => \^h_cnt_reg[10]_0\(0),
      I2 => \pixelHorz[10]_i_3_n_0\,
      I3 => h_cnt_reg(7),
      I4 => \^h_cnt_reg[10]_0\(1),
      O => geqOp
    );
\pixelHorz[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9995"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(2),
      I1 => \^h_cnt_reg[10]_0\(0),
      I2 => \pixelHorz[10]_i_3_n_0\,
      I3 => h_cnt_reg(7),
      I4 => \^h_cnt_reg[10]_0\(1),
      O => minusOp(10)
    );
\pixelHorz[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000000"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => h_cnt_reg(5),
      I2 => \pixelHorz[6]_i_2_n_0\,
      I3 => h_cnt_reg(2),
      I4 => h_cnt_reg(3),
      I5 => h_cnt_reg(4),
      O => \pixelHorz[10]_i_3_n_0\
    );
\pixelHorz[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(1),
      I1 => h_cnt_reg(0),
      O => minusOp(1)
    );
\pixelHorz[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(1),
      I2 => h_cnt_reg(0),
      O => \pixelHorz[2]_i_1_n_0\
    );
\pixelHorz[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => h_cnt_reg(3),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(2),
      O => minusOp(3)
    );
\pixelHorz[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(0),
      I2 => h_cnt_reg(1),
      I3 => h_cnt_reg(2),
      I4 => h_cnt_reg(3),
      O => \pixelHorz[4]_i_1_n_0\
    );
\pixelHorz[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => h_cnt_reg(5),
      I1 => h_cnt_reg(4),
      I2 => h_cnt_reg(3),
      I3 => h_cnt_reg(2),
      I4 => h_cnt_reg(1),
      I5 => h_cnt_reg(0),
      O => \pixelHorz[5]_i_1_n_0\
    );
\pixelHorz[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => h_cnt_reg(4),
      I1 => h_cnt_reg(3),
      I2 => h_cnt_reg(2),
      I3 => \pixelHorz[6]_i_2_n_0\,
      I4 => h_cnt_reg(5),
      I5 => h_cnt_reg(6),
      O => minusOp(6)
    );
\pixelHorz[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => h_cnt_reg(0),
      I1 => h_cnt_reg(1),
      O => \pixelHorz[6]_i_2_n_0\
    );
\pixelHorz[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => h_cnt_reg(7),
      I1 => \pixelHorz[10]_i_3_n_0\,
      O => \pixelHorz[7]_i_1_n_0\
    );
\pixelHorz[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(0),
      I1 => \pixelHorz[10]_i_3_n_0\,
      I2 => h_cnt_reg(7),
      O => \pixelHorz[8]_i_1_n_0\
    );
\pixelHorz[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => \^h_cnt_reg[10]_0\(1),
      I1 => h_cnt_reg(7),
      I2 => \pixelHorz[10]_i_3_n_0\,
      I3 => \^h_cnt_reg[10]_0\(0),
      O => \pixelHorz[9]_i_1_n_0\
    );
\pixelHorz_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(0),
      Q => \^q\(0),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(10),
      Q => pixelHorz(10),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(1),
      Q => \^q\(1),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(3),
      Q => \^q\(3),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => minusOp(6),
      Q => pixelHorz(6),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[7]_i_1_n_0\,
      Q => pixelHorz(7),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[8]_i_1_n_0\,
      Q => pixelHorz(8),
      R => \pixelVert_reg[0]_0\
    );
\pixelHorz_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => geqOp,
      D => \pixelHorz[9]_i_1_n_0\,
      Q => pixelHorz(9),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_cnt_reg(0),
      O => \pixelVert[0]_i_1_n_0\
    );
\pixelVert[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => \^v_cnt_reg[7]_1\,
      I2 => \pixelVert[10]_i_4_n_0\,
      I3 => v_cnt_reg(9),
      O => \pixelVert[10]_i_1_n_0\
    );
\pixelVert[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => \^v_cnt_reg[7]_1\,
      I2 => \pixelVert[10]_i_4_n_0\,
      I3 => v_cnt_reg(9),
      O => \pixelVert[10]_i_2_n_0\
    );
\pixelVert[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => v_cnt_reg(6),
      I2 => v_cnt_reg(8),
      I3 => v_cnt_reg(5),
      O => \^v_cnt_reg[7]_1\
    );
\pixelVert[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(4),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(3),
      O => \pixelVert[10]_i_4_n_0\
    );
\pixelVert[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(0),
      O => \pixelVert[1]_i_1_n_0\
    );
\pixelVert[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(0),
      O => \pixelVert[2]_i_1_n_0\
    );
\pixelVert[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => v_cnt_reg(3),
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(0),
      I3 => v_cnt_reg(1),
      O => \pixelVert[3]_i_1_n_0\
    );
\pixelVert[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A6AAA"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(3),
      I3 => v_cnt_reg(0),
      I4 => v_cnt_reg(1),
      O => \pixelVert[4]_i_1_n_0\
    );
\pixelVert[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555955595555555"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(3),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(4),
      I4 => v_cnt_reg(0),
      I5 => v_cnt_reg(1),
      O => \pixelVert[5]_i_1_n_0\
    );
\pixelVert[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95555555"
    )
        port map (
      I0 => v_cnt_reg(6),
      I1 => \pixelVert[6]_i_2_n_0\,
      I2 => v_cnt_reg(4),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(3),
      I5 => v_cnt_reg(5),
      O => \pixelVert[6]_i_1_n_0\
    );
\pixelVert[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      O => \pixelVert[6]_i_2_n_0\
    );
\pixelVert[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => \pixelVert[8]_i_2_n_0\,
      I2 => v_cnt_reg(6),
      O => \pixelVert[7]_i_1_n_0\
    );
\pixelVert[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => \pixelVert[8]_i_2_n_0\,
      I2 => v_cnt_reg(6),
      I3 => v_cnt_reg(7),
      O => \pixelVert[8]_i_1_n_0\
    );
\pixelVert[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(3),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(4),
      I4 => v_cnt_reg(0),
      I5 => v_cnt_reg(1),
      O => \pixelVert[8]_i_2_n_0\
    );
\pixelVert[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => v_cnt_reg(9),
      I1 => \pixelVert[10]_i_4_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(8),
      I5 => v_cnt_reg(5),
      O => \pixelVert[9]_i_1_n_0\
    );
\pixelVert_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[0]_i_1_n_0\,
      Q => pixelVert(0),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[10]_i_2_n_0\,
      Q => pixelVert(10),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[1]_i_1_n_0\,
      Q => pixelVert(1),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[2]_i_1_n_0\,
      Q => pixelVert(2),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[3]_i_1_n_0\,
      Q => pixelVert(3),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[4]_i_1_n_0\,
      Q => pixelVert(4),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[5]_i_1_n_0\,
      Q => pixelVert(5),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[6]_i_1_n_0\,
      Q => pixelVert(6),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[7]_i_1_n_0\,
      Q => pixelVert(7),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[8]_i_1_n_0\,
      Q => pixelVert(8),
      R => \pixelVert_reg[0]_0\
    );
\pixelVert_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pixelVert[10]_i_1_n_0\,
      D => \pixelVert[9]_i_1_n_0\,
      Q => pixelVert(9),
      R => \pixelVert_reg[0]_0\
    );
\red[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \red[1]_i_2_n_0\,
      I1 => \red[0]_i_2_n_0\,
      I2 => \red[1]_i_3_n_0\,
      I3 => \red[0]_i_3_n_0\,
      O => D(0)
    );
\red[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => pixelVert(2),
      O => \red[0]_i_10_n_0\
    );
\red[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(5),
      O => \red[0]_i_100_n_0\
    );
\red[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => \red[0]_i_177_n_0\,
      I1 => \red[1]_i_79_n_0\,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => pixelVert(5),
      I5 => pixelVert(8),
      O => \red[0]_i_101_n_0\
    );
\red[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C0C0C05"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \red[0]_i_162_n_0\,
      I2 => pixelVert(7),
      I3 => \red[0]_i_146_n_0\,
      I4 => \red[0]_i_178_n_0\,
      I5 => pixelVert(8),
      O => \red[0]_i_102_n_0\
    );
\red[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7775757574757575"
    )
        port map (
      I0 => pixelVert(6),
      I1 => \red[1]_i_123_n_0\,
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(1),
      I5 => pixelVert(0),
      O => \red[0]_i_103_n_0\
    );
\red[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1333333310000000"
    )
        port map (
      I0 => \red[1]_i_74_n_0\,
      I1 => pixelVert(5),
      I2 => pixelVert(2),
      I3 => pixelVert(4),
      I4 => pixelVert(3),
      I5 => pixelVert(6),
      O => \red[0]_i_104_n_0\
    );
\red[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7FFF7FFF7FFF7F"
    )
        port map (
      I0 => \red[0]_i_179_n_0\,
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      I3 => pixelVert(5),
      I4 => pixelVert(4),
      I5 => \red[0]_i_180_n_0\,
      O => \red[0]_i_105_n_0\
    );
\red[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2000000F2"
    )
        port map (
      I0 => \red[0]_i_91_n_0\,
      I1 => \red[1]_i_107_n_0\,
      I2 => \red[0]_i_11_n_0\,
      I3 => \red[0]_i_82_n_0\,
      I4 => pixelVert(5),
      I5 => \red[0]_i_178_n_0\,
      O => \red[0]_i_106_n_0\
    );
\red[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \red[0]_i_181_n_0\,
      I1 => pixelVert(3),
      I2 => \red[0]_i_150_n_0\,
      I3 => \red[0]_i_182_n_0\,
      I4 => pixelVert(7),
      I5 => \red[0]_i_183_n_0\,
      O => \red[0]_i_107_n_0\
    );
\red[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \red[0]_i_184_n_0\,
      I1 => \red[0]_i_185_n_0\,
      I2 => \red[0]_i_178_n_0\,
      I3 => \red[0]_i_157_n_0\,
      I4 => \red[0]_i_100_n_0\,
      I5 => \red[0]_i_180_n_0\,
      O => \red[0]_i_108_n_0\
    );
\red[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444FFF4444"
    )
        port map (
      I0 => \red[0]_i_186_n_0\,
      I1 => \red[0]_i_187_n_0\,
      I2 => \red[0]_i_188_n_0\,
      I3 => pixelVert(8),
      I4 => \red[0]_i_91_n_0\,
      I5 => \red[0]_i_189_n_0\,
      O => \red[0]_i_109_n_0\
    );
\red[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(10),
      O => \red[0]_i_11_n_0\
    );
\red[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red[0]_i_190_n_0\,
      I2 => \red[0]_i_191_n_0\,
      I3 => \red[0]_i_192_n_0\,
      I4 => \red[0]_i_193_n_0\,
      I5 => \red[0]_i_194_n_0\,
      O => \red[0]_i_110_n_0\
    );
\red[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \red[1]_i_102_n_0\,
      I1 => \red[0]_i_195_n_0\,
      I2 => \red[0]_i_196_n_0\,
      I3 => \red[0]_i_100_n_0\,
      I4 => \red[0]_i_197_n_0\,
      I5 => \red[0]_i_185_n_0\,
      O => \red[0]_i_111_n_0\
    );
\red[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(8),
      I2 => pixelVert(10),
      I3 => pixelVert(9),
      O => \red[0]_i_112_n_0\
    );
\red[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101011111111"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => \red[0]_i_198_n_0\,
      I2 => \red[0]_i_199_n_0\,
      I3 => \red[0]_i_200_n_0\,
      I4 => pixelVert(5),
      I5 => pixelVert(6),
      O => \red[0]_i_113_n_0\
    );
\red[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F222F222FFFFF"
    )
        port map (
      I0 => \red[0]_i_201_n_0\,
      I1 => \red[0]_i_82_n_0\,
      I2 => \red[0]_i_178_n_0\,
      I3 => \red[0]_i_202_n_0\,
      I4 => \red[0]_i_203_n_0\,
      I5 => \red[0]_i_186_n_0\,
      O => \red[0]_i_114_n_0\
    );
\red[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelVert(10),
      I1 => pixelVert(9),
      O => \red[0]_i_115_n_0\
    );
\red[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555577557F"
    )
        port map (
      I0 => \red[0]_i_11_n_0\,
      I1 => pixelVert(7),
      I2 => \red[0]_i_204_n_0\,
      I3 => \red[0]_i_205_n_0\,
      I4 => pixelVert(6),
      I5 => \red[0]_i_206_n_0\,
      O => \red[0]_i_116_n_0\
    );
\red[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \red[0]_i_207_n_0\,
      I1 => pixelVert(0),
      I2 => \red[0]_i_208_n_0\,
      I3 => pixelVert(4),
      I4 => pixelVert(5),
      I5 => \red[0]_i_154_n_0\,
      O => \red[0]_i_117_n_0\
    );
\red[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1F"
    )
        port map (
      I0 => \red[0]_i_179_n_0\,
      I1 => \red[0]_i_146_n_0\,
      I2 => pixelVert(9),
      I3 => pixelVert(7),
      I4 => pixelVert(10),
      I5 => pixelVert(8),
      O => \red[0]_i_118_n_0\
    );
\red[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDCC"
    )
        port map (
      I0 => \red[1]_i_96_n_0\,
      I1 => pixelVert(7),
      I2 => pixelVert(5),
      I3 => pixelVert(6),
      I4 => pixelVert(8),
      I5 => pixelVert(10),
      O => \red[0]_i_119_n_0\
    );
\red[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(2),
      I2 => pixelVert(4),
      I3 => pixelVert(6),
      I4 => pixelVert(5),
      O => \red[0]_i_12_n_0\
    );
\red[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040002"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      I5 => \red[0]_i_209_n_0\,
      O => \red[0]_i_120_n_0\
    );
\red[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \red[0]_i_194_n_0\,
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      I3 => \red[0]_i_162_n_0\,
      I4 => \red[0]_i_158_n_0\,
      I5 => pixelVert(6),
      O => \red[0]_i_121_n_0\
    );
\red[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => \red[1]_i_123_n_0\,
      O => \red[0]_i_122_n_0\
    );
\red[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000080000"
    )
        port map (
      I0 => \red[0]_i_210_n_0\,
      I1 => pixelVert(0),
      I2 => pixelVert(3),
      I3 => pixelVert(4),
      I4 => pixelVert(2),
      I5 => pixelVert(1),
      O => \red[0]_i_123_n_0\
    );
\red[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      O => \red[0]_i_124_n_0\
    );
\red[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[0]_i_125_n_0\
    );
\red[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => \^q\(3),
      I4 => pixelHorz(7),
      I5 => pixelHorz(6),
      O => \red[0]_i_126_n_0\
    );
\red[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \red[0]_i_127_n_0\
    );
\red[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(8),
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      O => \red[0]_i_128_n_0\
    );
\red[0]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \red[0]_i_129_n_0\
    );
\red[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => pixelHorz(7),
      I4 => \red[0]_i_35_n_0\,
      I5 => \red[0]_i_36_n_0\,
      O => \red[0]_i_13_n_0\
    );
\red[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \red[0]_i_130_n_0\
    );
\red[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \red[0]_i_131_n_0\
    );
\red[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(10),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => pixelHorz(8),
      I5 => pixelHorz(9),
      O => \red[0]_i_132_n_0\
    );
\red[0]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \red[0]_i_133_n_0\
    );
\red[0]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => pixelHorz(9),
      I4 => pixelHorz(10),
      I5 => pixelHorz(7),
      O => \red[0]_i_134_n_0\
    );
\red[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      O => \red[0]_i_135_n_0\
    );
\red[0]_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFDFD"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => pixelHorz(7),
      I4 => pixelHorz(8),
      O => \red[0]_i_136_n_0\
    );
\red[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \red[0]_i_137_n_0\
    );
\red[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \red[0]_i_138_n_0\
    );
\red[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \red[0]_i_139_n_0\
    );
\red[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAE0000AAAAAAAA"
    )
        port map (
      I0 => \red[0]_i_37_n_0\,
      I1 => \red[0]_i_38_n_0\,
      I2 => pixelHorz(10),
      I3 => \red[0]_i_39_n_0\,
      I4 => \red[0]_i_40_n_0\,
      I5 => pixelHorz(7),
      O => \red[0]_i_14_n_0\
    );
\red[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \red[0]_i_140_n_0\
    );
\red[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \red[0]_i_141_n_0\
    );
\red[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \red[0]_i_142_n_0\
    );
\red[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => pixelHorz(10),
      I1 => pixelHorz(9),
      I2 => pixelHorz(6),
      I3 => \^q\(5),
      I4 => pixelHorz(8),
      I5 => pixelHorz(7),
      O => \red[0]_i_143_n_0\
    );
\red[0]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      O => \red[0]_i_144_n_0\
    );
\red[0]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(10),
      I2 => pixelVert(8),
      O => \red[0]_i_145_n_0\
    );
\red[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(6),
      O => \red[0]_i_146_n_0\
    );
\red[0]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(2),
      O => \red[0]_i_147_n_0\
    );
\red[0]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(8),
      I2 => pixelVert(7),
      O => \red[0]_i_148_n_0\
    );
\red[0]_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(2),
      O => \red[0]_i_149_n_0\
    );
\red[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFB00"
    )
        port map (
      I0 => \red[0]_i_41_n_0\,
      I1 => pixelHorz(9),
      I2 => pixelHorz(10),
      I3 => \red[0]_i_42_n_0\,
      I4 => \red[0]_i_43_n_0\,
      I5 => \red[0]_i_44_n_0\,
      O => \red[0]_i_15_n_0\
    );
\red[0]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      O => \red[0]_i_150_n_0\
    );
\red[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEE00000000"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      I2 => pixelVert(0),
      I3 => pixelVert(1),
      I4 => pixelVert(2),
      I5 => pixelVert(5),
      O => \red[0]_i_151_n_0\
    );
\red[0]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(7),
      O => \red[0]_i_152_n_0\
    );
\red[0]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(5),
      O => \red[0]_i_153_n_0\
    );
\red[0]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(8),
      I2 => pixelVert(6),
      O => \red[0]_i_154_n_0\
    );
\red[0]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(2),
      O => \red[0]_i_155_n_0\
    );
\red[0]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(1),
      I2 => pixelVert(2),
      O => \red[0]_i_156_n_0\
    );
\red[0]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      O => \red[0]_i_157_n_0\
    );
\red[0]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(7),
      O => \red[0]_i_158_n_0\
    );
\red[0]_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(7),
      I2 => pixelVert(8),
      I3 => pixelVert(9),
      I4 => pixelVert(10),
      O => \red[0]_i_159_n_0\
    );
\red[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAABABA"
    )
        port map (
      I0 => \red[0]_i_45_n_0\,
      I1 => \red[0]_i_46_n_0\,
      I2 => \^q\(0),
      I3 => \red[0]_i_47_n_0\,
      I4 => \red[0]_i_48_n_0\,
      I5 => \red[0]_i_49_n_0\,
      O => \red[0]_i_16_n_0\
    );
\red[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      I5 => pixelVert(5),
      O => \red[0]_i_160_n_0\
    );
\red[0]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      O => \red[0]_i_161_n_0\
    );
\red[0]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(10),
      I2 => pixelVert(8),
      O => \red[0]_i_162_n_0\
    );
\red[0]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \red[0]_i_163_n_0\
    );
\red[0]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \red[0]_i_164_n_0\
    );
\red[0]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7F7F7"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(8),
      I2 => pixelHorz(6),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => \red[0]_i_165_n_0\
    );
\red[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => pixelHorz(6),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \red[0]_i_166_n_0\
    );
\red[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880808000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \red[0]_i_167_n_0\
    );
\red[0]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \red[0]_i_168_n_0\
    );
\red[0]_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => pixelHorz(6),
      I4 => pixelHorz(7),
      O => \red[0]_i_169_n_0\
    );
\red[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEFEEEEE"
    )
        port map (
      I0 => \red[0]_i_50_n_0\,
      I1 => \red[0]_i_51_n_0\,
      I2 => \red[0]_i_52_n_0\,
      I3 => \red[0]_i_53_n_0\,
      I4 => \red[0]_i_54_n_0\,
      I5 => \red[0]_i_55_n_0\,
      O => \red[0]_i_17_n_0\
    );
\red[0]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(8),
      I2 => pixelHorz(9),
      I3 => pixelHorz(10),
      O => \red[0]_i_170_n_0\
    );
\red[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \red[0]_i_171_n_0\
    );
\red[0]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \red[0]_i_172_n_0\
    );
\red[0]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(7),
      I2 => pixelHorz(9),
      I3 => pixelHorz(10),
      O => \red[0]_i_173_n_0\
    );
\red[0]_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \red[0]_i_174_n_0\
    );
\red[0]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => pixelHorz(6),
      O => \red[0]_i_175_n_0\
    );
\red[0]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      I2 => pixelHorz(10),
      O => \red[0]_i_176_n_0\
    );
\red[0]_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => pixelVert(0),
      I1 => pixelVert(1),
      I2 => pixelVert(2),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      O => \red[0]_i_177_n_0\
    );
\red[0]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      O => \red[0]_i_178_n_0\
    );
\red[0]_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      O => \red[0]_i_179_n_0\
    );
\red[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F1FFFF11F1"
    )
        port map (
      I0 => \red[1]_i_42_n_0\,
      I1 => \red[0]_i_56_n_0\,
      I2 => \red[0]_i_57_n_0\,
      I3 => \red[0]_i_58_n_0\,
      I4 => \red[0]_i_59_n_0\,
      I5 => \red[0]_i_60_n_0\,
      O => \red[0]_i_18_n_0\
    );
\red[0]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => pixelVert(0),
      I1 => pixelVert(1),
      I2 => pixelVert(7),
      I3 => pixelVert(3),
      I4 => pixelVert(2),
      O => \red[0]_i_180_n_0\
    );
\red[0]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      O => \red[0]_i_181_n_0\
    );
\red[0]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(8),
      O => \red[0]_i_182_n_0\
    );
\red[0]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(5),
      I2 => pixelVert(4),
      O => \red[0]_i_183_n_0\
    );
\red[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515155555555555"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => pixelVert(4),
      O => \red[0]_i_184_n_0\
    );
\red[0]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(6),
      I2 => pixelVert(7),
      I3 => pixelVert(5),
      O => \red[0]_i_185_n_0\
    );
\red[0]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      I2 => pixelVert(5),
      I3 => pixelVert(7),
      O => \red[0]_i_186_n_0\
    );
\red[0]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(0),
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(4),
      O => \red[0]_i_187_n_0\
    );
\red[0]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(2),
      O => \red[0]_i_188_n_0\
    );
\red[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDDF"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(9),
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(6),
      I5 => pixelVert(7),
      O => \red[0]_i_189_n_0\
    );
\red[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFFE"
    )
        port map (
      I0 => \red[0]_i_61_n_0\,
      I1 => \red[0]_i_62_n_0\,
      I2 => \red[0]_i_63_n_0\,
      I3 => \red[0]_i_64_n_0\,
      I4 => \red[0]_i_65_n_0\,
      I5 => \red[0]_i_66_n_0\,
      O => \red[0]_i_19_n_0\
    );
\red[0]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(1),
      I2 => pixelVert(2),
      O => \red[0]_i_190_n_0\
    );
\red[0]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(7),
      I2 => pixelVert(5),
      O => \red[0]_i_191_n_0\
    );
\red[0]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(9),
      I2 => pixelVert(0),
      I3 => pixelVert(2),
      O => \red[0]_i_192_n_0\
    );
\red[0]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(6),
      I2 => pixelVert(3),
      I3 => pixelVert(4),
      I4 => pixelVert(7),
      I5 => pixelVert(8),
      O => \red[0]_i_193_n_0\
    );
\red[0]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(2),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      O => \red[0]_i_194_n_0\
    );
\red[0]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      O => \red[0]_i_195_n_0\
    );
\red[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      I2 => pixelVert(5),
      I3 => pixelVert(7),
      I4 => pixelVert(3),
      I5 => pixelVert(4),
      O => \red[0]_i_196_n_0\
    );
\red[0]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(0),
      I3 => pixelVert(1),
      O => \red[0]_i_197_n_0\
    );
\red[0]_i_198\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(4),
      I2 => pixelVert(2),
      I3 => pixelVert(1),
      I4 => pixelVert(3),
      O => \red[0]_i_198_n_0\
    );
\red[0]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011111111111"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(4),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(2),
      I5 => pixelVert(3),
      O => \red[0]_i_199_n_0\
    );
\red[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \red[1]_i_8_n_0\,
      I1 => \red_reg[1]\(0),
      I2 => CO(0),
      O => \red[0]_i_2_n_0\
    );
\red[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[0]_i_20_n_0\
    );
\red[0]_i_200\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(4),
      O => \red[0]_i_200_n_0\
    );
\red[0]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      I2 => pixelVert(5),
      I3 => pixelVert(1),
      I4 => pixelVert(0),
      I5 => pixelVert(2),
      O => \red[0]_i_201_n_0\
    );
\red[0]_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pixelVert(0),
      I1 => pixelVert(5),
      I2 => pixelVert(7),
      I3 => pixelVert(6),
      I4 => pixelVert(8),
      O => \red[0]_i_202_n_0\
    );
\red[0]_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFDFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      O => \red[0]_i_203_n_0\
    );
\red[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => pixelVert(4),
      O => \red[0]_i_204_n_0\
    );
\red[0]_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3377337F"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelVert(9),
      I2 => pixelVert(6),
      I3 => pixelVert(8),
      I4 => pixelVert(5),
      O => \red[0]_i_205_n_0\
    );
\red[0]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(10),
      O => \red[0]_i_206_n_0\
    );
\red[0]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF33FF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(8),
      I2 => pixelVert(6),
      I3 => pixelVert(9),
      I4 => pixelVert(7),
      I5 => pixelVert(10),
      O => \red[0]_i_207_n_0\
    );
\red[0]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      O => \red[0]_i_208_n_0\
    );
\red[0]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      I3 => pixelVert(8),
      I4 => pixelVert(9),
      I5 => pixelVert(10),
      O => \red[0]_i_209_n_0\
    );
\red[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECEEEEEEEEEEE"
    )
        port map (
      I0 => \red[0]_i_67_n_0\,
      I1 => \red[0]_i_58_n_0\,
      I2 => \^q\(5),
      I3 => \red[0]_i_68_n_0\,
      I4 => \red[0]_i_69_n_0\,
      I5 => \red[0]_i_70_n_0\,
      O => \red[0]_i_21_n_0\
    );
\red[0]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(10),
      I2 => pixelVert(9),
      I3 => pixelVert(6),
      I4 => pixelVert(5),
      I5 => pixelVert(7),
      O => \red[0]_i_210_n_0\
    );
\red[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB000"
    )
        port map (
      I0 => \red[0]_i_71_n_0\,
      I1 => \red[0]_i_72_n_0\,
      I2 => pixelHorz(7),
      I3 => pixelHorz(6),
      I4 => \red[0]_i_73_n_0\,
      I5 => \red[0]_i_74_n_0\,
      O => \red[0]_i_22_n_0\
    );
\red[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202200002022"
    )
        port map (
      I0 => \red[0]_i_75_n_0\,
      I1 => \red[0]_i_76_n_0\,
      I2 => \red[0]_i_77_n_0\,
      I3 => \red[0]_i_78_n_0\,
      I4 => \red[0]_i_79_n_0\,
      I5 => \red[0]_i_80_n_0\,
      O => \red[0]_i_23_n_0\
    );
\red[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDFDFDD"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelVert(10),
      I2 => \red[0]_i_81_n_0\,
      I3 => \red[1]_i_84_n_0\,
      I4 => \red[0]_i_82_n_0\,
      I5 => \red[1]_i_122_n_0\,
      O => \red[0]_i_24_n_0\
    );
\red[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFD00"
    )
        port map (
      I0 => \red[0]_i_83_n_0\,
      I1 => \red[0]_i_84_n_0\,
      I2 => pixelVert(8),
      I3 => \red[0]_i_85_n_0\,
      I4 => \red[0]_i_86_n_0\,
      I5 => \red[0]_i_87_n_0\,
      O => \red[0]_i_25_n_0\
    );
\red[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AAA8A8"
    )
        port map (
      I0 => \red[0]_i_8_n_0\,
      I1 => \red[0]_i_88_n_0\,
      I2 => \red[0]_i_89_n_0\,
      I3 => \red[0]_i_90_n_0\,
      I4 => \red[0]_i_91_n_0\,
      I5 => \red[0]_i_92_n_0\,
      O => \red[0]_i_26_n_0\
    );
\red[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \red[0]_i_93_n_0\,
      I1 => \red[0]_i_94_n_0\,
      I2 => \red[0]_i_95_n_0\,
      I3 => \red[0]_i_96_n_0\,
      I4 => \red[0]_i_97_n_0\,
      I5 => \red[0]_i_98_n_0\,
      O => \red[0]_i_27_n_0\
    );
\red[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \red[0]_i_28_n_0\
    );
\red[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => pixelHorz(7),
      I5 => pixelHorz(6),
      O => \red[0]_i_29_n_0\
    );
\red[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AE00AE000000AE"
    )
        port map (
      I0 => \red[0]_i_4_n_0\,
      I1 => \red[0]_i_5_n_0\,
      I2 => \red[0]_i_6_n_0\,
      I3 => \red[0]_i_7_n_0\,
      I4 => \red[0]_i_8_n_0\,
      I5 => \red[0]_i_9_n_0\,
      O => \red[0]_i_3_n_0\
    );
\red[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => \red[0]_i_99_n_0\,
      I1 => \red[0]_i_100_n_0\,
      I2 => \red[0]_i_90_n_0\,
      I3 => \red[1]_i_110_n_0\,
      I4 => \red[0]_i_101_n_0\,
      I5 => \red[0]_i_102_n_0\,
      O => \red[0]_i_30_n_0\
    );
\red[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000000FFFF"
    )
        port map (
      I0 => \red[0]_i_103_n_0\,
      I1 => \red[0]_i_104_n_0\,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => \red[0]_i_105_n_0\,
      I5 => pixelVert(8),
      O => \red[0]_i_31_n_0\
    );
\red[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red[0]_i_106_n_0\,
      I1 => \red[0]_i_107_n_0\,
      I2 => \red[0]_i_108_n_0\,
      I3 => \red[0]_i_109_n_0\,
      I4 => \red[0]_i_110_n_0\,
      I5 => \red[0]_i_111_n_0\,
      O => \red[0]_i_32_n_0\
    );
\red[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \red[0]_i_112_n_0\,
      I1 => \red[0]_i_113_n_0\,
      I2 => \red[0]_i_114_n_0\,
      I3 => \red[0]_i_115_n_0\,
      I4 => \red[0]_i_116_n_0\,
      I5 => \red[0]_i_117_n_0\,
      O => \red[0]_i_33_n_0\
    );
\red[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \red[0]_i_118_n_0\,
      I1 => \red[0]_i_119_n_0\,
      I2 => \red[0]_i_120_n_0\,
      I3 => \red[0]_i_121_n_0\,
      I4 => \red[0]_i_122_n_0\,
      I5 => \red[0]_i_123_n_0\,
      O => \red[0]_i_34_n_0\
    );
\red[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000020000"
    )
        port map (
      I0 => \red[0]_i_124_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \red[0]_i_35_n_0\
    );
\red[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \red[1]_i_60_n_0\,
      I1 => \^q\(1),
      I2 => \red[0]_i_125_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \red[0]_i_36_n_0\
    );
\red[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \red[0]_i_126_n_0\,
      O => \red[0]_i_37_n_0\
    );
\red[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFFFEFF"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      I2 => \^q\(5),
      I3 => \red[0]_i_127_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \red[0]_i_38_n_0\
    );
\red[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(9),
      O => \red[0]_i_39_n_0\
    );
\red[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \red[0]_i_10_n_0\,
      I1 => pixelVert(6),
      I2 => pixelVert(7),
      I3 => pixelVert(8),
      I4 => \red[0]_i_11_n_0\,
      I5 => \red[0]_i_12_n_0\,
      O => \red[0]_i_4_n_0\
    );
\red[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000045"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[0]_i_53_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \red[0]_i_40_n_0\
    );
\red[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(7),
      O => \red[0]_i_41_n_0\
    );
\red[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFFFFFFFFF"
    )
        port map (
      I0 => \red[1]_i_167_n_0\,
      I1 => \^q\(3),
      I2 => pixelHorz(6),
      I3 => \red[1]_i_142_n_0\,
      I4 => \red[0]_i_55_n_0\,
      I5 => \red[0]_i_128_n_0\,
      O => \red[0]_i_42_n_0\
    );
\red[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC000080FF0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => pixelHorz(9),
      I2 => \red[0]_i_129_n_0\,
      I3 => \red[0]_i_130_n_0\,
      I4 => pixelHorz(6),
      I5 => \^q\(5),
      O => \red[0]_i_43_n_0\
    );
\red[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_60_n_0\,
      I2 => pixelHorz(9),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \red[0]_i_131_n_0\,
      O => \red[0]_i_44_n_0\
    );
\red[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200400"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \red[0]_i_132_n_0\,
      O => \red[0]_i_45_n_0\
    );
\red[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(9),
      I2 => pixelHorz(10),
      O => \red[0]_i_46_n_0\
    );
\red[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \red[0]_i_125_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \red[0]_i_47_n_0\
    );
\red[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \red[0]_i_54_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => pixelHorz(7),
      I5 => pixelHorz(6),
      O => \red[0]_i_48_n_0\
    );
\red[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \red[0]_i_69_n_0\,
      I1 => \red[0]_i_46_n_0\,
      I2 => \red[0]_i_124_n_0\,
      I3 => pixelHorz(7),
      I4 => \red[1]_i_91_n_0\,
      I5 => \^q\(4),
      O => \red[0]_i_49_n_0\
    );
\red[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \red[0]_i_13_n_0\,
      I1 => \red[0]_i_14_n_0\,
      I2 => \red[0]_i_15_n_0\,
      I3 => \red[0]_i_16_n_0\,
      I4 => \red[0]_i_17_n_0\,
      I5 => \red[0]_i_18_n_0\,
      O => \red[0]_i_5_n_0\
    );
\red[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040004"
    )
        port map (
      I0 => \red[1]_i_117_n_0\,
      I1 => \^q\(5),
      I2 => \red[1]_i_12_n_0\,
      I3 => \red[0]_i_58_n_0\,
      I4 => \red[0]_i_28_n_0\,
      I5 => \^q\(1),
      O => \red[0]_i_50_n_0\
    );
\red[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D0F0F0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \red[0]_i_133_n_0\,
      I2 => \red[0]_i_134_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \red[0]_i_135_n_0\,
      O => \red[0]_i_51_n_0\
    );
\red[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      I4 => pixelHorz(8),
      O => \red[0]_i_52_n_0\
    );
\red[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[0]_i_53_n_0\
    );
\red[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[0]_i_54_n_0\
    );
\red[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \red[0]_i_55_n_0\
    );
\red[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(10),
      I2 => pixelHorz(9),
      I3 => pixelHorz(8),
      O => \red[0]_i_56_n_0\
    );
\red[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500000000000000C"
    )
        port map (
      I0 => \red[0]_i_136_n_0\,
      I1 => \red[0]_i_137_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \red[0]_i_57_n_0\
    );
\red[0]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pixelHorz(10),
      I1 => pixelHorz(9),
      I2 => pixelHorz(8),
      O => \red[0]_i_58_n_0\
    );
\red[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005350"
    )
        port map (
      I0 => \red[0]_i_138_n_0\,
      I1 => \red[1]_i_60_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => pixelHorz(6),
      I5 => \red[0]_i_56_n_0\,
      O => \red[0]_i_59_n_0\
    );
\red[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \red[0]_i_19_n_0\,
      I1 => \red[0]_i_20_n_0\,
      I2 => \red[0]_i_21_n_0\,
      I3 => \red[0]_i_22_n_0\,
      I4 => pixelHorz(10),
      I5 => \red[0]_i_23_n_0\,
      O => \red[0]_i_6_n_0\
    );
\red[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8880"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \red[0]_i_60_n_0\
    );
\red[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE0E"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(7),
      I2 => \^q\(4),
      I3 => \red[0]_i_139_n_0\,
      I4 => pixelHorz(6),
      I5 => \^q\(5),
      O => \red[0]_i_61_n_0\
    );
\red[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \red[1]_i_91_n_0\,
      I5 => \^q\(5),
      O => \red[0]_i_62_n_0\
    );
\red[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700770000007F00"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      I2 => \red[0]_i_69_n_0\,
      I3 => \^q\(5),
      I4 => \red[1]_i_91_n_0\,
      I5 => \^q\(4),
      O => \red[0]_i_63_n_0\
    );
\red[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404044404440444"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \red[0]_i_64_n_0\
    );
\red[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000557FFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \red[0]_i_69_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => pixelHorz(6),
      O => \red[0]_i_65_n_0\
    );
\red[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(10),
      I2 => pixelHorz(8),
      I3 => pixelHorz(9),
      O => \red[0]_i_66_n_0\
    );
\red[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFDF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \red[0]_i_67_n_0\
    );
\red[0]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \red[0]_i_68_n_0\
    );
\red[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[0]_i_69_n_0\
    );
\red[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFFFFFD0"
    )
        port map (
      I0 => \red[0]_i_24_n_0\,
      I1 => \red[0]_i_25_n_0\,
      I2 => \red[1]_i_34_n_0\,
      I3 => \red[0]_i_26_n_0\,
      I4 => \red[1]_i_33_n_0\,
      I5 => \red[0]_i_27_n_0\,
      O => \red[0]_i_7_n_0\
    );
\red[0]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \red[0]_i_70_n_0\
    );
\red[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000005500000055"
    )
        port map (
      I0 => \red[0]_i_138_n_0\,
      I1 => \red[0]_i_133_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \red[0]_i_140_n_0\,
      O => \red[0]_i_71_n_0\
    );
\red[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAAAFFAAAAAA"
    )
        port map (
      I0 => \red[0]_i_70_n_0\,
      I1 => \red[1]_i_60_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => pixelHorz(6),
      I5 => \red[0]_i_53_n_0\,
      O => \red[0]_i_72_n_0\
    );
\red[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040005CCCCCCCC"
    )
        port map (
      I0 => \red[0]_i_141_n_0\,
      I1 => pixelHorz(8),
      I2 => pixelHorz(6),
      I3 => \^q\(5),
      I4 => \red[1]_i_117_n_0\,
      I5 => pixelHorz(7),
      O => \red[0]_i_73_n_0\
    );
\red[0]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(10),
      I2 => pixelHorz(9),
      O => \red[0]_i_74_n_0\
    );
\red[0]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      I2 => pixelHorz(8),
      I3 => pixelHorz(9),
      I4 => \red[0]_i_142_n_0\,
      O => \red[0]_i_75_n_0\
    );
\red[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202223222"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => \red[0]_i_143_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \red[1]_i_91_n_0\,
      O => \red[0]_i_76_n_0\
    );
\red[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \red[1]_i_60_n_0\,
      I3 => \^q\(5),
      I4 => \red[0]_i_39_n_0\,
      I5 => \red[0]_i_125_n_0\,
      O => \red[0]_i_77_n_0\
    );
\red[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFEEEEEEEE"
    )
        port map (
      I0 => \^q\(5),
      I1 => pixelHorz(6),
      I2 => \red[1]_i_60_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \red[0]_i_78_n_0\
    );
\red[0]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(7),
      I2 => pixelHorz(8),
      O => \red[0]_i_79_n_0\
    );
\red[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \red[0]_i_28_n_0\,
      I1 => pixelHorz(7),
      I2 => \red[0]_i_29_n_0\,
      I3 => pixelHorz(8),
      I4 => pixelHorz(9),
      I5 => pixelHorz(10),
      O => \red[0]_i_8_n_0\
    );
\red[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAAAFFA8FFAA"
    )
        port map (
      I0 => \red[0]_i_140_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \red[0]_i_144_n_0\,
      I5 => \red[0]_i_53_n_0\,
      O => \red[0]_i_80_n_0\
    );
\red[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888A8B8A"
    )
        port map (
      I0 => \red[0]_i_145_n_0\,
      I1 => \red[0]_i_146_n_0\,
      I2 => pixelVert(4),
      I3 => \red[0]_i_147_n_0\,
      I4 => \red[1]_i_74_n_0\,
      I5 => \red[0]_i_148_n_0\,
      O => \red[0]_i_81_n_0\
    );
\red[0]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      O => \red[0]_i_82_n_0\
    );
\red[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFFFFFFF3FFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(7),
      I2 => pixelVert(6),
      I3 => \red[1]_i_223_n_0\,
      I4 => pixelVert(5),
      I5 => \red[0]_i_149_n_0\,
      O => \red[0]_i_83_n_0\
    );
\red[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red[0]_i_150_n_0\,
      I2 => pixelVert(0),
      I3 => \red[1]_i_120_n_0\,
      I4 => pixelVert(6),
      I5 => pixelVert(7),
      O => \red[0]_i_84_n_0\
    );
\red[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000500050005000D"
    )
        port map (
      I0 => pixelVert(8),
      I1 => \red[0]_i_151_n_0\,
      I2 => pixelVert(9),
      I3 => pixelVert(10),
      I4 => \red[0]_i_152_n_0\,
      I5 => \red[1]_i_120_n_0\,
      O => \red[0]_i_85_n_0\
    );
\red[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \red[1]_i_84_n_0\,
      I1 => \red[0]_i_11_n_0\,
      I2 => pixelVert(6),
      I3 => pixelVert(7),
      I4 => pixelVert(8),
      I5 => \red[1]_i_81_n_0\,
      O => \red[0]_i_86_n_0\
    );
\red[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0002000200"
    )
        port map (
      I0 => \red[0]_i_99_n_0\,
      I1 => \red[1]_i_81_n_0\,
      I2 => \red[0]_i_11_n_0\,
      I3 => \red[0]_i_153_n_0\,
      I4 => \red[0]_i_154_n_0\,
      I5 => \red[0]_i_155_n_0\,
      O => \red[0]_i_87_n_0\
    );
\red[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F200F2"
    )
        port map (
      I0 => \red[0]_i_100_n_0\,
      I1 => \red[0]_i_156_n_0\,
      I2 => \red[0]_i_157_n_0\,
      I3 => \red[1]_i_79_n_0\,
      I4 => \red[0]_i_158_n_0\,
      I5 => \red[0]_i_159_n_0\,
      O => \red[0]_i_88_n_0\
    );
\red[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFAFAFAFBFAFBFB"
    )
        port map (
      I0 => \red[0]_i_160_n_0\,
      I1 => pixelVert(5),
      I2 => pixelVert(6),
      I3 => pixelVert(8),
      I4 => \red[1]_i_121_n_0\,
      I5 => \red[0]_i_161_n_0\,
      O => \red[0]_i_89_n_0\
    );
\red[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF02"
    )
        port map (
      I0 => \red[0]_i_30_n_0\,
      I1 => \red[0]_i_31_n_0\,
      I2 => \red[0]_i_32_n_0\,
      I3 => \red[0]_i_11_n_0\,
      I4 => \red[0]_i_33_n_0\,
      I5 => \red[0]_i_34_n_0\,
      O => \red[0]_i_9_n_0\
    );
\red[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      O => \red[0]_i_90_n_0\
    );
\red[0]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(5),
      I2 => pixelVert(4),
      O => \red[0]_i_91_n_0\
    );
\red[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700FFFF"
    )
        port map (
      I0 => \red[0]_i_147_n_0\,
      I1 => \red[0]_i_100_n_0\,
      I2 => \red[1]_i_74_n_0\,
      I3 => pixelVert(6),
      I4 => pixelVert(7),
      I5 => \red[0]_i_162_n_0\,
      O => \red[0]_i_92_n_0\
    );
\red[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \red[0]_i_163_n_0\,
      I5 => \red[0]_i_58_n_0\,
      O => \red[0]_i_93_n_0\
    );
\red[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \red[0]_i_128_n_0\,
      I1 => \red[1]_i_138_n_0\,
      I2 => \^q\(4),
      I3 => pixelHorz(6),
      I4 => \^q\(5),
      I5 => \red[0]_i_164_n_0\,
      O => \red[0]_i_94_n_0\
    );
\red[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFEFEFE"
    )
        port map (
      I0 => \red[0]_i_165_n_0\,
      I1 => \red[0]_i_166_n_0\,
      I2 => \red[0]_i_167_n_0\,
      I3 => \red[0]_i_168_n_0\,
      I4 => \red[0]_i_169_n_0\,
      I5 => \red[0]_i_170_n_0\,
      O => \red[0]_i_95_n_0\
    );
\red[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000098101010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \red[0]_i_29_n_0\,
      I3 => \red[0]_i_137_n_0\,
      I4 => \red[1]_i_60_n_0\,
      I5 => \red[0]_i_46_n_0\,
      O => \red[0]_i_96_n_0\
    );
\red[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4444444"
    )
        port map (
      I0 => \red[0]_i_171_n_0\,
      I1 => \red[0]_i_52_n_0\,
      I2 => \red[0]_i_172_n_0\,
      I3 => \red[0]_i_173_n_0\,
      I4 => \red[0]_i_174_n_0\,
      I5 => \red[0]_i_175_n_0\,
      O => \red[0]_i_97_n_0\
    );
\red[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0CC0000"
    )
        port map (
      I0 => \red[1]_i_167_n_0\,
      I1 => pixelHorz(9),
      I2 => \red[0]_i_127_n_0\,
      I3 => \^q\(5),
      I4 => \red[0]_i_20_n_0\,
      I5 => \red[0]_i_176_n_0\,
      O => \red[0]_i_98_n_0\
    );
\red[0]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(8),
      I2 => pixelVert(7),
      O => \red[0]_i_99_n_0\
    );
\red[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \red[1]_i_2_n_0\,
      I1 => \red[1]_i_3_n_0\,
      I2 => CO(0),
      I3 => \red_reg[1]\(0),
      O => D(1)
    );
\red[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(8),
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      O => \red[1]_i_10_n_0\
    );
\red[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF01FFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(5),
      I4 => pixelVert(3),
      I5 => pixelVert(4),
      O => \red[1]_i_101_n_0\
    );
\red[1]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(0),
      I2 => pixelVert(2),
      O => \red[1]_i_102_n_0\
    );
\red[1]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(3),
      I2 => pixelVert(0),
      I3 => pixelVert(1),
      O => \red[1]_i_107_n_0\
    );
\red[1]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(3),
      I2 => pixelVert(2),
      I3 => pixelVert(1),
      O => \red[1]_i_108_n_0\
    );
\red[1]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(4),
      I2 => \scoFace/geqOp396_in\,
      I3 => \scoFace/leqOp394_in\,
      O => \red[1]_i_109_n_0\
    );
\red[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \red[1]_i_40_n_0\,
      I1 => \red[1]_i_41_n_0\,
      I2 => \red[1]_i_42_n_0\,
      I3 => \scoFace/leqOp549_in\,
      I4 => \scoFace/geqOp552_in\,
      O => \red[1]_i_11_n_0\
    );
\red[1]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => pixelVert(6),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      I4 => pixelVert(3),
      O => \red[1]_i_110_n_0\
    );
\red[1]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => pixelVert(3),
      I4 => pixelVert(4),
      O => \red[1]_i_113_n_0\
    );
\red[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red[1]_i_74_n_0\,
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => \scoFace/leqOp404_in\,
      I5 => \scoFace/geqOp406_in\,
      O => \red[1]_i_114_n_0\
    );
\red[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(2),
      I2 => \red[1]_i_120_n_0\,
      I3 => pixelVert(0),
      I4 => \scoFace/geqOp448_in\,
      I5 => \scoFace/leqOp446_in\,
      O => \red[1]_i_115_n_0\
    );
\red[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111111111111"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      I2 => \red[1]_i_299_n_0\,
      I3 => \^q\(1),
      I4 => pixelHorz(6),
      I5 => pixelHorz(7),
      O => \red[1]_i_116_n_0\
    );
\red[1]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \red[1]_i_117_n_0\
    );
\red[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0B0F000"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_63_n_0\,
      I2 => pixelHorz(10),
      I3 => pixelHorz(9),
      I4 => pixelHorz(7),
      I5 => pixelHorz(8),
      O => \red[1]_i_118_n_0\
    );
\red[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \red[1]_i_119_n_0\
    );
\red[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_12_n_0\
    );
\red[1]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      O => \red[1]_i_120_n_0\
    );
\red[1]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(3),
      I1 => pixelVert(4),
      O => \red[1]_i_121_n_0\
    );
\red[1]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      O => \red[1]_i_122_n_0\
    );
\red[1]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(5),
      O => \red[1]_i_123_n_0\
    );
\red[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000778817E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => \red_reg[1]_i_43_0\,
      I5 => pixelVert(10),
      O => \red[1]_i_127_n_0\
    );
\red[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_128_n_0\
    );
\red[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788887717E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      I5 => \red_reg[1]_i_43_0\,
      O => \red[1]_i_129_n_0\
    );
\red[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECECECECECECECE"
    )
        port map (
      I0 => \red[1]_i_45_n_0\,
      I1 => \red[1]_i_46_n_0\,
      I2 => \red[1]_i_47_n_0\,
      I3 => \^q\(3),
      I4 => \scoFace/leqOp513_in\,
      I5 => \scoFace/geqOp516_in\,
      O => \red[1]_i_13_n_0\
    );
\red[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_130_n_0\
    );
\red[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800FF00F700"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => pixelVert(10),
      I4 => \red_reg[1]_i_44_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_132_n_0\
    );
\red[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_133_n_0\
    );
\red[1]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF700080008FFF7"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => \red_reg[1]_i_44_0\,
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_134_n_0\
    );
\red[1]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_135_n_0\
    );
\red[1]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \red[1]_i_138_n_0\
    );
\red[1]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \red[1]_i_139_n_0\
    );
\red[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAABAAABAAA"
    )
        port map (
      I0 => \red[1]_i_50_n_0\,
      I1 => \red[1]_i_51_n_0\,
      I2 => \scoFace/geqOp504_in\,
      I3 => \scoFace/leqOp501_in\,
      I4 => \red[1]_i_54_n_0\,
      I5 => pixelHorz(6),
      O => \red[1]_i_14_n_0\
    );
\red[1]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \red[1]_i_142_n_0\
    );
\red[1]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0400"
    )
        port map (
      I0 => \red[1]_i_147_0\,
      I1 => \red_reg[1]_i_180_1\,
      I2 => P(3),
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_144_n_0\
    );
\red[1]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444D4DD4D"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_48_0\,
      I2 => \red_reg[1]_i_140_0\,
      I3 => \red[1]_i_147_0\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_145_n_0\
    );
\red[1]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55655555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red[1]_i_147_0\,
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(3),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_146_n_0\
    );
\red[1]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222282288888288"
    )
        port map (
      I0 => \red[1]_i_366_n_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red[1]_i_147_0\,
      I3 => \red_reg[1]_i_125_0\,
      I4 => P(3),
      I5 => pixelVert(8),
      O => \red[1]_i_147_n_0\
    );
\red[1]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_43_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_149_n_0\
    );
\red[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202222222"
    )
        port map (
      I0 => \red[1]_i_55_n_0\,
      I1 => \red[1]_i_56_n_0\,
      I2 => \red[1]_i_57_n_0\,
      I3 => \scoFace/leqOp537_in\,
      I4 => \scoFace/geqOp540_in\,
      I5 => \red[1]_i_60_n_0\,
      O => \red[1]_i_15_n_0\
    );
\red[1]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_49_0\,
      I2 => \red_reg[1]_i_43_0\,
      I3 => pixelTrigVolt(2),
      I4 => \red_reg[1]_i_49_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_150_n_0\
    );
\red[1]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_43_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_151_n_0\
    );
\red[1]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => \red_reg[1]_i_43_0\,
      I2 => \red_reg[1]_i_49_0\,
      I3 => pixelVert(9),
      I4 => \red_reg[1]_i_49_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_152_n_0\
    );
\red[1]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_52_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_156_n_0\
    );
\red[1]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_52_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_157_n_0\
    );
\red[1]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_52_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_158_n_0\
    );
\red[1]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_52_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_159_n_0\
    );
\red[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A888888"
    )
        port map (
      I0 => \red[1]_i_61_n_0\,
      I1 => \red[1]_i_62_n_0\,
      I2 => \red[1]_i_63_n_0\,
      I3 => \scoFace/leqOp581_in\,
      I4 => \scoFace/geqOp584_in\,
      I5 => \^q\(0),
      O => \red[1]_i_16_n_0\
    );
\red[1]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555544400000"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_300_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_161_n_0\
    );
\red[1]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_160_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_162_n_0\
    );
\red[1]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAA99955555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_300_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_163_n_0\
    );
\red[1]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_160_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_164_n_0\
    );
\red[1]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \red[1]_i_167_n_0\
    );
\red[1]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000778817E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => \red_reg[1]_i_58_0\,
      I5 => pixelVert(10),
      O => \red[1]_i_171_n_0\
    );
\red[1]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001075CF1055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_58_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_172_n_0\
    );
\red[1]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788887717E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      I5 => \red_reg[1]_i_58_0\,
      O => \red[1]_i_173_n_0\
    );
\red[1]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_174_n_0\
    );
\red[1]_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880222A"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_176_n_0\
    );
\red[1]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_345_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_177_n_0\
    );
\red[1]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57A8A857"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => \red[1]_i_349_0\,
      I2 => P(3),
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_178_n_0\
    );
\red[1]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_345_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_179_n_0\
    );
\red[1]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D52A"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(3),
      I2 => \red[1]_i_349_0\,
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_185_n_0\
    );
\red[1]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_186_n_0\
    );
\red[1]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(3),
      I3 => \red[1]_i_349_0\,
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_187_n_0\
    );
\red[1]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_188_n_0\
    );
\red[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD55555555"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      I3 => pixelVert(2),
      I4 => pixelVert(1),
      I5 => pixelVert(5),
      O => \red[1]_i_19_n_0\
    );
\red[1]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08888888A2222222"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => \red_reg[1]_i_300_0\,
      I3 => P(0),
      I4 => P(1),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_190_n_0\
    );
\red[1]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_189_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_191_n_0\
    );
\red[1]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5552AAA2AAAD555"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => \red_reg[1]_i_300_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_192_n_0\
    );
\red[1]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_189_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_193_n_0\
    );
\red[1]_i_194\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_194_n_0\
    );
\red[1]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_195_n_0\
    );
\red[1]_i_196\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_196_n_0\
    );
\red[1]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_197_n_0\
    );
\red[1]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_198_n_0\
    );
\red[1]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_199_n_0\
    );
\red[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \red[1]_i_4_n_0\,
      I1 => \red[1]_i_5_n_0\,
      I2 => \red[1]_i_6_n_0\,
      I3 => \red[1]_i_7_n_0\,
      I4 => \red[1]_i_8_n_0\,
      I5 => \red[1]_i_9_n_0\,
      O => \red[1]_i_2_n_0\
    );
\red[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => pixelVert(4),
      I2 => \red[1]_i_74_n_0\,
      I3 => pixelVert(3),
      I4 => pixelVert(2),
      I5 => pixelVert(5),
      O => \red[1]_i_20_n_0\
    );
\red[1]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_200_n_0\
    );
\red[1]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_201_n_0\
    );
\red[1]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_202_n_0\
    );
\red[1]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_203_n_0\
    );
\red[1]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_204_n_0\
    );
\red[1]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_205_n_0\
    );
\red[1]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_206_n_0\
    );
\red[1]_i_208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_208_n_0\
    );
\red[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \red[1]_i_36_n_0\,
      I1 => \scoFace/geqOp466_in\,
      I2 => \scoFace/leqOp464_in\,
      O => \red[1]_i_21_n_0\
    );
\red[1]_i_210\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_210_n_0\
    );
\red[1]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_211_n_0\
    );
\red[1]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_212_n_0\
    );
\red[1]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_214_n_0\
    );
\red[1]_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_215_n_0\
    );
\red[1]_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_216_n_0\
    );
\red[1]_i_218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_218_n_0\
    );
\red[1]_i_219\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_219_n_0\
    );
\red[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red[1]_i_28_n_0\,
      I2 => \scoFace/geqOp478_in\,
      I3 => \scoFace/leqOp476_in\,
      I4 => \red[1]_i_79_n_0\,
      I5 => \red[1]_i_80_n_0\,
      O => \red[1]_i_22_n_0\
    );
\red[1]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_220_n_0\
    );
\red[1]_i_223\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => pixelVert(2),
      I4 => pixelVert(1),
      O => \red[1]_i_223_n_0\
    );
\red[1]_i_224\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(4),
      I4 => pixelVert(3),
      O => \red[1]_i_224_n_0\
    );
\red[1]_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_226_n_0\
    );
\red[1]_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_227_n_0\
    );
\red[1]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_228_n_0\
    );
\red[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \red[1]_i_81_n_0\,
      I1 => \scoFace/leqOp416_in\,
      I2 => \scoFace/geqOp418_in\,
      I3 => \red[1]_i_28_n_0\,
      I4 => \red[1]_i_84_n_0\,
      I5 => \red[1]_i_85_n_0\,
      O => \red[1]_i_23_n_0\
    );
\red[1]_i_230\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_230_n_0\
    );
\red[1]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555510000000"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_87_0\,
      I3 => pixelTrigVolt(1),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_234_n_0\
    );
\red[1]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150040D53F4055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelTrigVolt(1),
      I2 => \red_reg[1]_i_87_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_235_n_0\
    );
\red[1]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_87_0\,
      I3 => pixelTrigVolt(1),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_236_n_0\
    );
\red[1]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_87_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_237_n_0\
    );
\red[1]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_238_1\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_239_n_0\
    );
\red[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \red[1]_i_54_n_0\,
      I1 => \red[1]_i_86_n_0\,
      I2 => \scoFace/leqOp495_in\,
      I3 => \scoFace/geqOp498_in\,
      I4 => \red[1]_i_12_n_0\,
      I5 => \red[1]_i_89_n_0\,
      O => \red[1]_i_24_n_0\
    );
\red[1]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_238_1\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_240_n_0\
    );
\red[1]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_238_1\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_241_n_0\
    );
\red[1]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => \red_reg[1]_i_238_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_242_n_0\
    );
\red[1]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_300_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_137_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_246_n_0\
    );
\red[1]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060609066F06096F"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_92_1\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_247_n_0\
    );
\red[1]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_300_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_137_0\,
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_248_n_0\
    );
\red[1]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900006900966900"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_92_0\,
      I4 => \red_reg[1]_i_92_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_249_n_0\
    );
\red[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75FFFFFF"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_90_n_0\,
      I2 => \red[1]_i_91_n_0\,
      I3 => \scoFace/leqOp489_in\,
      I4 => \scoFace/geqOp492_in\,
      I5 => \red[1]_i_10_n_0\,
      O => \red[1]_i_25_n_0\
    );
\red[1]_i_251\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80002AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => P(3),
      I2 => \red[1]_i_349_0\,
      I3 => \red_reg[1]_i_124_0\,
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_251_n_0\
    );
\red[1]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8883EEE80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_93_0\,
      I3 => \red[1]_i_349_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_252_n_0\
    );
\red[1]_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => P(3),
      I1 => \red[1]_i_349_0\,
      I2 => \red_reg[1]_i_124_0\,
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_253_n_0\
    );
\red[1]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red[1]_i_349_0\,
      I4 => \red_reg[1]_i_93_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_254_n_0\
    );
\red[1]_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_256_n_0\
    );
\red[1]_i_258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_258_n_0\
    );
\red[1]_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_259_n_0\
    );
\red[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3337777777777777"
    )
        port map (
      I0 => \red[1]_i_90_n_0\,
      I1 => pixelHorz(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \red[1]_i_26_n_0\
    );
\red[1]_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_260_n_0\
    );
\red[1]_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_264_n_0\
    );
\red[1]_i_265\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_265_n_0\
    );
\red[1]_i_266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_266_n_0\
    );
\red[1]_i_268\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_268_n_0\
    );
\red[1]_i_269\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_269_n_0\
    );
\red[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red[1]_i_28_n_0\,
      I2 => \scoFace/leqOp482_in\,
      I3 => \scoFace/geqOp484_in\,
      I4 => \red[1]_i_96_n_0\,
      O => \red[1]_i_27_n_0\
    );
\red[1]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_270_n_0\
    );
\red[1]_i_272\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_272_n_0\
    );
\red[1]_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_274_n_0\
    );
\red[1]_i_275\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_275_n_0\
    );
\red[1]_i_276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_276_n_0\
    );
\red[1]_i_278\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_278_n_0\
    );
\red[1]_i_279\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_279_n_0\
    );
\red[1]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixelVert(8),
      I1 => pixelVert(9),
      I2 => pixelVert(10),
      I3 => pixelVert(6),
      I4 => pixelVert(7),
      O => \red[1]_i_28_n_0\
    );
\red[1]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_280_n_0\
    );
\red[1]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_282_n_0\
    );
\red[1]_i_283\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_283_n_0\
    );
\red[1]_i_284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_284_n_0\
    );
\red[1]_i_288\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_288_n_0\
    );
\red[1]_i_289\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_289_n_0\
    );
\red[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => \red[1]_i_97_n_0\,
      I1 => \red[1]_i_36_n_0\,
      I2 => \red[1]_i_98_n_0\,
      I3 => \scoFace/geqOp430_in\,
      I4 => \scoFace/leqOp428_in\,
      I5 => \red[1]_i_101_n_0\,
      O => \red[1]_i_29_n_0\
    );
\red[1]_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_290_n_0\
    );
\red[1]_i_292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_292_n_0\
    );
\red[1]_i_293\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_293_n_0\
    );
\red[1]_i_294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_294_n_0\
    );
\red[1]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \red[1]_i_299_n_0\
    );
\red[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \blue_reg[0]\(0),
      I1 => \blue_reg[0]_0\(0),
      I2 => \red[1]_i_8_n_0\,
      O => \red[1]_i_3_n_0\
    );
\red[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \red[1]_i_102_n_0\,
      I1 => \scoFace/leqOp410_in\,
      I2 => \scoFace/geqOp412_in\,
      I3 => pixelVert(4),
      I4 => pixelVert(2),
      I5 => pixelVert(3),
      O => \red[1]_i_30_n_0\
    );
\red[1]_i_301\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80882A22"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_301_n_0\
    );
\red[1]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_300_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_302_n_0\
    );
\red[1]_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"758A8A75"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => P(3),
      I2 => P(2),
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_303_n_0\
    );
\red[1]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_304_n_0\
    );
\red[1]_i_306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000758A"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(2),
      I2 => P(3),
      I3 => pixelTrigVolt(3),
      I4 => pixelVert(10),
      O => \red[1]_i_306_n_0\
    );
\red[1]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_307_n_0\
    );
\red[1]_i_308\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A669599"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_308_n_0\
    );
\red[1]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_309_n_0\
    );
\red[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08000800080008"
    )
        port map (
      I0 => \scoFace/leqOp399_in\,
      I1 => \scoFace/geqOp401_in\,
      I2 => \red[1]_i_107_n_0\,
      I3 => \red[1]_i_108_n_0\,
      I4 => \red[1]_i_109_n_0\,
      I5 => \red[1]_i_110_n_0\,
      O => \red[1]_i_31_n_0\
    );
\red[1]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_310_n_0\
    );
\red[1]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_43_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_311_n_0\
    );
\red[1]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11154440333D5554"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_312_n_0\
    );
\red[1]_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_313_n_0\
    );
\red[1]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_43_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_314_n_0\
    );
\red[1]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_43_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_315_n_0\
    );
\red[1]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1118888444422221"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_316_n_0\
    );
\red[1]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_317_n_0\
    );
\red[1]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => \scoFace/leqOp452_in\,
      I1 => \scoFace/geqOp454_in\,
      I2 => \red[1]_i_113_n_0\,
      I3 => \red[1]_i_114_n_0\,
      I4 => \red[1]_i_115_n_0\,
      O => \red[1]_i_32_n_0\
    );
\red[1]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_324_n_0\
    );
\red[1]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_44_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_325_n_0\
    );
\red[1]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAABCCC0222A888"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_326_n_0\
    );
\red[1]_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_327_n_0\
    );
\red[1]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_44_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_328_n_0\
    );
\red[1]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_44_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_329_n_0\
    );
\red[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \red[1]_i_39_n_0\,
      I1 => \red[1]_i_28_n_0\,
      I2 => pixelVert(5),
      I3 => \red[1]_i_96_n_0\,
      O => \red[1]_i_33_n_0\
    );
\red[1]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444422221111888"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_330_n_0\
    );
\red[1]_i_331\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_331_n_0\
    );
\red[1]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_1\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_336_n_0\
    );
\red[1]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_125_1\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_337_n_0\
    );
\red[1]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_125_1\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_338_n_0\
    );
\red[1]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => \red_reg[1]_i_125_1\,
      I5 => pixelVert(8),
      O => \red[1]_i_339_n_0\
    );
\red[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDD00D0"
    )
        port map (
      I0 => pixelHorz(10),
      I1 => \red[1]_i_116_n_0\,
      I2 => \^q\(5),
      I3 => \red[1]_i_117_n_0\,
      I4 => pixelHorz(6),
      I5 => \red[1]_i_10_n_0\,
      O => \red[1]_i_34_n_0\
    );
\red[1]_i_341\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_341_n_0\
    );
\red[1]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_342_n_0\
    );
\red[1]_i_343\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AA5955"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      O => \red[1]_i_343_n_0\
    );
\red[1]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_344_n_0\
    );
\red[1]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0400"
    )
        port map (
      I0 => \red[1]_i_349_0\,
      I1 => \red_reg[1]_i_180_1\,
      I2 => P(3),
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_346_n_0\
    );
\red[1]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444D4DD4D"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_140_1\,
      I2 => \red_reg[1]_i_140_0\,
      I3 => \red[1]_i_349_0\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_347_n_0\
    );
\red[1]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55655555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red[1]_i_349_0\,
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(3),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_348_n_0\
    );
\red[1]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222282288888288"
    )
        port map (
      I0 => \red[1]_i_714_n_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red[1]_i_349_0\,
      I3 => \red_reg[1]_i_125_0\,
      I4 => P(3),
      I5 => pixelVert(8),
      O => \red[1]_i_349_n_0\
    );
\red[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777770707077"
    )
        port map (
      I0 => \red[1]_i_118_n_0\,
      I1 => \red[1]_i_116_n_0\,
      I2 => \red[1]_i_10_n_0\,
      I3 => pixelHorz(6),
      I4 => \red[1]_i_119_n_0\,
      I5 => \red[1]_i_41_n_0\,
      O => \red[1]_i_35_n_0\
    );
\red[1]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_351_n_0\
    );
\red[1]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_58_0\,
      I2 => \red_reg[1]_i_49_0\,
      I3 => pixelTrigVolt(2),
      I4 => \red_reg[1]_i_141_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_352_n_0\
    );
\red[1]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_181_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_58_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_353_n_0\
    );
\red[1]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => \red_reg[1]_i_49_0\,
      I2 => \red_reg[1]_i_58_0\,
      I3 => pixelVert(9),
      I4 => \red_reg[1]_i_141_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_354_n_0\
    );
\red[1]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_44_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_143_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_355_n_0\
    );
\red[1]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050150554553D0F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => \red[1]_i_147_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_356_n_0\
    );
\red[1]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54440111D5554333"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_357_n_0\
    );
\red[1]_i_358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_358_n_0\
    );
\red[1]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_44_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_143_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_359_n_0\
    );
\red[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDD55555555"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => \red[1]_i_120_n_0\,
      I2 => pixelVert(1),
      I3 => pixelVert(0),
      I4 => pixelVert(2),
      I5 => pixelVert(5),
      O => \red[1]_i_36_n_0\
    );
\red[1]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606600690900690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red[1]_i_147_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_360_n_0\
    );
\red[1]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444422221111888"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_361_n_0\
    );
\red[1]_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_362_n_0\
    );
\red[1]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696969966969"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => P(3),
      I4 => \red_reg[1]_i_180_1\,
      I5 => \red[1]_i_147_0\,
      O => \red[1]_i_366_n_0\
    );
\red[1]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_43_0\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_148_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_367_n_0\
    );
\red[1]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => \red_reg[1]_i_148_0\,
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_368_n_0\
    );
\red[1]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2AAAB8880222A"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_369_n_0\
    );
\red[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00000000"
    )
        port map (
      I0 => pixelVert(0),
      I1 => \red[1]_i_121_n_0\,
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      I4 => pixelVert(5),
      I5 => \red[1]_i_28_n_0\,
      O => \red[1]_i_37_n_0\
    );
\red[1]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => pixelVert(0),
      I1 => P(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_370_n_0\
    );
\red[1]_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_43_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_148_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_371_n_0\
    );
\red[1]_i_372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_148_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_372_n_0\
    );
\red[1]_i_373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1118888444422221"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_373_n_0\
    );
\red[1]_i_374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_374_n_0\
    );
\red[1]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000778817E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => P(3),
      I5 => pixelVert(10),
      O => \red[1]_i_378_n_0\
    );
\red[1]_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => P(3),
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_379_n_0\
    );
\red[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333333F3F7FFF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(9),
      I2 => pixelVert(7),
      I3 => \red[1]_i_122_n_0\,
      I4 => pixelVert(6),
      I5 => pixelVert(8),
      O => \red[1]_i_38_n_0\
    );
\red[1]_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7788887717E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      I5 => P(3),
      O => \red[1]_i_380_n_0\
    );
\red[1]_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_381_n_0\
    );
\red[1]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000F700FF00"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => pixelVert(10),
      I4 => P(3),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_383_n_0\
    );
\red[1]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA803FEA80002AAA"
    )
        port map (
      I0 => pixelVert(9),
      I1 => P(3),
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_384_n_0\
    );
\red[1]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => pixelTrigVolt(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_385_n_0\
    );
\red[1]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_386_n_0\
    );
\red[1]_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEE88888888888"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_155_0\,
      I2 => \red[1]_i_147_0\,
      I3 => \red_reg[1]_i_250_0\,
      I4 => \red_reg[1]_i_452_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_387_n_0\
    );
\red[1]_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08A208A20000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red_reg[1]_i_125_1\,
      I2 => \red[1]_i_392_0\,
      I3 => pixelTrigVolt(0),
      I4 => pixelVert(5),
      I5 => \red_reg[1]_i_155_1\,
      O => \red[1]_i_388_n_0\
    );
\red[1]_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCC2AAAA8880222"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_389_n_0\
    );
\red[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004555505055555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red[1]_i_123_n_0\,
      I2 => pixelVert(8),
      I3 => pixelVert(6),
      I4 => pixelVert(9),
      I5 => pixelVert(7),
      O => \red[1]_i_39_n_0\
    );
\red[1]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_390_n_0\
    );
\red[1]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222222228888888"
    )
        port map (
      I0 => \red[1]_i_750_n_0\,
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => P(3),
      I4 => \red[1]_i_147_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_391_n_0\
    );
\red[1]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222888828882222"
    )
        port map (
      I0 => \red[1]_i_751_n_0\,
      I1 => pixelTrigVolt(0),
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_125_1\,
      I5 => pixelVert(4),
      O => \red[1]_i_392_n_0\
    );
\red[1]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111188884444222"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_393_n_0\
    );
\red[1]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_394_n_0\
    );
\red[1]_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_160_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_396_n_0\
    );
\red[1]_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444D44D4DD4"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red_reg[1]_i_160_1\,
      I2 => \red_reg[1]_i_160_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(4),
      O => \red[1]_i_397_n_0\
    );
\red[1]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444011155554333D"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_398_n_0\
    );
\red[1]_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_399_n_0\
    );
\red[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABABA"
    )
        port map (
      I0 => \red[1]_i_10_n_0\,
      I1 => \red[1]_i_11_n_0\,
      I2 => \red[1]_i_12_n_0\,
      I3 => \red[1]_i_13_n_0\,
      I4 => \red[1]_i_14_n_0\,
      I5 => \red[1]_i_15_n_0\,
      O => \red[1]_i_4_n_0\
    );
\red[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \red[1]_i_60_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \scoFace/geqOp566_in\,
      I5 => \scoFace/leqOp563_in\,
      O => \red[1]_i_40_n_0\
    );
\red[1]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => \red_reg[1]_i_160_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_400_n_0\
    );
\red[1]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009099009909009"
    )
        port map (
      I0 => \red_reg[1]_i_160_1\,
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red_reg[1]_i_160_0\,
      I5 => pixelVert(4),
      O => \red[1]_i_401_n_0\
    );
\red[1]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(0),
      I3 => P(1),
      I4 => P(2),
      I5 => pixelVert(3),
      O => \red[1]_i_402_n_0\
    );
\red[1]_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_403_n_0\
    );
\red[1]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F5580AA"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_408_n_0\
    );
\red[1]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_409_n_0\
    );
\red[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \red[1]_i_60_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \red[1]_i_41_n_0\
    );
\red[1]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA666695559999"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(1),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_410_n_0\
    );
\red[1]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_411_n_0\
    );
\red[1]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800082222AAA2"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => P(1),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_413_n_0\
    );
\red[1]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_414_n_0\
    );
\red[1]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FDAA02AA0255FD"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_415_n_0\
    );
\red[1]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_416_n_0\
    );
\red[1]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => \red_reg[1]_i_92_0\,
      I1 => \red_reg[1]_i_168_0\,
      I2 => pixelTrigVolt(1),
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_418_n_0\
    );
\red[1]_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150040D53F4055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelTrigVolt(1),
      I2 => \red_reg[1]_i_168_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_419_n_0\
    );
\red[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \red[1]_i_60_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => pixelHorz(6),
      O => \red[1]_i_42_n_0\
    );
\red[1]_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_168_0\,
      I3 => pixelTrigVolt(1),
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_420_n_0\
    );
\red[1]_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_168_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_421_n_0\
    );
\red[1]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAA2AAA"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_422_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_423_n_0\
    );
\red[1]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_49_0\,
      I2 => \red_reg[1]_i_422_0\,
      I3 => pixelTrigVolt(2),
      I4 => \red_reg[1]_i_169_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_424_n_0\
    );
\red[1]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => \red_reg[1]_i_422_0\,
      I1 => \red_reg[1]_i_181_0\,
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_425_n_0\
    );
\red[1]_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2822222282888888"
    )
        port map (
      I0 => \red[1]_i_789_n_0\,
      I1 => \red_reg[1]_i_92_0\,
      I2 => pixelTrigVolt(1),
      I3 => \red_reg[1]_i_238_0\,
      I4 => \red_reg[1]_i_422_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_426_n_0\
    );
\red[1]_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_427_n_0\
    );
\red[1]_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_58_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_428_n_0\
    );
\red[1]_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003DF55450"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_429_n_0\
    );
\red[1]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_430_n_0\
    );
\red[1]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_58_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_431_n_0\
    );
\red[1]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_58_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_432_n_0\
    );
\red[1]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_433_n_0\
    );
\red[1]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_434_n_0\
    );
\red[1]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_345_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_436_n_0\
    );
\red[1]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBCB22A2AA8A0020"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_437_n_0\
    );
\red[1]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222ABBBC0002AAA8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_438_n_0\
    );
\red[1]_i_439\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => pixelVert(0),
      I1 => P(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_439_n_0\
    );
\red[1]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_345_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_440_n_0\
    );
\red[1]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2122181184884244"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(3),
      I3 => \red[1]_i_349_0\,
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_441_n_0\
    );
\red[1]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_442_n_0\
    );
\red[1]_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_443_n_0\
    );
\red[1]_i_448\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000017E8"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      O => \red[1]_i_448_n_0\
    );
\red[1]_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55150040D53F4055"
    )
        port map (
      I0 => pixelVert(9),
      I1 => pixelTrigVolt(1),
      I2 => \red_reg[1]_i_180_2\,
      I3 => \red_reg[1]_i_92_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_449_n_0\
    );
\red[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000888888888"
    )
        port map (
      I0 => \scoFace/geqOp510_in\,
      I1 => \scoFace/leqOp507_in\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \red[1]_i_138_n_0\,
      I5 => pixelHorz(6),
      O => \red[1]_i_45_n_0\
    );
\red[1]_i_450\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_180_1\,
      I3 => P(7),
      I4 => pixelVert(10),
      O => \red[1]_i_450_n_0\
    );
\red[1]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_180_2\,
      I5 => pixelVert(8),
      O => \red[1]_i_451_n_0\
    );
\red[1]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900000006FFF0000"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelVert(10),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_453_n_0\
    );
\red[1]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F9F99060909090"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_181_0\,
      I4 => \red_reg[1]_i_92_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_454_n_0\
    );
\red[1]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF900090006FFF"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_181_0\,
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_455_n_0\
    );
\red[1]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600006900696900"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => \red_reg[1]_i_92_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_456_n_0\
    );
\red[1]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808888822A22222"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_124_0\,
      I2 => P(2),
      I3 => P(3),
      I4 => P(1),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_458_n_0\
    );
\red[1]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_181_0\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_459_n_0\
    );
\red[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000700070000000"
    )
        port map (
      I0 => \red[1]_i_139_n_0\,
      I1 => pixelHorz(6),
      I2 => \scoFace/leqOp525_in\,
      I3 => \scoFace/geqOp528_in\,
      I4 => \red[1]_i_90_n_0\,
      I5 => \red[1]_i_142_n_0\,
      O => \red[1]_i_46_n_0\
    );
\red[1]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D55A2AAA2AA5D55"
    )
        port map (
      I0 => \red_reg[1]_i_124_0\,
      I1 => P(2),
      I2 => P(3),
      I3 => P(1),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_460_n_0\
    );
\red[1]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => \red_reg[1]_i_181_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_461_n_0\
    );
\red[1]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005575AA8A"
    )
        port map (
      I0 => \red_reg[1]_i_137_0\,
      I1 => P(1),
      I2 => P(3),
      I3 => P(2),
      I4 => pixelTrigVolt(3),
      I5 => pixelVert(10),
      O => \red[1]_i_463_n_0\
    );
\red[1]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_92_0\,
      I2 => \red_reg[1]_i_125_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => pixelTrigVolt(2),
      I5 => pixelVert(8),
      O => \red[1]_i_464_n_0\
    );
\red[1]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666A6699999599"
    )
        port map (
      I0 => pixelVert(10),
      I1 => \red_reg[1]_i_137_0\,
      I2 => P(1),
      I3 => P(3),
      I4 => P(2),
      I5 => pixelTrigVolt(3),
      O => \red[1]_i_465_n_0\
    );
\red[1]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(2),
      I1 => pixelVert(9),
      I2 => \red_reg[1]_i_92_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => \red_reg[1]_i_125_0\,
      I5 => pixelVert(8),
      O => \red[1]_i_466_n_0\
    );
\red[1]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_467_n_0\
    );
\red[1]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454110155D53343"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red[1]_i_349_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_468_n_0\
    );
\red[1]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000154035400FFFD"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_469_n_0\
    );
\red[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \red[1]_i_47_n_0\
    );
\red[1]_i_470\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_470_n_0\
    );
\red[1]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_64_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_471_n_0\
    );
\red[1]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4844242212118188"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_472_n_0\
    );
\red[1]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_473_n_0\
    );
\red[1]_i_474\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_474_n_0\
    );
\red[1]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_189_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_476_n_0\
    );
\red[1]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_189_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_477_n_0\
    );
\red[1]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F070087808000"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      I3 => pixelVert(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_478_n_0\
    );
\red[1]_i_479\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_479_n_0\
    );
\red[1]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_189_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_480_n_0\
    );
\red[1]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_189_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_481_n_0\
    );
\red[1]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_482_n_0\
    );
\red[1]_i_483\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_483_n_0\
    );
\red[1]_i_485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_485_n_0\
    );
\red[1]_i_486\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_486_n_0\
    );
\red[1]_i_487\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_487_n_0\
    );
\red[1]_i_488\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_488_n_0\
    );
\red[1]_i_489\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_489_n_0\
    );
\red[1]_i_490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_490_n_0\
    );
\red[1]_i_491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_491_n_0\
    );
\red[1]_i_492\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_492_n_0\
    );
\red[1]_i_493\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_493_n_0\
    );
\red[1]_i_494\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_494_n_0\
    );
\red[1]_i_495\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_495_n_0\
    );
\red[1]_i_496\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_496_n_0\
    );
\red[1]_i_497\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_497_n_0\
    );
\red[1]_i_498\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_498_n_0\
    );
\red[1]_i_499\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_499_n_0\
    );
\red[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAFFAAFFEA"
    )
        port map (
      I0 => \red[1]_i_16_n_0\,
      I1 => \scoFace/leqOp470_in\,
      I2 => \scoFace/geqOp472_in\,
      I3 => \red[1]_i_19_n_0\,
      I4 => \red[1]_i_20_n_0\,
      I5 => \red[1]_i_21_n_0\,
      O => \red[1]_i_5_n_0\
    );
\red[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057000000"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \red[1]_i_90_n_0\,
      I2 => \red[1]_i_142_n_0\,
      I3 => \scoFace/leqOp531_in\,
      I4 => \scoFace/geqOp534_in\,
      I5 => \red[1]_i_57_n_0\,
      O => \red[1]_i_50_n_0\
    );
\red[1]_i_500\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_500_n_0\
    );
\red[1]_i_501\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_501_n_0\
    );
\red[1]_i_502\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_502_n_0\
    );
\red[1]_i_503\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_503_n_0\
    );
\red[1]_i_504\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_504_n_0\
    );
\red[1]_i_505\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_505_n_0\
    );
\red[1]_i_506\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_506_n_0\
    );
\red[1]_i_507\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_507_n_0\
    );
\red[1]_i_508\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_508_n_0\
    );
\red[1]_i_509\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_509_n_0\
    );
\red[1]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \red[1]_i_51_n_0\
    );
\red[1]_i_510\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_510_n_0\
    );
\red[1]_i_512\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_512_n_0\
    );
\red[1]_i_513\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_513_n_0\
    );
\red[1]_i_514\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_514_n_0\
    );
\red[1]_i_516\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_516_n_0\
    );
\red[1]_i_517\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_517_n_0\
    );
\red[1]_i_518\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_518_n_0\
    );
\red[1]_i_519\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_519_n_0\
    );
\red[1]_i_520\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_520_n_0\
    );
\red[1]_i_521\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_521_n_0\
    );
\red[1]_i_522\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_522_n_0\
    );
\red[1]_i_523\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_523_n_0\
    );
\red[1]_i_524\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_524_n_0\
    );
\red[1]_i_525\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_525_n_0\
    );
\red[1]_i_526\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_526_n_0\
    );
\red[1]_i_527\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_527_n_0\
    );
\red[1]_i_528\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_528_n_0\
    );
\red[1]_i_529\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_529_n_0\
    );
\red[1]_i_531\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_531_n_0\
    );
\red[1]_i_532\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_532_n_0\
    );
\red[1]_i_533\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_533_n_0\
    );
\red[1]_i_535\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_535_n_0\
    );
\red[1]_i_536\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_536_n_0\
    );
\red[1]_i_537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_537_n_0\
    );
\red[1]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_457_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_233_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_538_n_0\
    );
\red[1]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540FFFF00001540"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(1),
      I2 => \red_reg[1]_i_300_0\,
      I3 => pixelTrigVolt(0),
      I4 => pixelVert(5),
      I5 => \red_reg[1]_i_233_1\,
      O => \red[1]_i_539_n_0\
    );
\red[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011101110111"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \red[1]_i_54_n_0\
    );
\red[1]_i_540\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4015543D"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_540_n_0\
    );
\red[1]_i_541\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_541_n_0\
    );
\red[1]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_457_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_233_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_542_n_0\
    );
\red[1]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228228888828822"
    )
        port map (
      I0 => \red[1]_i_850_n_0\,
      I1 => P(4),
      I2 => P(2),
      I3 => P(3),
      I4 => P(1),
      I5 => pixelVert(4),
      O => \red[1]_i_543_n_0\
    );
\red[1]_i_544\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06609006"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_544_n_0\
    );
\red[1]_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_545_n_0\
    );
\red[1]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_238_1\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_238_2\,
      I5 => pixelVert(6),
      O => \red[1]_i_548_n_0\
    );
\red[1]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF30882388E2000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red_reg[1]_i_238_1\,
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_549_n_0\
    );
\red[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FBFBFFF3FFF3F"
    )
        port map (
      I0 => \red[0]_i_53_n_0\,
      I1 => \scoFace/leqOp543_in\,
      I2 => \scoFace/geqOp546_in\,
      I3 => pixelHorz(6),
      I4 => \red[1]_i_90_n_0\,
      I5 => \red[1]_i_60_n_0\,
      O => \red[1]_i_55_n_0\
    );
\red[1]_i_550\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC2AA802"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_550_n_0\
    );
\red[1]_i_551\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_551_n_0\
    );
\red[1]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_238_1\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_238_2\,
      I5 => pixelVert(6),
      O => \red[1]_i_552_n_0\
    );
\red[1]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009066006609006"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red_reg[1]_i_238_1\,
      I5 => pixelVert(4),
      O => \red[1]_i_553_n_0\
    );
\red[1]_i_554\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21188442"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_554_n_0\
    );
\red[1]_i_555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_555_n_0\
    );
\red[1]_i_558\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_558_n_0\
    );
\red[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040C0C0C040"
    )
        port map (
      I0 => \red[1]_i_167_n_0\,
      I1 => \scoFace/leqOp519_in\,
      I2 => \scoFace/geqOp522_in\,
      I3 => \red[1]_i_90_n_0\,
      I4 => \^q\(3),
      I5 => pixelHorz(6),
      O => \red[1]_i_56_n_0\
    );
\red[1]_i_560\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_560_n_0\
    );
\red[1]_i_561\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_561_n_0\
    );
\red[1]_i_562\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_562_n_0\
    );
\red[1]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D35F4505"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_189_0\,
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_563_n_0\
    );
\red[1]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114FFFF00004114"
    )
        port map (
      I0 => pixelVert(4),
      I1 => \red_reg[1]_i_189_0\,
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => \red_reg[1]_i_245_0\,
      O => \red[1]_i_564_n_0\
    );
\red[1]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000155554503DF5"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(0),
      I2 => P(2),
      I3 => P(1),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_565_n_0\
    );
\red[1]_i_566\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_566_n_0\
    );
\red[1]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => \red_reg[1]_i_189_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_567_n_0\
    );
\red[1]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009099009909009"
    )
        port map (
      I0 => \red_reg[1]_i_245_0\,
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red_reg[1]_i_189_0\,
      I5 => pixelVert(4),
      O => \red[1]_i_568_n_0\
    );
\red[1]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_569_n_0\
    );
\red[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011111"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \red[1]_i_57_n_0\
    );
\red[1]_i_570\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_570_n_0\
    );
\red[1]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEE88888888888"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_250_2\,
      I2 => \red[1]_i_349_0\,
      I3 => \red_reg[1]_i_250_0\,
      I4 => \red_reg[1]_i_452_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_572_n_0\
    );
\red[1]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E88E8EE88888888"
    )
        port map (
      I0 => pixelVert(5),
      I1 => \red_reg[1]_i_250_1\,
      I2 => \red[1]_i_349_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(4),
      O => \red[1]_i_573_n_0\
    );
\red[1]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBC222AAAA80002"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(2),
      I2 => P(1),
      I3 => P(0),
      I4 => P(3),
      I5 => pixelVert(2),
      O => \red[1]_i_574_n_0\
    );
\red[1]_i_575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => pixelVert(0),
      I1 => P(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_575_n_0\
    );
\red[1]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222222228888888"
    )
        port map (
      I0 => \red[1]_i_868_n_0\,
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => P(3),
      I4 => \red[1]_i_349_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_576_n_0\
    );
\red[1]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060066006066006"
    )
        port map (
      I0 => \red_reg[1]_i_250_1\,
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => \red[1]_i_349_0\,
      I5 => pixelVert(4),
      O => \red[1]_i_577_n_0\
    );
\red[1]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600906060660"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_578_n_0\
    );
\red[1]_i_579\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_579_n_0\
    );
\red[1]_i_581\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_581_n_0\
    );
\red[1]_i_582\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_582_n_0\
    );
\red[1]_i_583\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_583_n_0\
    );
\red[1]_i_584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_584_n_0\
    );
\red[1]_i_585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_585_n_0\
    );
\red[1]_i_586\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_586_n_0\
    );
\red[1]_i_587\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_587_n_0\
    );
\red[1]_i_588\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_588_n_0\
    );
\red[1]_i_589\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_589_n_0\
    );
\red[1]_i_590\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_590_n_0\
    );
\red[1]_i_591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_591_n_0\
    );
\red[1]_i_592\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_592_n_0\
    );
\red[1]_i_593\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_593_n_0\
    );
\red[1]_i_594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_594_n_0\
    );
\red[1]_i_596\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_596_n_0\
    );
\red[1]_i_597\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_597_n_0\
    );
\red[1]_i_598\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_598_n_0\
    );
\red[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \red[1]_i_22_n_0\,
      I1 => \red[1]_i_23_n_0\,
      I2 => \red[1]_i_24_n_0\,
      I3 => \red[1]_i_25_n_0\,
      I4 => \red[1]_i_26_n_0\,
      I5 => \red[1]_i_27_n_0\,
      O => \red[1]_i_6_n_0\
    );
\red[1]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_60_n_0\
    );
\red[1]_i_600\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_600_n_0\
    );
\red[1]_i_601\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_601_n_0\
    );
\red[1]_i_602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_602_n_0\
    );
\red[1]_i_603\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_603_n_0\
    );
\red[1]_i_604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_604_n_0\
    );
\red[1]_i_605\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_605_n_0\
    );
\red[1]_i_606\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_606_n_0\
    );
\red[1]_i_607\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_607_n_0\
    );
\red[1]_i_608\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_608_n_0\
    );
\red[1]_i_609\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_609_n_0\
    );
\red[1]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(9),
      I2 => pixelHorz(10),
      I3 => pixelHorz(8),
      I4 => pixelHorz(7),
      O => \red[1]_i_61_n_0\
    );
\red[1]_i_610\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_610_n_0\
    );
\red[1]_i_611\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_611_n_0\
    );
\red[1]_i_612\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_612_n_0\
    );
\red[1]_i_613\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_613_n_0\
    );
\red[1]_i_614\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_614_n_0\
    );
\red[1]_i_615\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_615_n_0\
    );
\red[1]_i_616\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_616_n_0\
    );
\red[1]_i_617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_617_n_0\
    );
\red[1]_i_618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_618_n_0\
    );
\red[1]_i_619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_619_n_0\
    );
\red[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80808080808080"
    )
        port map (
      I0 => \scoFace/leqOp587_in\,
      I1 => \scoFace/geqOp589_in\,
      I2 => \red[1]_i_63_n_0\,
      I3 => \^q\(0),
      I4 => \scoFace/geqOp578_in\,
      I5 => \scoFace/leqOp575_in\,
      O => \red[1]_i_62_n_0\
    );
\red[1]_i_620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_620_n_0\
    );
\red[1]_i_621\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_621_n_0\
    );
\red[1]_i_622\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_622_n_0\
    );
\red[1]_i_623\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_623_n_0\
    );
\red[1]_i_624\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_624_n_0\
    );
\red[1]_i_625\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_625_n_0\
    );
\red[1]_i_626\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_626_n_0\
    );
\red[1]_i_627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_627_n_0\
    );
\red[1]_i_628\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_628_n_0\
    );
\red[1]_i_629\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_629_n_0\
    );
\red[1]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(1),
      O => \red[1]_i_63_n_0\
    );
\red[1]_i_630\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_630_n_0\
    );
\red[1]_i_631\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_631_n_0\
    );
\red[1]_i_632\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_632_n_0\
    );
\red[1]_i_633\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_633_n_0\
    );
\red[1]_i_634\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_634_n_0\
    );
\red[1]_i_635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_635_n_0\
    );
\red[1]_i_637\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_637_n_0\
    );
\red[1]_i_639\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_639_n_0\
    );
\red[1]_i_640\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_640_n_0\
    );
\red[1]_i_641\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_641_n_0\
    );
\red[1]_i_642\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_642_n_0\
    );
\red[1]_i_643\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_643_n_0\
    );
\red[1]_i_644\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_644_n_0\
    );
\red[1]_i_645\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_645_n_0\
    );
\red[1]_i_646\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_646_n_0\
    );
\red[1]_i_647\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_647_n_0\
    );
\red[1]_i_648\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_648_n_0\
    );
\red[1]_i_649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_649_n_0\
    );
\red[1]_i_650\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_650_n_0\
    );
\red[1]_i_651\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_651_n_0\
    );
\red[1]_i_652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_652_n_0\
    );
\red[1]_i_654\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_654_n_0\
    );
\red[1]_i_655\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_655_n_0\
    );
\red[1]_i_656\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_656_n_0\
    );
\red[1]_i_658\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_658_n_0\
    );
\red[1]_i_659\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_659_n_0\
    );
\red[1]_i_660\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_660_n_0\
    );
\red[1]_i_662\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_662_n_0\
    );
\red[1]_i_663\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_663_n_0\
    );
\red[1]_i_664\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_664_n_0\
    );
\red[1]_i_666\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_666_n_0\
    );
\red[1]_i_667\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_667_n_0\
    );
\red[1]_i_668\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_668_n_0\
    );
\red[1]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_669_n_0\
    );
\red[1]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_67_n_0\
    );
\red[1]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBC222AAAA80002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => P(2),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_670_n_0\
    );
\red[1]_i_671\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D488"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => pixelVert(2),
      I3 => P(2),
      O => \red[1]_i_671_n_0\
    );
\red[1]_i_672\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_672_n_0\
    );
\red[1]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_673_n_0\
    );
\red[1]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2221111888844442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(2),
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_674_n_0\
    );
\red[1]_i_675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_675_n_0\
    );
\red[1]_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_676_n_0\
    );
\red[1]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_677_n_0\
    );
\red[1]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54440111D5554333"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(2),
      I3 => P(3),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_678_n_0\
    );
\red[1]_i_679\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"105B"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_679_n_0\
    );
\red[1]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_68_n_0\
    );
\red[1]_i_680\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_680_n_0\
    );
\red[1]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_681_n_0\
    );
\red[1]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8444422221111888"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(3),
      I3 => P(2),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_682_n_0\
    );
\red[1]_i_683\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_683_n_0\
    );
\red[1]_i_684\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_684_n_0\
    );
\red[1]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A03EFA80002AAA"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_125_1\,
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_300_1\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_689_n_0\
    );
\red[1]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_69_n_0\
    );
\red[1]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => P(2),
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_690_n_0\
    );
\red[1]_i_691\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB80"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_691_n_0\
    );
\red[1]_i_692\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_692_n_0\
    );
\red[1]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_125_1\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_693_n_0\
    );
\red[1]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_694_n_0\
    );
\red[1]_i_695\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_695_n_0\
    );
\red[1]_i_696\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_696_n_0\
    );
\red[1]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45551000C7775111"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_300_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_697_n_0\
    );
\red[1]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040051555540F3D"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => P(2),
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_698_n_0\
    );
\red[1]_i_699\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_699_n_0\
    );
\red[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA88888888"
    )
        port map (
      I0 => \red[1]_i_28_n_0\,
      I1 => \red[1]_i_29_n_0\,
      I2 => \red[1]_i_30_n_0\,
      I3 => \red[1]_i_31_n_0\,
      I4 => \red[1]_i_32_n_0\,
      I5 => pixelVert(5),
      O => \red[1]_i_7_n_0\
    );
\red[1]_i_700\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_700_n_0\
    );
\red[1]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009090906909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_305_0\,
      I4 => \red_reg[1]_i_300_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_701_n_0\
    );
\red[1]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066090909006"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => P(3),
      I4 => P(2),
      I5 => pixelVert(4),
      O => \red[1]_i_702_n_0\
    );
\red[1]_i_703\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_703_n_0\
    );
\red[1]_i_704\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_704_n_0\
    );
\red[1]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_345_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_345_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_705_n_0\
    );
\red[1]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050150554553D0F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => \red[1]_i_349_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_706_n_0\
    );
\red[1]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400FFFD00015403"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(0),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_707_n_0\
    );
\red[1]_i_708\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01B5"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_708_n_0\
    );
\red[1]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_345_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_345_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_709_n_0\
    );
\red[1]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_71_n_0\
    );
\red[1]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606600690900690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red[1]_i_349_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_710_n_0\
    );
\red[1]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900609090990"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_711_n_0\
    );
\red[1]_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_712_n_0\
    );
\red[1]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696969966969"
    )
        port map (
      I0 => \red_reg[1]_i_180_0\,
      I1 => P(6),
      I2 => pixelVert(9),
      I3 => P(3),
      I4 => \red_reg[1]_i_180_1\,
      I5 => \red[1]_i_349_0\,
      O => \red[1]_i_714_n_0\
    );
\red[1]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_58_0\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_350_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_715_n_0\
    );
\red[1]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => \red_reg[1]_i_350_0\,
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_716_n_0\
    );
\red[1]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87808000FF7F0700"
    )
        port map (
      I0 => P(0),
      I1 => P(1),
      I2 => P(2),
      I3 => pixelVert(2),
      I4 => pixelVert(3),
      I5 => P(3),
      O => \red[1]_i_717_n_0\
    );
\red[1]_i_718\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E844"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_718_n_0\
    );
\red[1]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_58_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_350_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_719_n_0\
    );
\red[1]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(10),
      O => \red[1]_i_72_n_0\
    );
\red[1]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_350_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_720_n_0\
    );
\red[1]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => P(1),
      I4 => P(0),
      I5 => pixelVert(2),
      O => \red[1]_i_721_n_0\
    );
\red[1]_i_722\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_722_n_0\
    );
\red[1]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => P(3),
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_729_n_0\
    );
\red[1]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_73_n_0\
    );
\red[1]_i_730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4153"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(5),
      I3 => pixelVert(4),
      O => \red[1]_i_730_n_0\
    );
\red[1]_i_731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => pixelVert(3),
      I3 => P(3),
      O => \red[1]_i_731_n_0\
    );
\red[1]_i_732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_732_n_0\
    );
\red[1]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_733_n_0\
    );
\red[1]_i_734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => pixelVert(4),
      O => \red[1]_i_734_n_0\
    );
\red[1]_i_735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_735_n_0\
    );
\red[1]_i_736\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_736_n_0\
    );
\red[1]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8883EEE80002AAA"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => P(3),
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_737_n_0\
    );
\red[1]_i_738\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A0"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(5),
      I3 => pixelVert(4),
      O => \red[1]_i_738_n_0\
    );
\red[1]_i_739\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(3),
      I2 => pixelVert(2),
      I3 => P(2),
      O => \red[1]_i_739_n_0\
    );
\red[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pixelVert(1),
      I1 => pixelVert(0),
      O => \red[1]_i_74_n_0\
    );
\red[1]_i_740\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_740_n_0\
    );
\red[1]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090909909090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => P(3),
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_741_n_0\
    );
\red[1]_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2184"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => P(4),
      I3 => pixelVert(5),
      O => \red[1]_i_742_n_0\
    );
\red[1]_i_743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_743_n_0\
    );
\red[1]_i_744\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_744_n_0\
    );
\red[1]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAA59995555"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_238_0\,
      I2 => P(0),
      I3 => P(1),
      I4 => \red_reg[1]_i_125_1\,
      I5 => pixelTrigVolt(1),
      O => \red[1]_i_750_n_0\
    );
\red[1]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55595555AAA6AAA"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(2),
      I2 => P(4),
      I3 => P(3),
      I4 => \red[1]_i_392_0\,
      I5 => P(5),
      O => \red[1]_i_751_n_0\
    );
\red[1]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_753_n_0\
    );
\red[1]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_422_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_754_n_0\
    );
\red[1]_i_755\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15403D54"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_755_n_0\
    );
\red[1]_i_756\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_756_n_0\
    );
\red[1]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_422_0\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_757_n_0\
    );
\red[1]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_422_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_758_n_0\
    );
\red[1]_i_759\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_759_n_0\
    );
\red[1]_i_760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_760_n_0\
    );
\red[1]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_762_n_0\
    );
\red[1]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_166_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_763_n_0\
    );
\red[1]_i_764\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABC02A8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_764_n_0\
    );
\red[1]_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_765_n_0\
    );
\red[1]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_166_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_766_n_0\
    );
\red[1]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_166_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_767_n_0\
    );
\red[1]_i_768\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_768_n_0\
    );
\red[1]_i_769\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_769_n_0\
    );
\red[1]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"154015407FD51540"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_180_2\,
      I2 => \red_reg[1]_i_166_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_417_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_771_n_0\
    );
\red[1]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050150554553D0F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => \red_reg[1]_i_417_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_772_n_0\
    );
\red[1]_i_773\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5401D543"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_773_n_0\
    );
\red[1]_i_774\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_774_n_0\
    );
\red[1]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95000000006A95"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_166_0\,
      I2 => \red_reg[1]_i_180_2\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_417_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_775_n_0\
    );
\red[1]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606600690900690"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_417_0\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_776_n_0\
    );
\red[1]_i_777\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_777_n_0\
    );
\red[1]_i_778\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_778_n_0\
    );
\red[1]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABF802A802A802A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_238_0\,
      I2 => \red_reg[1]_i_422_0\,
      I3 => pixelTrigVolt(1),
      I4 => \red_reg[1]_i_422_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_780_n_0\
    );
\red[1]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF002AC02A8000"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(3),
      I2 => \red_reg[1]_i_422_2\,
      I3 => P(4),
      I4 => pixelVert(5),
      I5 => P(5),
      O => \red[1]_i_781_n_0\
    );
\red[1]_i_782\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9880F710"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => pixelVert(2),
      I3 => pixelVert(3),
      I4 => P(3),
      O => \red[1]_i_782_n_0\
    );
\red[1]_i_783\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_783_n_0\
    );
\red[1]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006A956A950000"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => \red_reg[1]_i_422_0\,
      I2 => \red_reg[1]_i_238_0\,
      I3 => pixelVert(7),
      I4 => \red_reg[1]_i_422_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_784_n_0\
    );
\red[1]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660606090060606"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(4),
      I3 => \red_reg[1]_i_422_2\,
      I4 => P(3),
      I5 => pixelVert(4),
      O => \red[1]_i_785_n_0\
    );
\red[1]_i_786\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_786_n_0\
    );
\red[1]_i_787\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_787_n_0\
    );
\red[1]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666AAAA59995555"
    )
        port map (
      I0 => pixelVert(9),
      I1 => \red_reg[1]_i_49_0\,
      I2 => P(1),
      I3 => P(2),
      I4 => P(3),
      I5 => pixelTrigVolt(2),
      O => \red[1]_i_789_n_0\
    );
\red[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => pixelVert(4),
      I1 => pixelVert(1),
      I2 => pixelVert(0),
      I3 => pixelVert(3),
      I4 => pixelVert(2),
      O => \red[1]_i_79_n_0\
    );
\red[1]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001075CF1055"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_1\,
      I2 => pixelTrigVolt(0),
      I3 => \red_reg[1]_i_452_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_790_n_0\
    );
\red[1]_i_791\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5401D543"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(3),
      I2 => P(4),
      I3 => P(5),
      I4 => pixelVert(4),
      O => \red[1]_i_791_n_0\
    );
\red[1]_i_792\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(3),
      I2 => P(2),
      I3 => pixelVert(2),
      O => \red[1]_i_792_n_0\
    );
\red[1]_i_793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_793_n_0\
    );
\red[1]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_452_1\,
      I4 => pixelTrigVolt(0),
      I5 => pixelVert(6),
      O => \red[1]_i_794_n_0\
    );
\red[1]_i_795\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060990"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(4),
      O => \red[1]_i_795_n_0\
    );
\red[1]_i_796\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_796_n_0\
    );
\red[1]_i_797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_797_n_0\
    );
\red[1]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20CFBA20008AAA"
    )
        port map (
      I0 => pixelVert(7),
      I1 => pixelTrigVolt(0),
      I2 => \red_reg[1]_i_452_1\,
      I3 => \red_reg[1]_i_452_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_798_n_0\
    );
\red[1]_i_799\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC282B00"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(4),
      I2 => P(3),
      I3 => pixelVert(5),
      I4 => P(5),
      O => \red[1]_i_799_n_0\
    );
\red[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \red[1]_i_33_n_0\,
      I1 => \red[1]_i_34_n_0\,
      O => \red[1]_i_8_n_0\
    );
\red[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \scoFace/leqOp440_in\,
      I1 => \scoFace/geqOp442_in\,
      I2 => \red[1]_i_223_n_0\,
      I3 => \red[1]_i_28_n_0\,
      I4 => \red[1]_i_224_n_0\,
      I5 => pixelVert(5),
      O => \red[1]_i_80_n_0\
    );
\red[1]_i_800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(3),
      I2 => pixelVert(2),
      I3 => P(2),
      O => \red[1]_i_800_n_0\
    );
\red[1]_i_801\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_801_n_0\
    );
\red[1]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => pixelTrigVolt(0),
      I4 => \red_reg[1]_i_452_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_802_n_0\
    );
\red[1]_i_803\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60090660"
    )
        port map (
      I0 => P(5),
      I1 => pixelVert(5),
      I2 => P(3),
      I3 => P(4),
      I4 => pixelVert(4),
      O => \red[1]_i_803_n_0\
    );
\red[1]_i_804\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => P(2),
      I1 => pixelVert(2),
      I2 => P(3),
      I3 => pixelVert(3),
      O => \red[1]_i_804_n_0\
    );
\red[1]_i_805\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => P(1),
      I3 => pixelVert(1),
      O => \red[1]_i_805_n_0\
    );
\red[1]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8EE3E0080AA2A"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_300_1\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_806_n_0\
    );
\red[1]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBCC22A2AA88002"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_457_0\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_807_n_0\
    );
\red[1]_i_808\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7109880"
    )
        port map (
      I0 => P(2),
      I1 => P(1),
      I2 => pixelVert(2),
      I3 => pixelVert(3),
      I4 => P(3),
      O => \red[1]_i_808_n_0\
    );
\red[1]_i_809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => pixelVert(1),
      I1 => P(1),
      I2 => pixelVert(0),
      I3 => P(0),
      O => \red[1]_i_809_n_0\
    );
\red[1]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8880"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(1),
      I3 => pixelVert(2),
      I4 => pixelVert(4),
      O => \red[1]_i_81_n_0\
    );
\red[1]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960090990099090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_457_0\,
      I4 => \red_reg[1]_i_300_1\,
      I5 => pixelVert(6),
      O => \red[1]_i_810_n_0\
    );
\red[1]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4221211818848442"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_457_0\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_811_n_0\
    );
\red[1]_i_812\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06609006"
    )
        port map (
      I0 => P(3),
      I1 => pixelVert(3),
      I2 => P(1),
      I3 => P(2),
      I4 => pixelVert(2),
      O => \red[1]_i_812_n_0\
    );
\red[1]_i_813\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_813_n_0\
    );
\red[1]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545001077C71151"
    )
        port map (
      I0 => pixelVert(7),
      I1 => \red_reg[1]_i_452_0\,
      I2 => \red_reg[1]_i_305_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => pixelTrigVolt(1),
      I5 => pixelVert(6),
      O => \red[1]_i_815_n_0\
    );
\red[1]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4054150154D53D43"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(4),
      I2 => P(3),
      I3 => \red_reg[1]_i_238_1\,
      I4 => P(5),
      I5 => pixelVert(4),
      O => \red[1]_i_816_n_0\
    );
\red[1]_i_817\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015443D5"
    )
        port map (
      I0 => pixelVert(3),
      I1 => P(1),
      I2 => P(2),
      I3 => P(3),
      I4 => pixelVert(2),
      O => \red[1]_i_817_n_0\
    );
\red[1]_i_818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022F"
    )
        port map (
      I0 => P(0),
      I1 => pixelVert(0),
      I2 => pixelVert(1),
      I3 => P(1),
      O => \red[1]_i_818_n_0\
    );
\red[1]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990090990069090"
    )
        port map (
      I0 => pixelTrigVolt(1),
      I1 => pixelVert(7),
      I2 => \red_reg[1]_i_452_0\,
      I3 => \red_reg[1]_i_238_1\,
      I4 => \red_reg[1]_i_305_0\,
      I5 => pixelVert(6),
      O => \red[1]_i_819_n_0\
    );
\red[1]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4824241212818148"
    )
        port map (
      I0 => pixelVert(4),
      I1 => P(5),
      I2 => \red_reg[1]_i_238_1\,
      I3 => P(3),
      I4 => P(4),
      I5 => pixelVert(5),
      O => \red[1]_i_820_n_0\
    );
\red[1]_i_821\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21188442"
    )
        port map (
      I0 => pixelVert(2),
      I1 => P(3),
      I2 => P(2),
      I3 => P(1),
      I4 => pixelVert(3),
      O => \red[1]_i_821_n_0\
    );
\red[1]_i_822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => P(1),
      I1 => pixelVert(1),
      I2 => P(0),
      I3 => pixelVert(0),
      O => \red[1]_i_822_n_0\
    );
\red[1]_i_823\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_823_n_0\
    );
\red[1]_i_824\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_824_n_0\
    );
\red[1]_i_825\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_825_n_0\
    );
\red[1]_i_826\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_826_n_0\
    );
\red[1]_i_827\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_827_n_0\
    );
\red[1]_i_828\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_828_n_0\
    );
\red[1]_i_829\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_829_n_0\
    );
\red[1]_i_830\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_830_n_0\
    );
\red[1]_i_831\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_831_n_0\
    );
\red[1]_i_832\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_832_n_0\
    );
\red[1]_i_833\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_833_n_0\
    );
\red[1]_i_834\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_834_n_0\
    );
\red[1]_i_835\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_835_n_0\
    );
\red[1]_i_836\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_836_n_0\
    );
\red[1]_i_837\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_837_n_0\
    );
\red[1]_i_838\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_838_n_0\
    );
\red[1]_i_839\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_839_n_0\
    );
\red[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555777F7F7F"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(2),
      I3 => pixelVert(0),
      I4 => pixelVert(1),
      I5 => pixelVert(4),
      O => \red[1]_i_84_n_0\
    );
\red[1]_i_840\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_840_n_0\
    );
\red[1]_i_841\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_841_n_0\
    );
\red[1]_i_842\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_842_n_0\
    );
\red[1]_i_843\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_843_n_0\
    );
\red[1]_i_844\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_844_n_0\
    );
\red[1]_i_845\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_845_n_0\
    );
\red[1]_i_846\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_846_n_0\
    );
\red[1]_i_847\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_847_n_0\
    );
\red[1]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \red[1]_i_81_n_0\,
      I1 => \red[1]_i_28_n_0\,
      I2 => \scoFace/geqOp424_in\,
      I3 => \scoFace/leqOp422_in\,
      I4 => \red[1]_i_101_n_0\,
      O => \red[1]_i_85_n_0\
    );
\red[1]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA955555556AAAAA"
    )
        port map (
      I0 => pixelVert(5),
      I1 => P(2),
      I2 => P(1),
      I3 => P(3),
      I4 => P(4),
      I5 => P(5),
      O => \red[1]_i_850_n_0\
    );
\red[1]_i_852\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_852_n_0\
    );
\red[1]_i_853\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_853_n_0\
    );
\red[1]_i_854\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_854_n_0\
    );
\red[1]_i_855\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_855_n_0\
    );
\red[1]_i_856\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_856_n_0\
    );
\red[1]_i_857\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_857_n_0\
    );
\red[1]_i_858\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_858_n_0\
    );
\red[1]_i_859\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_859_n_0\
    );
\red[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \red[1]_i_10_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => pixelHorz(6),
      O => \red[1]_i_86_n_0\
    );
\red[1]_i_860\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_860_n_0\
    );
\red[1]_i_861\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_861_n_0\
    );
\red[1]_i_862\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_862_n_0\
    );
\red[1]_i_863\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_863_n_0\
    );
\red[1]_i_864\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_864_n_0\
    );
\red[1]_i_868\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => pixelVert(7),
      I1 => P(3),
      I2 => \red_reg[1]_i_238_0\,
      I3 => \red[1]_i_349_0\,
      I4 => pixelTrigVolt(1),
      O => \red[1]_i_868_n_0\
    );
\red[1]_i_869\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_869_n_0\
    );
\red[1]_i_870\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_870_n_0\
    );
\red[1]_i_871\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_871_n_0\
    );
\red[1]_i_872\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_872_n_0\
    );
\red[1]_i_873\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_873_n_0\
    );
\red[1]_i_874\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(9),
      O => \red[1]_i_874_n_0\
    );
\red[1]_i_875\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_875_n_0\
    );
\red[1]_i_876\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_876_n_0\
    );
\red[1]_i_877\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_877_n_0\
    );
\red[1]_i_878\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_878_n_0\
    );
\red[1]_i_879\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_879_n_0\
    );
\red[1]_i_880\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_880_n_0\
    );
\red[1]_i_881\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_881_n_0\
    );
\red[1]_i_882\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(8),
      O => \red[1]_i_882_n_0\
    );
\red[1]_i_883\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_883_n_0\
    );
\red[1]_i_884\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_884_n_0\
    );
\red[1]_i_885\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_885_n_0\
    );
\red[1]_i_886\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_886_n_0\
    );
\red[1]_i_887\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_887_n_0\
    );
\red[1]_i_888\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_888_n_0\
    );
\red[1]_i_889\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_889_n_0\
    );
\red[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \red[1]_i_224_n_0\,
      I1 => \scoFace/leqOp434_in\,
      I2 => \scoFace/geqOp436_in\,
      I3 => pixelVert(5),
      I4 => \red[1]_i_120_n_0\,
      I5 => \red[1]_i_28_n_0\,
      O => \red[1]_i_89_n_0\
    );
\red[1]_i_890\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_890_n_0\
    );
\red[1]_i_891\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_891_n_0\
    );
\red[1]_i_892\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_892_n_0\
    );
\red[1]_i_893\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_893_n_0\
    );
\red[1]_i_894\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_894_n_0\
    );
\red[1]_i_895\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_895_n_0\
    );
\red[1]_i_896\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_896_n_0\
    );
\red[1]_i_897\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_897_n_0\
    );
\red[1]_i_898\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_898_n_0\
    );
\red[1]_i_899\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_899_n_0\
    );
\red[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF030305050000"
    )
        port map (
      I0 => \red[1]_i_35_n_0\,
      I1 => \red[1]_i_36_n_0\,
      I2 => \red[1]_i_37_n_0\,
      I3 => \red[1]_i_38_n_0\,
      I4 => \red[1]_i_39_n_0\,
      I5 => \red[1]_i_34_n_0\,
      O => \red[1]_i_9_n_0\
    );
\red[1]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \red[1]_i_90_n_0\
    );
\red[1]_i_900\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_900_n_0\
    );
\red[1]_i_901\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_901_n_0\
    );
\red[1]_i_902\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \red[1]_i_902_n_0\
    );
\red[1]_i_903\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => pixelHorz(7),
      O => \red[1]_i_903_n_0\
    );
\red[1]_i_904\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_904_n_0\
    );
\red[1]_i_905\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \red[1]_i_905_n_0\
    );
\red[1]_i_906\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_906_n_0\
    );
\red[1]_i_907\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(7),
      O => \red[1]_i_907_n_0\
    );
\red[1]_i_908\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \red[1]_i_908_n_0\
    );
\red[1]_i_909\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \red[1]_i_909_n_0\
    );
\red[1]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_91_n_0\
    );
\red[1]_i_910\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => pixelHorz(6),
      O => \red[1]_i_910_n_0\
    );
\red[1]_i_911\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \red[1]_i_911_n_0\
    );
\red[1]_i_912\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \red[1]_i_912_n_0\
    );
\red[1]_i_913\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \red[1]_i_913_n_0\
    );
\red[1]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(1),
      I2 => pixelVert(3),
      I3 => pixelVert(4),
      I4 => pixelVert(0),
      O => \red[1]_i_96_n_0\
    );
\red[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFFFFFFFF"
    )
        port map (
      I0 => pixelVert(2),
      I1 => pixelVert(4),
      I2 => pixelVert(3),
      I3 => pixelVert(5),
      I4 => \scoFace/geqOp460_in\,
      I5 => \scoFace/leqOp458_in\,
      O => \red[1]_i_97_n_0\
    );
\red[1]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => pixelVert(5),
      I1 => pixelVert(3),
      I2 => pixelVert(4),
      I3 => \red[1]_i_28_n_0\,
      O => \red[1]_i_98_n_0\
    );
\red_reg[1]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_267_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_100_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp428_in\,
      CO(0) => \red_reg[1]_i_100_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_268_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_100_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_269_n_0\,
      S(0) => \red[1]_i_270_n_0\
    );
\red_reg[1]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_271_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_103_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp410_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_272_n_0\
    );
\red_reg[1]_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_273_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_104_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp412_in\,
      CO(0) => \red_reg[1]_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_274_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_104_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_275_n_0\,
      S(0) => \red[1]_i_276_n_0\
    );
\red_reg[1]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_277_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_105_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp399_in\,
      CO(0) => \red_reg[1]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_278_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_105_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_279_n_0\,
      S(0) => \red[1]_i_280_n_0\
    );
\red_reg[1]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_281_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_106_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp401_in\,
      CO(0) => \red_reg[1]_i_106_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_282_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_283_n_0\,
      S(0) => \red[1]_i_284_n_0\
    );
\red_reg[1]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_287_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_111_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp452_in\,
      CO(0) => \red_reg[1]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_288_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_111_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_289_n_0\,
      S(0) => \red[1]_i_290_n_0\
    );
\red_reg[1]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_291_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_112_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp454_in\,
      CO(0) => \red_reg[1]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_292_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_112_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_293_n_0\,
      S(0) => \red[1]_i_294_n_0\
    );
\red_reg[1]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_300_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_124_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp566_in\,
      CO(0) => \red_reg[1]_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_301_n_0\,
      DI(0) => \red[1]_i_302_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_124_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_303_n_0\,
      S(0) => \red[1]_i_304_n_0\
    );
\red_reg[1]_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_305_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_125_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp563_in\,
      CO(0) => \red_reg[1]_i_125_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_306_n_0\,
      DI(0) => \red[1]_i_307_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_125_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_308_n_0\,
      S(0) => \red[1]_i_309_n_0\
    );
\red_reg[1]_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_126_n_0\,
      CO(2) => \red_reg[1]_i_126_n_1\,
      CO(1) => \red_reg[1]_i_126_n_2\,
      CO(0) => \red_reg[1]_i_126_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_310_n_0\,
      DI(2) => \red[1]_i_311_n_0\,
      DI(1) => \red[1]_i_312_n_0\,
      DI(0) => \red[1]_i_313_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_126_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_314_n_0\,
      S(2) => \red[1]_i_315_n_0\,
      S(1) => \red[1]_i_316_n_0\,
      S(0) => \red[1]_i_317_n_0\
    );
\red_reg[1]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_131_n_0\,
      CO(2) => \red_reg[1]_i_131_n_1\,
      CO(1) => \red_reg[1]_i_131_n_2\,
      CO(0) => \red_reg[1]_i_131_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_324_n_0\,
      DI(2) => \red[1]_i_325_n_0\,
      DI(1) => \red[1]_i_326_n_0\,
      DI(0) => \red[1]_i_327_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_131_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_328_n_0\,
      S(2) => \red[1]_i_329_n_0\,
      S(1) => \red[1]_i_330_n_0\,
      S(0) => \red[1]_i_331_n_0\
    );
\red_reg[1]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_335_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_136_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp510_in\,
      CO(0) => \red_reg[1]_i_136_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_336_n_0\,
      DI(0) => \red[1]_i_337_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_136_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_338_n_0\,
      S(0) => \red[1]_i_339_n_0\
    );
\red_reg[1]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_340_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_137_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp507_in\,
      CO(0) => \red_reg[1]_i_137_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_341_n_0\,
      DI(0) => \red[1]_i_342_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_137_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_343_n_0\,
      S(0) => \red[1]_i_344_n_0\
    );
\red_reg[1]_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_345_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_140_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp525_in\,
      CO(0) => \red_reg[1]_i_140_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_346_n_0\,
      DI(0) => \red[1]_i_347_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_140_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_348_n_0\,
      S(0) => \red[1]_i_349_n_0\
    );
\red_reg[1]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_350_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_141_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp528_in\,
      CO(0) => \red_reg[1]_i_141_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_351_n_0\,
      DI(0) => \red[1]_i_352_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_141_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_353_n_0\,
      S(0) => \red[1]_i_354_n_0\
    );
\red_reg[1]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_143_n_0\,
      CO(2) => \red_reg[1]_i_143_n_1\,
      CO(1) => \red_reg[1]_i_143_n_2\,
      CO(0) => \red_reg[1]_i_143_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_355_n_0\,
      DI(2) => \red[1]_i_356_n_0\,
      DI(1) => \red[1]_i_357_n_0\,
      DI(0) => \red[1]_i_358_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_359_n_0\,
      S(2) => \red[1]_i_360_n_0\,
      S(1) => \red[1]_i_361_n_0\,
      S(0) => \red[1]_i_362_n_0\
    );
\red_reg[1]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_148_n_0\,
      CO(2) => \red_reg[1]_i_148_n_1\,
      CO(1) => \red_reg[1]_i_148_n_2\,
      CO(0) => \red_reg[1]_i_148_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_367_n_0\,
      DI(2) => \red[1]_i_368_n_0\,
      DI(1) => \red[1]_i_369_n_0\,
      DI(0) => \red[1]_i_370_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_148_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_371_n_0\,
      S(2) => \red[1]_i_372_n_0\,
      S(1) => \red[1]_i_373_n_0\,
      S(0) => \red[1]_i_374_n_0\
    );
\red_reg[1]_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_377_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_153_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp531_in\,
      CO(0) => \red_reg[1]_i_153_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_378_n_0\,
      DI(0) => \red[1]_i_379_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_153_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_380_n_0\,
      S(0) => \red[1]_i_381_n_0\
    );
\red_reg[1]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_382_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_154_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp534_in\,
      CO(0) => \red_reg[1]_i_154_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_383_n_0\,
      DI(0) => \red[1]_i_384_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_154_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_385_n_0\,
      S(0) => \red[1]_i_386_n_0\
    );
\red_reg[1]_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_155_n_0\,
      CO(2) => \red_reg[1]_i_155_n_1\,
      CO(1) => \red_reg[1]_i_155_n_2\,
      CO(0) => \red_reg[1]_i_155_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_387_n_0\,
      DI(2) => \red[1]_i_388_n_0\,
      DI(1) => \red[1]_i_389_n_0\,
      DI(0) => \red[1]_i_390_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_155_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_391_n_0\,
      S(2) => \red[1]_i_392_n_0\,
      S(1) => \red[1]_i_393_n_0\,
      S(0) => \red[1]_i_394_n_0\
    );
\red_reg[1]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_160_n_0\,
      CO(2) => \red_reg[1]_i_160_n_1\,
      CO(1) => \red_reg[1]_i_160_n_2\,
      CO(0) => \red_reg[1]_i_160_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_396_n_0\,
      DI(2) => \red[1]_i_397_n_0\,
      DI(1) => \red[1]_i_398_n_0\,
      DI(0) => \red[1]_i_399_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_160_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_400_n_0\,
      S(2) => \red[1]_i_401_n_0\,
      S(1) => \red[1]_i_402_n_0\,
      S(0) => \red[1]_i_403_n_0\
    );
\red_reg[1]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_407_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_165_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp543_in\,
      CO(0) => \red_reg[1]_i_165_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_408_n_0\,
      DI(0) => \red[1]_i_409_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_165_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_410_n_0\,
      S(0) => \red[1]_i_411_n_0\
    );
\red_reg[1]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_412_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_166_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp546_in\,
      CO(0) => \red_reg[1]_i_166_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_413_n_0\,
      DI(0) => \red[1]_i_414_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_166_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_415_n_0\,
      S(0) => \red[1]_i_416_n_0\
    );
\red_reg[1]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_417_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_168_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp519_in\,
      CO(0) => \red_reg[1]_i_168_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_418_n_0\,
      DI(0) => \red[1]_i_419_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_420_n_0\,
      S(0) => \red[1]_i_421_n_0\
    );
\red_reg[1]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_422_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_169_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp522_in\,
      CO(0) => \red_reg[1]_i_169_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_423_n_0\,
      DI(0) => \red[1]_i_424_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_169_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_425_n_0\,
      S(0) => \red[1]_i_426_n_0\
    );
\red_reg[1]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_66_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp470_in\,
      CO(0) => \red_reg[1]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_67_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_68_n_0\,
      S(0) => \red[1]_i_69_n_0\
    );
\red_reg[1]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_170_n_0\,
      CO(2) => \red_reg[1]_i_170_n_1\,
      CO(1) => \red_reg[1]_i_170_n_2\,
      CO(0) => \red_reg[1]_i_170_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_427_n_0\,
      DI(2) => \red[1]_i_428_n_0\,
      DI(1) => \red[1]_i_429_n_0\,
      DI(0) => \red[1]_i_430_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_170_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_431_n_0\,
      S(2) => \red[1]_i_432_n_0\,
      S(1) => \red[1]_i_433_n_0\,
      S(0) => \red[1]_i_434_n_0\
    );
\red_reg[1]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_175_n_0\,
      CO(2) => \red_reg[1]_i_175_n_1\,
      CO(1) => \red_reg[1]_i_175_n_2\,
      CO(0) => \red_reg[1]_i_175_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_436_n_0\,
      DI(2) => \red[1]_i_437_n_0\,
      DI(1) => \red[1]_i_438_n_0\,
      DI(0) => \red[1]_i_439_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_175_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_440_n_0\,
      S(2) => \red[1]_i_441_n_0\,
      S(1) => \red[1]_i_442_n_0\,
      S(0) => \red[1]_i_443_n_0\
    );
\red_reg[1]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_70_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp472_in\,
      CO(0) => \red_reg[1]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_71_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_72_n_0\,
      S(0) => \red[1]_i_73_n_0\
    );
\red_reg[1]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_447_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_180_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp587_in\,
      CO(0) => \red_reg[1]_i_180_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_448_n_0\,
      DI(0) => \red[1]_i_449_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_180_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_450_n_0\,
      S(0) => \red[1]_i_451_n_0\
    );
\red_reg[1]_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_452_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_181_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp589_in\,
      CO(0) => \red_reg[1]_i_181_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_453_n_0\,
      DI(0) => \red[1]_i_454_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_181_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_455_n_0\,
      S(0) => \red[1]_i_456_n_0\
    );
\red_reg[1]_i_182\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_457_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_182_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp578_in\,
      CO(0) => \red_reg[1]_i_182_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_458_n_0\,
      DI(0) => \red[1]_i_459_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_182_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_460_n_0\,
      S(0) => \red[1]_i_461_n_0\
    );
\red_reg[1]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_462_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_183_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp575_in\,
      CO(0) => \red_reg[1]_i_183_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_463_n_0\,
      DI(0) => \red[1]_i_464_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_183_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_465_n_0\,
      S(0) => \red[1]_i_466_n_0\
    );
\red_reg[1]_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_184_n_0\,
      CO(2) => \red_reg[1]_i_184_n_1\,
      CO(1) => \red_reg[1]_i_184_n_2\,
      CO(0) => \red_reg[1]_i_184_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_467_n_0\,
      DI(2) => \red[1]_i_468_n_0\,
      DI(1) => \red[1]_i_469_n_0\,
      DI(0) => \red[1]_i_470_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_184_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_471_n_0\,
      S(2) => \red[1]_i_472_n_0\,
      S(1) => \red[1]_i_473_n_0\,
      S(0) => \red[1]_i_474_n_0\
    );
\red_reg[1]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_189_n_0\,
      CO(2) => \red_reg[1]_i_189_n_1\,
      CO(1) => \red_reg[1]_i_189_n_2\,
      CO(0) => \red_reg[1]_i_189_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_476_n_0\,
      DI(2) => \red[1]_i_477_n_0\,
      DI(1) => \red[1]_i_478_n_0\,
      DI(0) => \red[1]_i_479_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_189_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_480_n_0\,
      S(2) => \red[1]_i_481_n_0\,
      S(1) => \red[1]_i_482_n_0\,
      S(0) => \red[1]_i_483_n_0\
    );
\red_reg[1]_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_207_n_0\,
      CO(2) => \red_reg[1]_i_207_n_1\,
      CO(1) => \red_reg[1]_i_207_n_2\,
      CO(0) => \red_reg[1]_i_207_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_486_n_0\,
      DI(2) => pixelHorz(7),
      DI(1) => '0',
      DI(0) => \red[1]_i_487_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_207_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_488_n_0\,
      S(2) => \red[1]_i_489_n_0\,
      S(1) => \red[1]_i_490_n_0\,
      S(0) => \red[1]_i_491_n_0\
    );
\red_reg[1]_i_209\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_209_n_0\,
      CO(2) => \red_reg[1]_i_209_n_1\,
      CO(1) => \red_reg[1]_i_209_n_2\,
      CO(0) => \red_reg[1]_i_209_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_492_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_493_n_0\,
      DI(0) => \red[1]_i_494_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_209_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_495_n_0\,
      S(2) => \red[1]_i_496_n_0\,
      S(1) => \red[1]_i_497_n_0\,
      S(0) => \red[1]_i_498_n_0\
    );
\red_reg[1]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_213_n_0\,
      CO(2) => \red_reg[1]_i_213_n_1\,
      CO(1) => \red_reg[1]_i_213_n_2\,
      CO(0) => \red_reg[1]_i_213_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_499_n_0\,
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_213_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_500_n_0\,
      S(2) => \red[1]_i_501_n_0\,
      S(1) => \red[1]_i_502_n_0\,
      S(0) => \red[1]_i_503_n_0\
    );
\red_reg[1]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_217_n_0\,
      CO(2) => \red_reg[1]_i_217_n_1\,
      CO(1) => \red_reg[1]_i_217_n_2\,
      CO(0) => \red_reg[1]_i_217_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_504_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_505_n_0\,
      DI(0) => \red[1]_i_506_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_507_n_0\,
      S(2) => \red[1]_i_508_n_0\,
      S(1) => \red[1]_i_509_n_0\,
      S(0) => \red[1]_i_510_n_0\
    );
\red_reg[1]_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_511_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_221_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp440_in\,
      CO(0) => \red_reg[1]_i_221_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_512_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_221_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_513_n_0\,
      S(0) => \red[1]_i_514_n_0\
    );
\red_reg[1]_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_515_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_222_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp442_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_222_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_516_n_0\
    );
\red_reg[1]_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_225_n_0\,
      CO(2) => \red_reg[1]_i_225_n_1\,
      CO(1) => \red_reg[1]_i_225_n_2\,
      CO(0) => \red_reg[1]_i_225_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_517_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_518_n_0\,
      DI(0) => \red[1]_i_519_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_225_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_520_n_0\,
      S(2) => \red[1]_i_521_n_0\,
      S(1) => \red[1]_i_522_n_0\,
      S(0) => \red[1]_i_523_n_0\
    );
\red_reg[1]_i_229\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_229_n_0\,
      CO(2) => \red_reg[1]_i_229_n_1\,
      CO(1) => \red_reg[1]_i_229_n_2\,
      CO(0) => \red_reg[1]_i_229_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_524_n_0\,
      DI(2) => pixelHorz(7),
      DI(1) => '0',
      DI(0) => \red[1]_i_525_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_229_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_526_n_0\,
      S(2) => \red[1]_i_527_n_0\,
      S(1) => \red[1]_i_528_n_0\,
      S(0) => \red[1]_i_529_n_0\
    );
\red_reg[1]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_530_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_231_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp424_in\,
      CO(0) => \red_reg[1]_i_231_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_531_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_231_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_532_n_0\,
      S(0) => \red[1]_i_533_n_0\
    );
\red_reg[1]_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_534_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_232_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp422_in\,
      CO(0) => \red_reg[1]_i_232_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_535_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_232_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_536_n_0\,
      S(0) => \red[1]_i_537_n_0\
    );
\red_reg[1]_i_233\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_233_n_0\,
      CO(2) => \red_reg[1]_i_233_n_1\,
      CO(1) => \red_reg[1]_i_233_n_2\,
      CO(0) => \red_reg[1]_i_233_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_538_n_0\,
      DI(2) => \red[1]_i_539_n_0\,
      DI(1) => \red[1]_i_540_n_0\,
      DI(0) => \red[1]_i_541_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_233_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_542_n_0\,
      S(2) => \red[1]_i_543_n_0\,
      S(1) => \red[1]_i_544_n_0\,
      S(0) => \red[1]_i_545_n_0\
    );
\red_reg[1]_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_238_n_0\,
      CO(2) => \red_reg[1]_i_238_n_1\,
      CO(1) => \red_reg[1]_i_238_n_2\,
      CO(0) => \red_reg[1]_i_238_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_548_n_0\,
      DI(2) => \red[1]_i_549_n_0\,
      DI(1) => \red[1]_i_550_n_0\,
      DI(0) => \red[1]_i_551_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_238_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_552_n_0\,
      S(2) => \red[1]_i_553_n_0\,
      S(1) => \red[1]_i_554_n_0\,
      S(0) => \red[1]_i_555_n_0\
    );
\red_reg[1]_i_243\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_557_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_243_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp434_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_243_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_558_n_0\
    );
\red_reg[1]_i_244\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_559_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_244_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp436_in\,
      CO(0) => \red_reg[1]_i_244_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_560_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_244_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_561_n_0\,
      S(0) => \red[1]_i_562_n_0\
    );
\red_reg[1]_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_245_n_0\,
      CO(2) => \red_reg[1]_i_245_n_1\,
      CO(1) => \red_reg[1]_i_245_n_2\,
      CO(0) => \red_reg[1]_i_245_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_563_n_0\,
      DI(2) => \red[1]_i_564_n_0\,
      DI(1) => \red[1]_i_565_n_0\,
      DI(0) => \red[1]_i_566_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_245_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_567_n_0\,
      S(2) => \red[1]_i_568_n_0\,
      S(1) => \red[1]_i_569_n_0\,
      S(0) => \red[1]_i_570_n_0\
    );
\red_reg[1]_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_250_n_0\,
      CO(2) => \red_reg[1]_i_250_n_1\,
      CO(1) => \red_reg[1]_i_250_n_2\,
      CO(0) => \red_reg[1]_i_250_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_572_n_0\,
      DI(2) => \red[1]_i_573_n_0\,
      DI(1) => \red[1]_i_574_n_0\,
      DI(0) => \red[1]_i_575_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_250_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_576_n_0\,
      S(2) => \red[1]_i_577_n_0\,
      S(1) => \red[1]_i_578_n_0\,
      S(0) => \red[1]_i_579_n_0\
    );
\red_reg[1]_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_255_n_0\,
      CO(2) => \red_reg[1]_i_255_n_1\,
      CO(1) => \red_reg[1]_i_255_n_2\,
      CO(0) => \red_reg[1]_i_255_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_582_n_0\,
      DI(2) => \red[1]_i_583_n_0\,
      DI(1) => \red[1]_i_584_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_red_reg[1]_i_255_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_585_n_0\,
      S(2) => \red[1]_i_586_n_0\,
      S(1) => \red[1]_i_587_n_0\,
      S(0) => \red[1]_i_588_n_0\
    );
\red_reg[1]_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_257_n_0\,
      CO(2) => \red_reg[1]_i_257_n_1\,
      CO(1) => \red_reg[1]_i_257_n_2\,
      CO(0) => \red_reg[1]_i_257_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_589_n_0\,
      DI(0) => \red[1]_i_590_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_257_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_591_n_0\,
      S(2) => \red[1]_i_592_n_0\,
      S(1) => \red[1]_i_593_n_0\,
      S(0) => \red[1]_i_594_n_0\
    );
\red_reg[1]_i_261\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_595_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_261_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp460_in\,
      CO(0) => \red_reg[1]_i_261_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_596_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_261_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_597_n_0\,
      S(0) => \red[1]_i_598_n_0\
    );
\red_reg[1]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_599_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_262_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp458_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_262_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_600_n_0\
    );
\red_reg[1]_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_263_n_0\,
      CO(2) => \red_reg[1]_i_263_n_1\,
      CO(1) => \red_reg[1]_i_263_n_2\,
      CO(0) => \red_reg[1]_i_263_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_601_n_0\,
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_263_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_602_n_0\,
      S(2) => \red[1]_i_603_n_0\,
      S(1) => \red[1]_i_604_n_0\,
      S(0) => \red[1]_i_605_n_0\
    );
\red_reg[1]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_267_n_0\,
      CO(2) => \red_reg[1]_i_267_n_1\,
      CO(1) => \red_reg[1]_i_267_n_2\,
      CO(0) => \red_reg[1]_i_267_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_606_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_607_n_0\,
      DI(0) => \red[1]_i_608_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_609_n_0\,
      S(2) => \red[1]_i_610_n_0\,
      S(1) => \red[1]_i_611_n_0\,
      S(0) => \red[1]_i_612_n_0\
    );
\red_reg[1]_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_271_n_0\,
      CO(2) => \red_reg[1]_i_271_n_1\,
      CO(1) => \red_reg[1]_i_271_n_2\,
      CO(0) => \red_reg[1]_i_271_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_613_n_0\,
      DI(2) => \red[1]_i_614_n_0\,
      DI(1) => '0',
      DI(0) => \red[1]_i_615_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_271_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_616_n_0\,
      S(2) => \red[1]_i_617_n_0\,
      S(1) => \red[1]_i_618_n_0\,
      S(0) => \red[1]_i_619_n_0\
    );
\red_reg[1]_i_273\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_273_n_0\,
      CO(2) => \red_reg[1]_i_273_n_1\,
      CO(1) => \red_reg[1]_i_273_n_2\,
      CO(0) => \red_reg[1]_i_273_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_620_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_273_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_621_n_0\,
      S(2) => \red[1]_i_622_n_0\,
      S(1) => \red[1]_i_623_n_0\,
      S(0) => \red[1]_i_624_n_0\
    );
\red_reg[1]_i_277\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_277_n_0\,
      CO(2) => \red_reg[1]_i_277_n_1\,
      CO(1) => \red_reg[1]_i_277_n_2\,
      CO(0) => \red_reg[1]_i_277_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_625_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_626_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_277_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_627_n_0\,
      S(2) => \red[1]_i_628_n_0\,
      S(1) => \red[1]_i_629_n_0\,
      S(0) => \red[1]_i_630_n_0\
    );
\red_reg[1]_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_281_n_0\,
      CO(2) => \red_reg[1]_i_281_n_1\,
      CO(1) => \red_reg[1]_i_281_n_2\,
      CO(0) => \red_reg[1]_i_281_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_631_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_281_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_632_n_0\,
      S(2) => \red[1]_i_633_n_0\,
      S(1) => \red[1]_i_634_n_0\,
      S(0) => \red[1]_i_635_n_0\
    );
\red_reg[1]_i_285\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_636_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_285_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp396_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_285_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_637_n_0\
    );
\red_reg[1]_i_286\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_638_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_286_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp394_in\,
      CO(0) => \red_reg[1]_i_286_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_639_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_286_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_640_n_0\,
      S(0) => \red[1]_i_641_n_0\
    );
\red_reg[1]_i_287\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_287_n_0\,
      CO(2) => \red_reg[1]_i_287_n_1\,
      CO(1) => \red_reg[1]_i_287_n_2\,
      CO(0) => \red_reg[1]_i_287_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_642_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_643_n_0\,
      DI(0) => \red[1]_i_644_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_287_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_645_n_0\,
      S(2) => \red[1]_i_646_n_0\,
      S(1) => \red[1]_i_647_n_0\,
      S(0) => \red[1]_i_648_n_0\
    );
\red_reg[1]_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_291_n_0\,
      CO(2) => \red_reg[1]_i_291_n_1\,
      CO(1) => \red_reg[1]_i_291_n_2\,
      CO(0) => \red_reg[1]_i_291_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \^q\(3),
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_291_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_649_n_0\,
      S(2) => \red[1]_i_650_n_0\,
      S(1) => \red[1]_i_651_n_0\,
      S(0) => \red[1]_i_652_n_0\
    );
\red_reg[1]_i_295\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_653_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_295_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp404_in\,
      CO(0) => \red_reg[1]_i_295_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_654_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_295_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_655_n_0\,
      S(0) => \red[1]_i_656_n_0\
    );
\red_reg[1]_i_296\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_657_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_296_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp406_in\,
      CO(0) => \red_reg[1]_i_296_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_658_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_296_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_659_n_0\,
      S(0) => \red[1]_i_660_n_0\
    );
\red_reg[1]_i_297\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_661_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_297_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp448_in\,
      CO(0) => \red_reg[1]_i_297_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_662_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_297_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_663_n_0\,
      S(0) => \red[1]_i_664_n_0\
    );
\red_reg[1]_i_298\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_665_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_298_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp446_in\,
      CO(0) => \red_reg[1]_i_298_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_666_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_298_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_667_n_0\,
      S(0) => \red[1]_i_668_n_0\
    );
\red_reg[1]_i_300\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_300_n_0\,
      CO(2) => \red_reg[1]_i_300_n_1\,
      CO(1) => \red_reg[1]_i_300_n_2\,
      CO(0) => \red_reg[1]_i_300_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_669_n_0\,
      DI(2) => \red[1]_i_670_n_0\,
      DI(1) => \red[1]_i_671_n_0\,
      DI(0) => \red[1]_i_672_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_300_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_673_n_0\,
      S(2) => \red[1]_i_674_n_0\,
      S(1) => \red[1]_i_675_n_0\,
      S(0) => \red[1]_i_676_n_0\
    );
\red_reg[1]_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_305_n_0\,
      CO(2) => \red_reg[1]_i_305_n_1\,
      CO(1) => \red_reg[1]_i_305_n_2\,
      CO(0) => \red_reg[1]_i_305_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_677_n_0\,
      DI(2) => \red[1]_i_678_n_0\,
      DI(1) => \red[1]_i_679_n_0\,
      DI(0) => \red[1]_i_680_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_305_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_681_n_0\,
      S(2) => \red[1]_i_682_n_0\,
      S(1) => \red[1]_i_683_n_0\,
      S(0) => \red[1]_i_684_n_0\
    );
\red_reg[1]_i_335\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_335_n_0\,
      CO(2) => \red_reg[1]_i_335_n_1\,
      CO(1) => \red_reg[1]_i_335_n_2\,
      CO(0) => \red_reg[1]_i_335_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_689_n_0\,
      DI(2) => \red[1]_i_690_n_0\,
      DI(1) => \red[1]_i_691_n_0\,
      DI(0) => \red[1]_i_692_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_335_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_693_n_0\,
      S(2) => \red[1]_i_694_n_0\,
      S(1) => \red[1]_i_695_n_0\,
      S(0) => \red[1]_i_696_n_0\
    );
\red_reg[1]_i_340\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_340_n_0\,
      CO(2) => \red_reg[1]_i_340_n_1\,
      CO(1) => \red_reg[1]_i_340_n_2\,
      CO(0) => \red_reg[1]_i_340_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_697_n_0\,
      DI(2) => \red[1]_i_698_n_0\,
      DI(1) => \red[1]_i_699_n_0\,
      DI(0) => \red[1]_i_700_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_340_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_701_n_0\,
      S(2) => \red[1]_i_702_n_0\,
      S(1) => \red[1]_i_703_n_0\,
      S(0) => \red[1]_i_704_n_0\
    );
\red_reg[1]_i_345\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_345_n_0\,
      CO(2) => \red_reg[1]_i_345_n_1\,
      CO(1) => \red_reg[1]_i_345_n_2\,
      CO(0) => \red_reg[1]_i_345_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_705_n_0\,
      DI(2) => \red[1]_i_706_n_0\,
      DI(1) => \red[1]_i_707_n_0\,
      DI(0) => \red[1]_i_708_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_345_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_709_n_0\,
      S(2) => \red[1]_i_710_n_0\,
      S(1) => \red[1]_i_711_n_0\,
      S(0) => \red[1]_i_712_n_0\
    );
\red_reg[1]_i_350\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_350_n_0\,
      CO(2) => \red_reg[1]_i_350_n_1\,
      CO(1) => \red_reg[1]_i_350_n_2\,
      CO(0) => \red_reg[1]_i_350_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_715_n_0\,
      DI(2) => \red[1]_i_716_n_0\,
      DI(1) => \red[1]_i_717_n_0\,
      DI(0) => \red[1]_i_718_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_350_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_719_n_0\,
      S(2) => \red[1]_i_720_n_0\,
      S(1) => \red[1]_i_721_n_0\,
      S(0) => \red[1]_i_722_n_0\
    );
\red_reg[1]_i_377\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_377_n_0\,
      CO(2) => \red_reg[1]_i_377_n_1\,
      CO(1) => \red_reg[1]_i_377_n_2\,
      CO(0) => \red_reg[1]_i_377_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_729_n_0\,
      DI(2) => \red[1]_i_730_n_0\,
      DI(1) => \red[1]_i_731_n_0\,
      DI(0) => \red[1]_i_732_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_377_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_733_n_0\,
      S(2) => \red[1]_i_734_n_0\,
      S(1) => \red[1]_i_735_n_0\,
      S(0) => \red[1]_i_736_n_0\
    );
\red_reg[1]_i_382\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_382_n_0\,
      CO(2) => \red_reg[1]_i_382_n_1\,
      CO(1) => \red_reg[1]_i_382_n_2\,
      CO(0) => \red_reg[1]_i_382_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_737_n_0\,
      DI(2) => \red[1]_i_738_n_0\,
      DI(1) => \red[1]_i_739_n_0\,
      DI(0) => \red[1]_i_740_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_382_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_741_n_0\,
      S(2) => \red[1]_i_742_n_0\,
      S(1) => \red[1]_i_743_n_0\,
      S(0) => \red[1]_i_744_n_0\
    );
\red_reg[1]_i_407\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_407_n_0\,
      CO(2) => \red_reg[1]_i_407_n_1\,
      CO(1) => \red_reg[1]_i_407_n_2\,
      CO(0) => \red_reg[1]_i_407_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_753_n_0\,
      DI(2) => \red[1]_i_754_n_0\,
      DI(1) => \red[1]_i_755_n_0\,
      DI(0) => \red[1]_i_756_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_407_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_757_n_0\,
      S(2) => \red[1]_i_758_n_0\,
      S(1) => \red[1]_i_759_n_0\,
      S(0) => \red[1]_i_760_n_0\
    );
\red_reg[1]_i_412\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_412_n_0\,
      CO(2) => \red_reg[1]_i_412_n_1\,
      CO(1) => \red_reg[1]_i_412_n_2\,
      CO(0) => \red_reg[1]_i_412_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_762_n_0\,
      DI(2) => \red[1]_i_763_n_0\,
      DI(1) => \red[1]_i_764_n_0\,
      DI(0) => \red[1]_i_765_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_412_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_766_n_0\,
      S(2) => \red[1]_i_767_n_0\,
      S(1) => \red[1]_i_768_n_0\,
      S(0) => \red[1]_i_769_n_0\
    );
\red_reg[1]_i_417\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_417_n_0\,
      CO(2) => \red_reg[1]_i_417_n_1\,
      CO(1) => \red_reg[1]_i_417_n_2\,
      CO(0) => \red_reg[1]_i_417_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_771_n_0\,
      DI(2) => \red[1]_i_772_n_0\,
      DI(1) => \red[1]_i_773_n_0\,
      DI(0) => \red[1]_i_774_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_417_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_775_n_0\,
      S(2) => \red[1]_i_776_n_0\,
      S(1) => \red[1]_i_777_n_0\,
      S(0) => \red[1]_i_778_n_0\
    );
\red_reg[1]_i_422\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_422_n_0\,
      CO(2) => \red_reg[1]_i_422_n_1\,
      CO(1) => \red_reg[1]_i_422_n_2\,
      CO(0) => \red_reg[1]_i_422_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_780_n_0\,
      DI(2) => \red[1]_i_781_n_0\,
      DI(1) => \red[1]_i_782_n_0\,
      DI(0) => \red[1]_i_783_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_422_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_784_n_0\,
      S(2) => \red[1]_i_785_n_0\,
      S(1) => \red[1]_i_786_n_0\,
      S(0) => \red[1]_i_787_n_0\
    );
\red_reg[1]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_126_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp549_in\,
      CO(0) => \red_reg[1]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_127_n_0\,
      DI(0) => \red[1]_i_128_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_129_n_0\,
      S(0) => \red[1]_i_130_n_0\
    );
\red_reg[1]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_131_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_44_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp552_in\,
      CO(0) => \red_reg[1]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_132_n_0\,
      DI(0) => \red[1]_i_133_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_134_n_0\,
      S(0) => \red[1]_i_135_n_0\
    );
\red_reg[1]_i_447\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_447_n_0\,
      CO(2) => \red_reg[1]_i_447_n_1\,
      CO(1) => \red_reg[1]_i_447_n_2\,
      CO(0) => \red_reg[1]_i_447_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_790_n_0\,
      DI(2) => \red[1]_i_791_n_0\,
      DI(1) => \red[1]_i_792_n_0\,
      DI(0) => \red[1]_i_793_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_447_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_794_n_0\,
      S(2) => \red[1]_i_795_n_0\,
      S(1) => \red[1]_i_796_n_0\,
      S(0) => \red[1]_i_797_n_0\
    );
\red_reg[1]_i_452\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_452_n_0\,
      CO(2) => \red_reg[1]_i_452_n_1\,
      CO(1) => \red_reg[1]_i_452_n_2\,
      CO(0) => \red_reg[1]_i_452_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_798_n_0\,
      DI(2) => \red[1]_i_799_n_0\,
      DI(1) => \red[1]_i_800_n_0\,
      DI(0) => \red[1]_i_801_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_452_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_802_n_0\,
      S(2) => \red[1]_i_803_n_0\,
      S(1) => \red[1]_i_804_n_0\,
      S(0) => \red[1]_i_805_n_0\
    );
\red_reg[1]_i_457\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_457_n_0\,
      CO(2) => \red_reg[1]_i_457_n_1\,
      CO(1) => \red_reg[1]_i_457_n_2\,
      CO(0) => \red_reg[1]_i_457_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_806_n_0\,
      DI(2) => \red[1]_i_807_n_0\,
      DI(1) => \red[1]_i_808_n_0\,
      DI(0) => \red[1]_i_809_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_457_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_810_n_0\,
      S(2) => \red[1]_i_811_n_0\,
      S(1) => \red[1]_i_812_n_0\,
      S(0) => \red[1]_i_813_n_0\
    );
\red_reg[1]_i_462\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_462_n_0\,
      CO(2) => \red_reg[1]_i_462_n_1\,
      CO(1) => \red_reg[1]_i_462_n_2\,
      CO(0) => \red_reg[1]_i_462_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_815_n_0\,
      DI(2) => \red[1]_i_816_n_0\,
      DI(1) => \red[1]_i_817_n_0\,
      DI(0) => \red[1]_i_818_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_462_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_819_n_0\,
      S(2) => \red[1]_i_820_n_0\,
      S(1) => \red[1]_i_821_n_0\,
      S(0) => \red[1]_i_822_n_0\
    );
\red_reg[1]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_143_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_48_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp513_in\,
      CO(0) => \red_reg[1]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_144_n_0\,
      DI(0) => \red[1]_i_145_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_146_n_0\,
      S(0) => \red[1]_i_147_n_0\
    );
\red_reg[1]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_148_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_49_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp516_in\,
      CO(0) => \red_reg[1]_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_149_n_0\,
      DI(0) => \red[1]_i_150_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_151_n_0\,
      S(0) => \red[1]_i_152_n_0\
    );
\red_reg[1]_i_511\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_511_n_0\,
      CO(2) => \red_reg[1]_i_511_n_1\,
      CO(1) => \red_reg[1]_i_511_n_2\,
      CO(0) => \red_reg[1]_i_511_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_823_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_824_n_0\,
      DI(0) => \red[1]_i_825_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_511_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_826_n_0\,
      S(2) => \red[1]_i_827_n_0\,
      S(1) => \red[1]_i_828_n_0\,
      S(0) => \red[1]_i_829_n_0\
    );
\red_reg[1]_i_515\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_515_n_0\,
      CO(2) => \red_reg[1]_i_515_n_1\,
      CO(1) => \red_reg[1]_i_515_n_2\,
      CO(0) => \red_reg[1]_i_515_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_830_n_0\,
      DI(2) => pixelHorz(7),
      DI(1) => '0',
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_red_reg[1]_i_515_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_831_n_0\,
      S(2) => \red[1]_i_832_n_0\,
      S(1) => \red[1]_i_833_n_0\,
      S(0) => \red[1]_i_834_n_0\
    );
\red_reg[1]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_155_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_52_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp504_in\,
      CO(0) => \red_reg[1]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_156_n_0\,
      DI(0) => \red[1]_i_157_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_158_n_0\,
      S(0) => \red[1]_i_159_n_0\
    );
\red_reg[1]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_160_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_53_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp501_in\,
      CO(0) => \red_reg[1]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_161_n_0\,
      DI(0) => \red[1]_i_162_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_163_n_0\,
      S(0) => \red[1]_i_164_n_0\
    );
\red_reg[1]_i_530\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_530_n_0\,
      CO(2) => \red_reg[1]_i_530_n_1\,
      CO(1) => \red_reg[1]_i_530_n_2\,
      CO(0) => \red_reg[1]_i_530_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_835_n_0\,
      DI(0) => \red[1]_i_836_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_530_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_837_n_0\,
      S(2) => \red[1]_i_838_n_0\,
      S(1) => \red[1]_i_839_n_0\,
      S(0) => \red[1]_i_840_n_0\
    );
\red_reg[1]_i_534\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_534_n_0\,
      CO(2) => \red_reg[1]_i_534_n_1\,
      CO(1) => \red_reg[1]_i_534_n_2\,
      CO(0) => \red_reg[1]_i_534_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_841_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_842_n_0\,
      DI(0) => \red[1]_i_843_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_534_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_844_n_0\,
      S(2) => \red[1]_i_845_n_0\,
      S(1) => \red[1]_i_846_n_0\,
      S(0) => \red[1]_i_847_n_0\
    );
\red_reg[1]_i_557\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_557_n_0\,
      CO(2) => \red_reg[1]_i_557_n_1\,
      CO(1) => \red_reg[1]_i_557_n_2\,
      CO(0) => \red_reg[1]_i_557_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_852_n_0\,
      DI(2) => \red[1]_i_853_n_0\,
      DI(1) => '0',
      DI(0) => \red[1]_i_854_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_557_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_855_n_0\,
      S(2) => \red[1]_i_856_n_0\,
      S(1) => \red[1]_i_857_n_0\,
      S(0) => \red[1]_i_858_n_0\
    );
\red_reg[1]_i_559\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_559_n_0\,
      CO(2) => \red_reg[1]_i_559_n_1\,
      CO(1) => \red_reg[1]_i_559_n_2\,
      CO(0) => \red_reg[1]_i_559_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_859_n_0\,
      DI(0) => \red[1]_i_860_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_559_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_861_n_0\,
      S(2) => \red[1]_i_862_n_0\,
      S(1) => \red[1]_i_863_n_0\,
      S(0) => \red[1]_i_864_n_0\
    );
\red_reg[1]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_170_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_58_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp537_in\,
      CO(0) => \red_reg[1]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_171_n_0\,
      DI(0) => \red[1]_i_172_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_173_n_0\,
      S(0) => \red[1]_i_174_n_0\
    );
\red_reg[1]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_175_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_59_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp540_in\,
      CO(0) => \red_reg[1]_i_59_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_176_n_0\,
      DI(0) => \red[1]_i_177_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_178_n_0\,
      S(0) => \red[1]_i_179_n_0\
    );
\red_reg[1]_i_595\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_595_n_0\,
      CO(2) => \red_reg[1]_i_595_n_1\,
      CO(1) => \red_reg[1]_i_595_n_2\,
      CO(0) => \red_reg[1]_i_595_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \^q\(3),
      DI(0) => \red[1]_i_869_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_595_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_870_n_0\,
      S(2) => \red[1]_i_871_n_0\,
      S(1) => \red[1]_i_872_n_0\,
      S(0) => \red[1]_i_873_n_0\
    );
\red_reg[1]_i_599\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_599_n_0\,
      CO(2) => \red_reg[1]_i_599_n_1\,
      CO(1) => \red_reg[1]_i_599_n_2\,
      CO(0) => \red_reg[1]_i_599_n_3\,
      CYINIT => \red[1]_i_581_n_0\,
      DI(3) => \red[1]_i_874_n_0\,
      DI(2) => \red[1]_i_875_n_0\,
      DI(1) => '0',
      DI(0) => \red[1]_i_876_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_599_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_877_n_0\,
      S(2) => \red[1]_i_878_n_0\,
      S(1) => \red[1]_i_879_n_0\,
      S(0) => \red[1]_i_880_n_0\
    );
\red_reg[1]_i_636\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_636_n_0\,
      CO(2) => \red_reg[1]_i_636_n_1\,
      CO(1) => \red_reg[1]_i_636_n_2\,
      CO(0) => \red_reg[1]_i_636_n_3\,
      CYINIT => \red[1]_i_485_n_0\,
      DI(3) => \red[1]_i_881_n_0\,
      DI(2) => pixelHorz(7),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_red_reg[1]_i_636_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_882_n_0\,
      S(2) => \red[1]_i_883_n_0\,
      S(1) => \red[1]_i_884_n_0\,
      S(0) => \red[1]_i_885_n_0\
    );
\red_reg[1]_i_638\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_638_n_0\,
      CO(2) => \red_reg[1]_i_638_n_1\,
      CO(1) => \red_reg[1]_i_638_n_2\,
      CO(0) => \red_reg[1]_i_638_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_886_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_887_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_638_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_888_n_0\,
      S(2) => \red[1]_i_889_n_0\,
      S(1) => \red[1]_i_890_n_0\,
      S(0) => \red[1]_i_891_n_0\
    );
\red_reg[1]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_184_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_64_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp581_in\,
      CO(0) => \red_reg[1]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_185_n_0\,
      DI(0) => \red[1]_i_186_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_187_n_0\,
      S(0) => \red[1]_i_188_n_0\
    );
\red_reg[1]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_189_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_65_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp584_in\,
      CO(0) => \red_reg[1]_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_190_n_0\,
      DI(0) => \red[1]_i_191_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_65_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_192_n_0\,
      S(0) => \red[1]_i_193_n_0\
    );
\red_reg[1]_i_653\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_653_n_0\,
      CO(2) => \red_reg[1]_i_653_n_1\,
      CO(1) => \red_reg[1]_i_653_n_2\,
      CO(0) => \red_reg[1]_i_653_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_892_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \red[1]_i_893_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_653_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_894_n_0\,
      S(2) => \red[1]_i_895_n_0\,
      S(1) => \red[1]_i_896_n_0\,
      S(0) => \red[1]_i_897_n_0\
    );
\red_reg[1]_i_657\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_657_n_0\,
      CO(2) => \red_reg[1]_i_657_n_1\,
      CO(1) => \red_reg[1]_i_657_n_2\,
      CO(0) => \red_reg[1]_i_657_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2 downto 1) => B"00",
      DI(0) => \^q\(1),
      O(3 downto 0) => \NLW_red_reg[1]_i_657_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_898_n_0\,
      S(2) => \red[1]_i_899_n_0\,
      S(1) => \red[1]_i_900_n_0\,
      S(0) => \red[1]_i_901_n_0\
    );
\red_reg[1]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_66_n_0\,
      CO(2) => \red_reg[1]_i_66_n_1\,
      CO(1) => \red_reg[1]_i_66_n_2\,
      CO(0) => \red_reg[1]_i_66_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_194_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_195_n_0\,
      DI(0) => \red[1]_i_196_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_197_n_0\,
      S(2) => \red[1]_i_198_n_0\,
      S(1) => \red[1]_i_199_n_0\,
      S(0) => \red[1]_i_200_n_0\
    );
\red_reg[1]_i_661\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_661_n_0\,
      CO(2) => \red_reg[1]_i_661_n_1\,
      CO(1) => \red_reg[1]_i_661_n_2\,
      CO(0) => \red_reg[1]_i_661_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \^q\(3),
      DI(0) => \red[1]_i_902_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_661_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_903_n_0\,
      S(2) => \red[1]_i_904_n_0\,
      S(1) => \red[1]_i_905_n_0\,
      S(0) => \red[1]_i_906_n_0\
    );
\red_reg[1]_i_665\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_665_n_0\,
      CO(2) => \red_reg[1]_i_665_n_1\,
      CO(1) => \red_reg[1]_i_665_n_2\,
      CO(0) => \red_reg[1]_i_665_n_3\,
      CYINIT => '1',
      DI(3) => \red[1]_i_907_n_0\,
      DI(2) => '0',
      DI(1) => \red[1]_i_908_n_0\,
      DI(0) => \red[1]_i_909_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_665_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_910_n_0\,
      S(2) => \red[1]_i_911_n_0\,
      S(1) => \red[1]_i_912_n_0\,
      S(0) => \red[1]_i_913_n_0\
    );
\red_reg[1]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[1]_i_70_n_0\,
      CO(2) => \red_reg[1]_i_70_n_1\,
      CO(1) => \red_reg[1]_i_70_n_2\,
      CO(0) => \red_reg[1]_i_70_n_3\,
      CYINIT => '1',
      DI(3) => pixelHorz(7),
      DI(2) => '0',
      DI(1) => \red[1]_i_201_n_0\,
      DI(0) => \red[1]_i_202_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \red[1]_i_203_n_0\,
      S(2) => \red[1]_i_204_n_0\,
      S(1) => \red[1]_i_205_n_0\,
      S(0) => \red[1]_i_206_n_0\
    );
\red_reg[1]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_207_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_75_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp466_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_208_n_0\
    );
\red_reg[1]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_209_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_76_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp464_in\,
      CO(0) => \red_reg[1]_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_210_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_211_n_0\,
      S(0) => \red[1]_i_212_n_0\
    );
\red_reg[1]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_213_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_77_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp478_in\,
      CO(0) => \red_reg[1]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_214_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_77_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_215_n_0\,
      S(0) => \red[1]_i_216_n_0\
    );
\red_reg[1]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_217_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp476_in\,
      CO(0) => \red_reg[1]_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_218_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_219_n_0\,
      S(0) => \red[1]_i_220_n_0\
    );
\red_reg[1]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_225_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_82_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp416_in\,
      CO(0) => \red_reg[1]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red[1]_i_226_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_82_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_227_n_0\,
      S(0) => \red[1]_i_228_n_0\
    );
\red_reg[1]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_229_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_83_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/geqOp418_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pixelHorz(10),
      O(3 downto 0) => \NLW_red_reg[1]_i_83_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_230_n_0\
    );
\red_reg[1]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_233_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_87_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp495_in\,
      CO(0) => \red_reg[1]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_234_n_0\,
      DI(0) => \red[1]_i_235_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_236_n_0\,
      S(0) => \red[1]_i_237_n_0\
    );
\red_reg[1]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_238_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_88_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp498_in\,
      CO(0) => \red_reg[1]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_239_n_0\,
      DI(0) => \red[1]_i_240_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_88_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_241_n_0\,
      S(0) => \red[1]_i_242_n_0\
    );
\red_reg[1]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_245_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_92_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/leqOp489_in\,
      CO(0) => \red_reg[1]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_246_n_0\,
      DI(0) => \red[1]_i_247_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_248_n_0\,
      S(0) => \red[1]_i_249_n_0\
    );
\red_reg[1]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_250_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_93_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp492_in\,
      CO(0) => \red_reg[1]_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red[1]_i_251_n_0\,
      DI(0) => \red[1]_i_252_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_253_n_0\,
      S(0) => \red[1]_i_254_n_0\
    );
\red_reg[1]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_255_n_0\,
      CO(3 downto 1) => \NLW_red_reg[1]_i_94_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scoFace/leqOp482_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[1]_i_94_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red[1]_i_256_n_0\
    );
\red_reg[1]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_257_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_95_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp484_in\,
      CO(0) => \red_reg[1]_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_258_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_95_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_259_n_0\,
      S(0) => \red[1]_i_260_n_0\
    );
\red_reg[1]_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[1]_i_263_n_0\,
      CO(3 downto 2) => \NLW_red_reg[1]_i_99_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \scoFace/geqOp430_in\,
      CO(0) => \red_reg[1]_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pixelHorz(10),
      DI(0) => \red[1]_i_264_n_0\,
      O(3 downto 0) => \NLW_red_reg[1]_i_99_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \red[1]_i_265_n_0\,
      S(0) => \red[1]_i_266_n_0\
    );
signalBRAMCh1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => pixelHorz(9),
      I1 => pixelHorz(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I3 => pixelHorz(6),
      I4 => pixelHorz(8),
      I5 => pixelHorz(10),
      O => addrb(5)
    );
signalBRAMCh1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => addrb(0)
    );
signalBRAMCh1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => pixelHorz(8),
      I1 => pixelHorz(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I3 => pixelHorz(7),
      I4 => pixelHorz(9),
      O => addrb(4)
    );
signalBRAMCh1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => pixelHorz(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I2 => pixelHorz(6),
      I3 => pixelHorz(8),
      O => addrb(3)
    );
signalBRAMCh1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => pixelHorz(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I2 => pixelHorz(7),
      O => addrb(2)
    );
signalBRAMCh1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I1 => pixelHorz(6),
      O => addrb(1)
    );
v_activeArea_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^e\(0),
      I1 => v_activeArea_i_3_n_0,
      I2 => v_cnt_reg(4),
      I3 => \v_cnt[6]_i_2_n_0\,
      I4 => v_cnt_reg(1),
      I5 => \^v_cnt_reg[7]_1\,
      O => v_activeArea06_out
    );
v_activeArea_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => v_cnt_reg(9),
      I2 => v_cnt_reg(0),
      O => v_activeArea_i_3_n_0
    );
v_activeArea_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => v_activeArea_reg_0,
      Q => v_activeArea,
      R => \pixelVert_reg[0]_0\
    );
\v_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^v_cnt_reg[7]_0\,
      I1 => s00_axi_aresetn,
      O => \v_cnt[10]_i_1_n_0\
    );
\v_cnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \v_cnt[10]_i_5_n_0\,
      I1 => \^h_cnt_reg[10]_0\(0),
      I2 => h_cnt_reg(4),
      I3 => h_cnt_reg(3),
      I4 => \v_cnt[10]_i_6_n_0\,
      O => \^e\(0)
    );
\v_cnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => v_cnt_reg(10),
      I1 => v_cnt_reg(9),
      I2 => \v_cnt[10]_i_7_n_0\,
      O => \plusOp__0__0\(10)
    );
\v_cnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^e\(0),
      I1 => \v_cnt[10]_i_8_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(5),
      O => \^v_cnt_reg[7]_0\
    );
\v_cnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => h_cnt_reg(2),
      I1 => h_cnt_reg(0),
      I2 => \^h_cnt_reg[10]_0\(2),
      I3 => \^h_cnt_reg[10]_0\(1),
      O => \v_cnt[10]_i_5_n_0\
    );
\v_cnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => h_cnt_reg(6),
      I1 => h_cnt_reg(5),
      I2 => h_cnt_reg(7),
      I3 => h_cnt_reg(1),
      O => \v_cnt[10]_i_6_n_0\
    );
\v_cnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => \v_cnt[9]_i_2_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(5),
      O => \v_cnt[10]_i_7_n_0\
    );
\v_cnt[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => v_cnt_reg(9),
      I2 => v_cnt_reg(10),
      I3 => v_cnt_reg(0),
      I4 => \v_cnt[6]_i_2_n_0\,
      I5 => \v_cnt[10]_i_9_n_0\,
      O => \v_cnt[10]_i_8_n_0\
    );
\v_cnt[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(4),
      O => \v_cnt[10]_i_9_n_0\
    );
\v_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      O => \plusOp__0__0\(1)
    );
\v_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(0),
      O => \v_cnt[2]_i_1_n_0\
    );
\v_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => v_cnt_reg(3),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(1),
      I3 => v_cnt_reg(2),
      O => \plusOp__0__0\(3)
    );
\v_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(1),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(3),
      O => \v_cnt[4]_i_1_n_0\
    );
\v_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(4),
      I2 => v_cnt_reg(3),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(1),
      I5 => v_cnt_reg(0),
      O => \v_cnt[5]_i_1_n_0\
    );
\v_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(6),
      I1 => v_cnt_reg(5),
      I2 => v_cnt_reg(0),
      I3 => v_cnt_reg(1),
      I4 => \v_cnt[6]_i_2_n_0\,
      I5 => v_cnt_reg(4),
      O => \v_cnt[6]_i_1_n_0\
    );
\v_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(3),
      O => \v_cnt[6]_i_2_n_0\
    );
\v_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => \v_cnt[9]_i_2_n_0\,
      I2 => v_cnt_reg(5),
      I3 => v_cnt_reg(6),
      O => \plusOp__0__0\(7)
    );
\v_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => \v_cnt[9]_i_2_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      I4 => v_cnt_reg(5),
      O => \v_cnt[8]_i_1_n_0\
    );
\v_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => v_cnt_reg(9),
      I1 => v_cnt_reg(5),
      I2 => v_cnt_reg(6),
      I3 => v_cnt_reg(7),
      I4 => \v_cnt[9]_i_2_n_0\,
      I5 => v_cnt_reg(8),
      O => \plusOp__0__0\(9)
    );
\v_cnt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(3),
      I4 => v_cnt_reg(4),
      O => \v_cnt[9]_i_2_n_0\
    );
\v_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \pixelVert[0]_i_1_n_0\,
      Q => v_cnt_reg(0),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(10),
      Q => v_cnt_reg(10),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(1),
      Q => v_cnt_reg(1),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[2]_i_1_n_0\,
      Q => v_cnt_reg(2),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(3),
      Q => v_cnt_reg(3),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[4]_i_1_n_0\,
      Q => v_cnt_reg(4),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[5]_i_1_n_0\,
      Q => v_cnt_reg(5),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[6]_i_1_n_0\,
      Q => v_cnt_reg(6),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(7),
      Q => v_cnt_reg(7),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \v_cnt[8]_i_1_n_0\,
      Q => v_cnt_reg(8),
      R => \v_cnt[10]_i_1_n_0\
    );
\v_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^e\(0),
      D => \plusOp__0__0\(9),
      Q => v_cnt_reg(9),
      R => \v_cnt[10]_i_1_n_0\
    );
vs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^e\(0),
      I1 => vs_i_4_n_0,
      I2 => v_cnt_reg(10),
      I3 => v_cnt_reg(9),
      I4 => v_cnt_reg(0),
      O => \v_cnt_reg[10]_0\
    );
vs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(3),
      I3 => \pixelVert[6]_i_2_n_0\,
      I4 => v_cnt_reg(9),
      I5 => v_cnt_reg(10),
      O => \v_cnt_reg[4]_0\
    );
vs_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^v_cnt_reg[7]_1\,
      I1 => v_cnt_reg(2),
      I2 => v_cnt_reg(3),
      I3 => v_cnt_reg(1),
      I4 => v_cnt_reg(4),
      O => vs_i_4_n_0
    );
vs_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => vs_reg_0,
      Q => vsync,
      S => \pixelVert_reg[0]_0\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aMT3usC6uizzcwnzOCX4OsS16Ob+YxFcsGovFpFklbnaIaD1S0lVdxenTwHPp6ByIEi+ehwr6Rgg
z/3AlTheI5NFTM8ihiMA18/wmUxI7EbaftJACA1LykUKCuj5myy0T+DACuv3sGYIZS38TZTZnnBC
FGAlvTZmRWs+JzneH3o=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lR9ZerhYSAb39nzEkeYvhnwEs5t9y/+yTDf8KuoUtR1BGeHZq8pA/YxtjzQLtaOW1R1IQUb0FtSI
e3CYAb7WHYbIjcpw3vKHvW1SqcGn9CMGa556CYKmD2oF12Kow8xRaFvMSBUVxX7HsHxNWnRd+PU1
+C0YayU2KFIY/7Yl6cZ5luAzhw/6SW3PFYUIyyqWy5MCIXweHOwQR2IpQEdlDur5nluN7i7BeB+i
fxwwHh8TU/g7T4mhZFkiTuBKdLAtQOjxWxzqTMxgcuAjlTylY16FgMFOASdvvSbqBZJjbxMdVloU
rYjS8O/8rWktv8GXcaIdBJ2BRj01q7jsChsbwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qvl63GHz9mq2xOB7elt/vAQ7URLGdD1Lkcz7f3Wtw31dwjjjbP62Ny/Jr6OmBIheWlgejx38qxAT
TrHiiEyjKmGcnPn1Tn2n+cH4RAxCbOFnCI9n6+YsYMTe9JkplGhGGr39SkFgJz0I2IKpPsuqTjCj
rhf49TAryNMQeRpREJA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MA+9Ro+dh339m0iZrkKbqTKN8gQ5xkxN/SPCfhkOn+5jjgCTS5IOKLHil+HsZDjX333ebxnornwG
MOBxyEdFfLM8SA+bs2r41J/j0af2VVMmCM3hOh8JmZxB4X9Jg/glegNCbvwzqxMbOQNEy+zt7j5t
TFVD82RtPFmYVVYZZyll/WvAA+0aVpyjzLCIM1GznFky0RWLv65Wp4MJJnNRRrtG3muMznVO/u2s
tACsJ9jzv9M0IlMYjYH9BixhG6cZX02I4LEXXaPkhdOINlMMhsbArXtc9NphzmS4bY1/1yF1D6YD
EKLyS2Sr3HDl0O/lefN+jvfG8iKuVl55PNNrVQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wpMTg7STjFkUDhOqdNPa0FHXTnHQgKmhvqDv+rRVBvMiQ8O7u8oj7ibITq3o+jugJsMJ60B410gQ
JFTcqCJKYmYJvqi8rPLLOYDmFG6ZLP/Ixr3n62IyIaCeDltBahi3yV009QN0X+iuzuFCL+Y7g9ff
IvAgyBly+Z3Itv2H9EJMZPMl17Sa7IkgjmWqzVXIKNMKn0iDVYsQw6ZgzQDYQ8N8IvTIEggU3/lh
6Nf0hV0ev3qOv/2P+4w0U766Ux3yLuzPJSI7bKm3/ip9NjhOytxOiKKqVXhKG8dzbbuS5u3EE/eq
q6YxkL7gpvNltVqqBnJB6vHSyWrD6+MqsCtR9A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q7Q4SSp70lxFryaopuic9VVP/Ire0pSsPEIMYdURBAczC7ShkuYeV02U7L3BlAiyBE4vBKcwYSQd
cWiaj8sVP7q4kxoRHKxLV1R5PIO6l4DsLWE2E+1MLyUPME0w5KTular/oX8EPCJ5n/8VCtW7x4Vf
dpeyki1/IAPJkAyi3zVZKHzgKhEwnZaZZtZYuMWoPZMt4V38sAcE42Raf+7yfFWG5HO74JY6iEnW
gJeRk58K+avB/XLF2/j2RQZfjTYizrprT2tUMBK6e7DRWZZtk8AOcsMhUikev44IFGNbNXjP8BXC
0J3y3P7pCFT6l+saU83nRwi/H25fSA34diJtNw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/8ooC+s+6nfvfa1+oBhsvYWLJjFgp83DI1kNyOi5Am+ugPbGRmgGZudfyo6yw6Yd5gGbLm5aToQ
5G4cGF5HaXD5TU6A0ZZFMTIbzFLE76JMjjIxX8JcaJIZpSmrXqlru8l5gDINUEAmwUY3mRQnjcGJ
0Z+kMRH8iAEF+gEviPiFZSBbJeOPqivIS217kimQJX3BeNbNPQTP+GUidcRywpGMh5avxtA0kDRO
F9SoCSyTm9hr2v9hsK1IUAYQLb7n2/R+z5YNKNzt1oN4qgJH1wZfdI8if2K8+ohyOdnxrrgJOWdj
cOqr7cGqEOYfBMTIQeHVZzb7NGWVN+9B8XSUaQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
FLPvOUNRWNW2GU+FEGmt2XWthOT5bY/31DRbol2cUmEGNF6b2XzpCosNKGx/o2n6sQvGP39KRFCs
nJu0ihe2dUGee9nEZZUcpwPjnEfXVI3yJaRVYy8iL+rm59lXq0jX4sjAPieDvv8shgAnoXLTZGlq
K+2c1JhaHt+nFi27TDrYar/+P8nP1MhocOS7BjzCvSs0foEXj92/qD+71Sm/LqGr8cjlH2qTJJ8B
ynxoH6iT+bksVA2VbtPT9o6h1kJ/zwP4wcsL9l+qSlJhd4GI11JPux26DlNyIi41WmufQcfiT0PB
r6O9+0E9lV9ODwKdjaxfZRK29rjKeq2yr0jWhMV38XKKqHAJli7MIypGRXcCo+u89H87KgYt+ebw
s3foIqCe0JKR57WzI8VD6XdNtOL8eBxK539oemx4vkE0cGYECZKYru6A2hPeZOYDD5eyWSUlQl1R
EciK49WM8HnssyRVcmE6di6bISMbVi0TZG/v98bz+9UZa8DtqMVYH0tz

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fphquQOeFuqByo36Gh2C1zEC1J6u9swSMbMzsKldIvLm+SZ6/hr/N8KJ/G2vBABzX6UtbVuP1ZXx
AxdftP4Aqis1B3Bs6989aQG9eo0SOHA7r6aFLtFb3qoD5Pvqw4aVNU4z4EtTpFpn/jCWD21lKROf
q5X32HRfFq1jwqod+9vIbUNRRzz5y9VHvXfacZlxDazSPmcCF4hxB1KqWqT44KmYVkDedgkgnYgb
ZGidHnTb3W7C8tSqC9ac4kNJCL429QndtddweESJNlpX+65pt9Irok9pkOodwoj0QScswOIFjhBZ
/GrzZLQcFWiD3gXRU4DazzxQnGdRH4qEIRWziw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1lUYYHPCt1BUJOvcBbgMU2GSQiqfxItz4ntieMaenjrtsE9SLwaU6xB0tBl8Atw5yP/RRNww1kX/
9uZbTz5He3r9mPVt+mGxB4N3f9BbCrQRb4USVPgKO/+vWUfMQERGklScy0+fz75WuxH74CjRUoDI
8iyssb2cUNnfDe13jIoI8gM1w4w/Pkxkmb6Mef53QMxacHAWEZeytcH3fuL/adO263D8P90U3XJv
vBXJmbjkRVi9qzjBzfMxuOy2KbZaZgR3BLzaffIfFnMwg/Rb8sGls5pQsZv5jL2wk3+Bj3OXBYdd
pDyjGoalJBzObKzd/t15kNHwY4FXYFcZLQPncw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YRmSEzaa2WFVvMH1BwWc1TIUpVbzSEIP0VbI6n0sEgct/X4PiTfMQmK1jBVCaISIzwBxscKQwZOt
mb/nmINGg6I7ih39LSbBMtx6cdCUiyaLkPeRbqfyPpKhvnUIFmdKVvTd1dYzxeOeuDnhSVaBaAcN
3lngSg7lIbmhLIGjC29yQrBTiLArbVZi6IRGronMK51e3UrYa6GspsznhiuRcXjEb4bHKrJ2CM5Z
BUwA+E9949sQgyOagFZbLVle2ESbwBaoxcAPn2gxfRHlT0leqyLgUGDZLsfArzGzw9BTGzyEG2TR
XOrKFNYRfMXMrnGsBM7acIelY4LdAMgsKgDH/A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 36208)
`protect data_block
ypDVuIyGapq+Dyaneiat2VW9CuLogocjdPsMHmhkLLHZlH0NyO/YVwXXrMy5lYYSYgxxcSowMNQf
SC2KK4dPc3ITc9Mwx6KqYH71oBxFxKqbEq6vrOqnRx/nAMr6+ztx+ZcrfOGOjI37kgh1DjbReSv3
4b9ZahvCra9tdK8bGbg5Uib/f4Cgv25o72ui3g6cUs8bw5C6fCaY8OAhdCar29qg6kpZ2eio9lWH
xH786mXCgW1XFpfHs6Y4trvBS2CitdqqBaMLMLeZq+0sbLbI2IINbzZlG4xUKA2BQyI5mqvtdDXb
f1XfubnZCVreXAVPTk+XL286mdr8IS9m7p904o1ZcU8NlRgk+rbc/ed7JzhrbTjUXkuyJ2widSX8
Y1zQMagIagDMKq/cVonTVu0JUa+5Fyaq0pdB0FogSfCF4wQwvtJg/IBXyy9m/ZWDO4CS8D2ZD3y2
53awWP7ZhVl5EZ7a0B/lL0EohLZAjlSHRsqlSpPm1TaxSjWas7EWKax4EglEQFTQI+N0CXXE8kkp
PSo/iSclzpLPsrQiTxd2/dH1T6g7yLxWdGTeneRWd8s3XxMjSX1dGx9rKaOQ43BWrK6Wma0lNyBo
yoP8pg0V587Ublev0W1M8HDtPjSSi9IL1nQn3BtGi3SraKtMfP5PjGYCx7N6pOFbW4gT7TEpeMfC
RRQ+sksJiRgScgKns/HBujqeL5Ao05U3jCgoolk3X2C1LjJtR8OgqiQK/RO3jpvrds3kqT8VdaeC
yAFurFlyOQxWw40nXZF3v74K4wVzif6Wl8jNG+8f+uMV+anLV4jW3p/lrGgVBr3f2SprjCNht62r
p49+4BYrmQCesSvaV9QIzu25fSiqqxDza2F4eXWi9MRYxrf1Tp8mtAMjO1+59456jhpTEvehSJs6
K/TmS5Yb0FkRShNod35SjUQaa3R2Ozfn5mTqM7+gaYC/UemSirH2cyHyAiyWFDafadnqFXN43s2a
TeBRCi5q7Gf78tTDEKFGKRMiWS2/biovB4f7SrGhwJoLKtvy/0G7SPyIw+DnDi5bTqtDMLoNBlIU
8UTvpELWNvjt5IpGlzRTOnAmcUMAWrzIY3VDmPrbwDQ+GEtuNk9+yYGPmnTgRsA9b2aoVc4I/NnL
DRi3BGJKdZmJrtwEB+pyKEQOZf7IWaMDv5S9xc2OJXpoovQyM7w/QTTV+iA2S+lIvQCAVtU8j0fP
ItKKCT3vrK0QKEOSytR11xjxejCwkK5kKASdwGsy582JsBgnjbEQ5dGjVtg3rNKG7b1k36IZY866
Cbdm2uWayiwIzgy/gnoNCw5diQJPFL7XJydjQy3Qm0GIBpLR5u3l07X/QNm+qQ4K3PeY+3HXGEu7
XXzWeSL3/D1g1bKdMldxJ9upSAHeRHKeN22woEGdZYwUKqCiMGiDaEtvUXZkKy+NvvN29L0r2z8h
Ru+h4gNLa9XW3H943c44i3Z4HN/NeXhgkuVubCFFF5nnSNXv4mNbgtX6E/6yGwqVzwuviHH8EUx1
nC1eexvQVWMgMKwbW2bvlXR6cjvoAPpqUWrlj25ijw65wWzG9OXiwtfqHVf2aWEWvmItJMvAww4U
IQWXgVC67EcFLs8AaCNZi38xkSLsvxBsZaVW5mz/CviYr+jG54N5OacuyH73dUHP6zo7qEXhE81Z
a2oth+7ozwoMD8bfrS0ExS5AL/zHOShH5/155yykSiMwUKSQgL9eDm9MB3gO+8KqKK9Clkzpi+XU
aIit65ki6jG8qZLt0U4i5mk0gGp8US+s18jDQ6xhaIYw1GEzdrsFqTkkURG/JDRoAzeQUuRfyHTq
qMto7qxqqaSyiQHWNl9a+qK5+oArXDCaT0aZzaD/C+hyJxJyjxDGUulBRYEHRJ/uvRqflxkdV7Ti
zLwL3H7ZReBYrn5LDppxVuY2PVkmjX7rA/lptTbQcvi69PbUPdVn3K1q8MT5wBYoABZChcmD+a25
3Dvqxzs4whkUhNZY5LwkM+Fv0u5tuZwRS+BD66BTcvDfKyMItZqy0l0lxPZYFCR2PlV4sUnv4xYn
joto+dqihT+HoK1yHe2NfXmrr81vPDA+2IBTdI3H8aKoqGvtVzI3vlkvDHT4ghSh9NPvFgPypnTI
3JaxQB2J05F9/DLFTOHUvsYMNEYA2xBK2BDvIRIgfz37282lX1RM8PU/m+yX/XPv+jw1jzugDY7+
Y2y95xXiQy9UIQeqfG0kYRJLOGy0bbtgd7b31dAvAV3Vrpfzy3Iee63tZlf51U8/29t/Sw7PIuM3
G7GYkGyAQfewrk11eSicSrLOdQp+GR1q6AE+sEanPu9M+QUJavu9lDLnOF86o47ZhAQNp2ZqzrDO
oGmQbg9Qudy157XmNkbRdTXs3O4e5fC+x3Uq6VOOWDvYNUUFg0fJ0nkZX2EE3gzIH/ZRQ98zPQ5t
KBdlqz4SQGlyG7x4Q4cFpLo30Li/c6lY6BTYFO9bk9Azk/KO6I+LpxZE742H1CaWyFtanoSTGmb2
DVKlnzH0zYjhdPmnh4A1XwVap3F+OEzfYpAtYGPR0WEeyOJL80tqPCSJSzAA3I6A28YMn6q4H47T
YmmmmLUvNGF/8g1rT0CB9kUKiEw7aRvMx2rXHAf1ovzQb25nvTmrKi4RMBXBVygVCiuyZxYvQS5V
0xn9K/+asiXhY4RF7R3OX2c95ZmxnpQlw0fgcV6vyMd1ISmRLRbHhnr+4Uyr1rzftP9awdP9roNj
EUA8oSr/6T10jVbkA6ptwChrOvtm0BLEj+ZWg8LUVFODBw1Eo6tYiHl0dJEIB/QKSVUTl61ZGEwv
p+WsIMiSa1lTPvp6TK9hVTNX9P/9+FnMPEGVwA42rVx3qTBQq1byfjL68p5OxeNP5B7XCPTTiUj7
IrKIfJNiuf1rIre56SjR4Qsh5PRbyXRkfqXiKH/o5YhzbnMkFyaHejvladGflD9Wrl34AcPM3Ney
oM4EsMYZ5stgBPo2p28K1n6MxAbZS9H1AJ/kZUGKdU/+ARQY5etmV49BavthEixgOtPm7H4t60nc
GGGOEUhakPVx8+6kMGPEqchmIHWsShiEFz+7jwsEFpEH4w6go9zIPqOVhy1FUsPQVkIoP5voO+02
Fw8Nh23NWt60hQxZRrqV0hyabz5ozrOTDk5pkHkS653YpwoC7GZFpzUC2aWlbEog8UpATSddkLrO
AIReFUhRzXt7br2uKA/dzzCahcCQcu80JNY6vyx4/DeBjhL9gdTnwe3sSN7M5phK6bjHs6vDR0gk
GHSWE52aYlyxBM2rTRHTGL+XxV1QXb/2kYPUitdwlTgL+nAlSWci7j0UuhAl3U5ML2eG1ciInXKo
/tpe3Z0IkLEVgbxx2XZDn4hNrxyv78fK9sOW8VOlJ36Zwv4CabSpssBh3aIo0kZ0I24Ztre8GwKE
ejC9fOu2VvHsE3c7Jwg38yBnE7VTD+IR6dc8iBTZRD2CuH8pNHBK6Zfcy8vhfejCeUG86WDxWtI0
2hbG76Z++OedrGgIPLxwXMrg+Em+2T9e4OygLTY9vj0svGTfsUzenuOPSmn6VFSKJIKeD2XCOzgG
dGvjSYey5EgRWGKYzbhtBQrz5yNvbLs1TkyacWOee4tdTTdLxf6y4EaW2xBhnBO9M+1zm5ImjfO5
c4Y/JUfU9RbnN9WOL3a2EtHLMxSwDIkd5C2qnboeBJGfpIb19uGK//yYKMUWEvthJPQTdE+NltCP
QuJRTtCJuZ2tkrid2wW1ca2ZEfuA5FXOQ4CF570jvmMdmcwKCVIEn4p+5qKS7sxgU9fH5faFIvb/
UNjwL6QxqWAaFo1y6Pecn1hmrzDxYC51WkDaxlyRUVgpqFsZvqtdqFXfI88FzIjlR8XQIUbyL4PC
+CMtGDvESap00psMC3EXqjSCOHcGDhUfcerNTGK2aCohgbXdL06NAYKQR6Nwjrvqr2dQwt+W2CFX
DoR00mZ3IgDEoKRhTi8kowNeL3dn1Kbgh2JOruXD7f3YkAuRMTClgnDmWqc8eEOH9D8Xbj3M+4oI
cXZgx/TX9Uuvg9YBUAv2KqzeWIpMrZC/7PmHpJz92NBAz2yVAJWLZvoi7AGGaeGb82hz1uZehVnr
uA9EXiR8FekcXnzt4oFIDNay0E9w2bwgDWm0Nu1heMHIn+1ahNxKGXnbXybke9t7Nf72sm+ILtow
3IZGd5XW6itqkwR8tXPY4uXdde8dYOtemSZM+pQOxzTjoNt1hreRGZCxJTBGFSh5PlhQZMbvPQd3
mkJzYjaYTs+iF9l01EDp5yLwxkkJYEP7roz99+6b6HN+zHxF+fDqPA3fuvlmukdmw0F8S90+YJiR
EXNITtpANOc4JLTVM8x9oAj99fizNpBkVdPZhDmBWN7sz8N6BhzO4wIr5cJUJfiSpEykH7ZaxN07
KALdaEnYGHZGM2pRAUagnT02IIHEHzw3GMVjdi9fvtkziWMIhwZPn+0kKuia6HPAQe7u0chzejxT
bpVpbSTazJbSK2wK2SVUViZu1nQCu2f37k0o9tmu64QZU9eLX9lsIXM6wYSSXfpS0fttKCnrnhsL
Y/5beuZcozp4duqDhJptPrxsvoa/oGuB3iDrzPUkG9yv7mL48CczksCim3rZh1qS4Vhr/uoHL4az
aCraCTV3vaCCLew0dUz/SZaTJn7lD8xHkzFSNuiwpdbPbNITfn4MzV+UzlTT+7SsnsLo0U1Yr4BK
edxNofNhAijUjzx/KigwAG+HzjJzqL47Ll5hBYpSzfRYu4Gp62YMY47SJNM4gxUVnppczbYrxBRU
NO1WtLvCYdtCZt7mX7f/aGQCxfZu4KLZgW6eMpRQkOBLcGRhS6WRb++VKbLPxIUfHeWP9Yo6EVJh
kLP9RFsVdojHXXXDemqYsUXu4Ln1EZtltvdv+GstZ9PgU41aoK3TgEOeKZ/gicBGW9UoeC1dfbK8
zNXws6PRIxcEStOqDpwgsVWXy25lLb78QaQz0KoiWjEVMykS/ut8J12nvDfnFy0dWFRzxlI2Amj4
8UYC6LffZ5oc4A0d+pcnPuSVOkSbruQgl4LWmoAtTNwXzYz/hwwlL3fYPG2zqkpNmGAqRBWLZ2T2
wHtH0EF1Tzp4l0ypAD5alsmuZCB7hsKtZoaOpJX1RbSOkmEm0bRK9oqpz5mA9GXoYadANK8qvsSb
xpeDd+JAlluVHBwxlzwDr3tF9w/Xju36jmZ2efJItc3lK9jz2OpTUZ3FCfohBCBnuIYg58+kfBDF
G5bH2OJxIT01BJjPS24sQs3g+PQGSPy39ME1CuRukXPLEDwkageRupeRnyJQWYKuRUIXqrWJNrJl
r2yx/dnwQ5IIjm9iU+lp6/5fnDT5dUBQzKxZjxjn7SLaG1fZTno5Ot68grnepHHZ2UZ5ws/lp5p1
ekJ+CDOBzCxxhZAj0I725eRd/my5uSnIiES17xFdfbWQjkyBCcD8tdewZzzOHqWiXi+GvjFDTxFr
S7jRDWlXAcfCUxmNEfIt8cq4ybQE8P0GzvNG7PHSkr63m9d8IWxF4yDF+9exbPFwkJOeH6L2iomm
oasQ3u19CEEyN1Jb5a7zxo77HToeA1W1gpoqTD8O8f/I3L2hIBFXTtJW5NE7ghXyRUui/m+ifd9i
QiZyuJmNeEUdyyhVOlDgpsXLtDU/Sxi7ydagL449b51BwfCLo2Zzg04bB3E3nWH0/MNHQw9eWMsl
MnKPqRgyvtnyZ3KmoIQ58Z9PL9I4JpQkumeA0v+tjP4ZZMpe5wQ3YQ3DllOCjLWuAilV8Omv/BGs
Ith6/ei8TKAexWA5vXO19bkQ119ASFwJT5WIsinAWNUVJFhTP055yP5Rfbr09OPFSQbSiZNM3b0E
IPx0WSwYFczqjBUQT08z2DeZOyW/gK/X31R9+V/6VpsfhOGybWKdN9OkwqFVWoou9obh9hcGoddC
1uOqDGhg2CBEW2RS4vadbgoqTFiYxkLgh/8MptiAfZm0gFnyNxTxvvzP6xlUGfk4NU3lMjnYTm3j
8TpeAAxoVKM99lrlTPdibcXvaLGIRPKDXklAPbh0Jeo0eEqYSJ9rEp42qqnm1a3HeD4d1CeZSy2l
iqvkaRxbCzXzF2TDh1iMVLCxZwVydGVs8L4o22a+6wh1mqc5ua5CdKGBA6W4gJFXkg6JaTXltmU6
YGqK/rt2bPKo9bdPr9HlxWii+vL9x+cS4U98lhZ3cnpAkAtOlDm0w+AhHkLHfqFM2MFgeGfTRIoK
mfSyo8qklt9O1Erb/9ZOV7PKFXqvkl8Xbu46su4Wj/yRFFEfuLgJWQoB1+GjguGigRCJdkRDfjeE
gTb4to1HKYoJoSu8qtvzk090/DasYhRhjOGJ8JJNtanrxzi2/AgDQxVzXIDFcOYQFz+4Ar6C2xIE
W7+MJKrNRdNFCLLqFA3XS/Cn41EmojfxBJhUjhkkHDS1UMCQ1bQ3wPsjTrQD/AokUTffC9TSAnEO
8JvwURjujS1gyUouOX4PtmfnU4WLoa65ko0Y9gK8jcvs1TqAjvdeIkX5M8ETQjp4EjJYlYrx6CaN
tvUH0gjbG3aaM+fYVgoPc61wuGHfpceuGOuqUdRXC/nFWE1o4mjfVPE/0VYK2lQlFTY7TiJjBWZ/
tUMExaSfeVANJwh1t6ciIpWvmbjZTDUWCG9hNMzTZJMlajqSn/KH7wqa4ZUis15/ZD2SO8L0Dhtn
/4ai7RFJuCDoeUmBmtxK1cgUUejCNrPFDuC7Jf6eKy3iuz9qpbn2QotpfjdamV+kaO0NUxbcuoxE
qYT8047iPc8UUtzyzKCPLeFYknaQxEBj4EXZLV39wVEy4skvgw+SWqMF5wDoBU2bb6nV7nMMJhzb
UQrnzVrYkayS+sAZ42swl1vXtwlv7BjHkKB9jUr/5nUCzfONrQ3PUz2NB8aiuXcwDYl99UpikwYQ
qcSz5JtIw9TNlkBCfh3xceQztBrPIh66qu+f5QAGSmwDiTay82rhGeLyncWaUf9xnHYekJDjML0k
l1HDvSDZ2bl0Nwt6R3qlairq/KhJEZ/9zrDJel15zHfCgASMi1CuOItSckzikV687s/iYZ5mhppG
0o7mEMz/r7NaRX38jk04mNN0H8Tu29BztamOUz+2O/LoMW1YyWxE6LeKNk6Hgtx4ngS4rntXew3R
2BHt2UP/QdTYA5lSPnmSN9IUQwK+vxGKq2Ql5GOAssJNYY+bg8x+iEWfgMy9Mfn+x/8KzF/612NH
6yZoFUFi50WqsEhWp9UGiVEBxexgIVFVETfa4sWIYy8XUF6Tsorur2dahV6gip/ZXdtvXhm//5xb
2BE2OQYHNHVl5PvjIkBeaWbmMVSOOhdP2QxPajE+0Fd3vinR+YY+fEu2Vo83JtyVWjOzf9S/n520
F4UVDI1F0aKZLDunGsMZ8wCo6OhiuXrPiBZJ08krJJbprCU8EP5gJxqEBgU7q2mcO+a997rFoTq0
tA4Xd+p+tDJeuKHZFAIiH5dskawFPv92mRY9YoVtGn4ZQhkwDNC0//nAOG6Rqt38nr14jAeXhni1
AwMbgWs28lD7F11HKVPpOFZTaI6HYoQtBiWGG9cdtgUcCRcKgKN49McD7r/hVwgxIXabwIkftWJj
fIbTL5Altg8mtB3TUWsgF5MrtxeGUvKlw3IlwzO1A0cbGuKmTzdReE2BTjurNvyzGVVq8axMiJMQ
KliKZPnueaChRknKt1Er9CdfNnytQRBZRrNtn8r7VqWz3I/tbpHBveHVkmpkBcGHZuV4HhQZcZBT
BJPSerJT3uhZ3oKAE2GJPIzXCTd7mtthOZsj4XQCc9m417HLl2bIosYi7CRb5bTZ01O80vT1wNVL
3VbEvjiLGf3bCbUeLG4IXI9JSwjElscfqYl3zRup4tY3NcRvrUK6XNoZIVww70Zs1X9TjsR3Q1F6
FasLauQxG21KOI8KtiRyHu3qWJcLTGExsFDJw9ghFJK9icAfcTJ2ghC1xA/C8QhRyZ/5vBapiabQ
9PfBsRz9vg9fnNHK4jThV7oHh38665eyXwlqoO7/vja5+t99uIhHEMFN1z/2fO+XBv5o1J+JaAIl
DBGYrzVV9S5jo5xMDKbnDYcaLnPTW075wFLpqhQ1w9pRyAzU0vvQag4mPtl8p7E0xe/2YO77wdVL
7RtBBXHT8Ue4y/T8abPKuE7v+20kJB8QzMdugU7Blibg3Ll1GKmYhQq+oncLx7vsfcZemPjKXFug
UGx8xIGtC5Yicq+gL+PChsSSWfkrHeTGDFyvOfctPUVtnw7LnjqLGrITkHW61dfbV1g2Ax9lHpzs
Z+MXIvOAPUkeFMbZUsM9BFQ6x05mj7pyuDyZ9gUCGtJ9LsqQFWPGb2cuDfeYgBZTCnqzaDsZFwtU
lBpayGRHdwURInQj+hA4KMdfttxMyzldEF5liXPCYXfdDjgGEfbJyD1lobnx1RAQueM12apgQtDs
A/04YtUJpOCO85FwfN8g9MJTXemlW4Pv+yjTWk6BzHQBiX0QFCbiqlq5iGqIvIORKr3sn19vjGwA
MvySWYEv7bFAZLW4fH0KAn8Nu5h+ur/gLJaG+dbuLYvQjS6zLPw3qA5y0vFJ/vR5e+N90FSXUK1G
piezxwfvOUul9iFwiNW19xDe+lFXcLgbYVt/4LRYlKPmg8n1sslzrZsLhG9e67kNNV86w4SGAh/C
y/oXJMb82HIeuAJYQnTIIIm2j9UTE30jVFAt/WSY9Kl+5w+nwBPwj1a69sSmCHtNN+6snBEj4lr7
JZUKmmT4EWXMs+/Kn+zBFnCQ1p41B24cE0BCHn5dIx7BowK+lWGJYAgQpKqVMOuVu8x07Thipmdk
se8E1vpFTQ2ZnDXwQhAGR1hR3PWpu2WSfceILXpVi17iuG75iNJPvInvt/FsrFhs1U8rWsmPtul0
/uABH8TfOIHBist4yMShsf6RF7O/t+dpKfpgOJZ2VgIwpU4pfSvx+cjh8e4MvVzTgZR0LfDzQT8d
1Bwiv/iQkyonXLcizhyvhU+fUKXagfgMvnydIgEjbic4yw3EdmPGG39+Rksw1VwOfTwKDkRnrADG
6hRsMUv9wdX3lrY2ys8uG1Ltz7OavQtPOLa6Hq3PO0o7E1zcavy5Pg3bQNkmls+qezjdp/BY6/8v
mqXji1EhuTJoZAWlVRFuQmdNXcNdNtDudDkCnN2423aza7N/KnpqQ/sc1Wq+7bF2j25SMc/bbpCB
99ecYhr7b0gjG7WUp28GoOWug/E6uEnodPStxwgrXGTDN6HUsohsUg/bYqMcPbQQMOouWgbgxeUQ
SFMysVzDJUCV2ebB0zlTig//0OpHqG+6JXU8EnbeFHx71mJcU1w6CAIVz4ytQ9KJwBqQCLbUgus2
RlszalaDIHyhO7M1u9mPm8NNLZy4RboiU+RQ5hfajJzNUrvFqwbJIyrO2MpggXfZcOjLs3/givc6
jUb+hxz94MBnVkzsMIdBMbKAeWzPmLEChRoo3hMsjh1H/FQnERYa6FEly+d2r8z5vA2wSS7LvoF2
eONjWs9tgpg1de6gfEMNuLd9wrxXRbz+7esmWC6faxNXN1eNiG9FnGGKimBpgE1xgKOAhAUC+Qnj
TdZFBn8AgnSHZewQuJgeiCBm68853tJq+yV1G0Siw4yMglitdi17KXSajp8VZbOXIDt93KtC9nlz
i7NkvgHPSe4gmVcM/tRne247WjxZ8maPP+ZKJqq9Ye+ezlS2YTeQ0dxYHlsbAd+sS25cifnFypMW
/4e9fzoT3w+DheHqMriacGh47GIS284hSZ4yZj8qwgKe0Yv819GRMEb4n+30TS8K58jEzPI0zXqH
ncXfieXWbe2ecd34t8tsvdeU/Fi4sd3N9EG6R0XmowOBzMgnsHzclj4kio0eGAYDzGTSuFVPaTe9
cykESYJOE3vqVyKxEct7PVGz9LuK51j0KQ/tSaALEsNkLwYVOBxFWDJhyYAeTvj/ToLQfAc22rxZ
AaLt17dstzgNicmmQ5Tsuw4g5TUZHZ7M7sus3Om/LtsC1BKucRozfTjeBtnB7Z9UAGmqLJILntJy
HRqPq2iGO4OviE5jJMFtPtzd0fovWrB469mwR1sOE3LhgitdbEdoUIJlMcrjR9ZtTuK5jedz0SL+
s4iuzDE1DaFJOxsF3ZSQbET9Oh8Qvwpa+yvQjfD9VOuE1auxnW5KhgISD7JFh31JkWSrrHUl3jpI
HT13C3GsW0UfISdjyvha1NcKMubbQxBo04ERXaYUeVJ3qtsBEQmIQoNKvQzhwuJw08yCQ1ohikOF
ccdrTVLxOOWL3hEuSAsiOcsfN87FzFM5ijdNeZ/sGFP157uljFGPF69QyWj6oh0qBHn1NjvcnkA+
TXiYllV3mQ+uYK9p7/XY5VPp2ciFZhkOL5Ovf1/AiiO+TQp1fNOCN9k3JabyCAFW4Xuo2nu3012A
xsRyqay/NBIsS8P9r8L7N1q4f1E6ed0pfaXZDz0XZV020ALL4p2N+6Qki8UPwb2sPLDEVT9QzKUT
36ClqEaw+dSkOv4+1M20D6ifymjCfIffaPLAOVHDEngvx/1k7LEKQaOsZjDrGOukkXS/KkriQnl+
VizFrAxZkY3Qd0QCv3ZGJmU4Kh/oENs+qgNF++VS6xbW5n83Y8Hm3sdJYkB4w1rwT7irzYr8lyBY
ihdK1A1atjb4xMKNoPe23k+MmITWJmUDtwaUfMMvTZ4AAsbfBqZfwUjiRmBtHqBtHhOl5FOAKt9U
kREMWeYoEWiZ2DfoFAtu+2CquCzJWONAeKoftWvGI2QOdK+jT96vHB4StCv4Ku0nRJJXiuzhw7Xs
0t2zCbPOsDPkHVum3HH8uAgSc8Ja1++FFuaXvbdJ4hW5J3VJssULAKpYXyWth9+eYgyKMRVcoMS+
sukIlTECJkA+TwPIELx3Nxfclbvb0Cv8ro25EZvMmuSkkbVwxTeslGBaP3XxshDV7elS96ZaAeIa
bTF/jlsMGrpwBegFUufnMquLlqXdXeQcgOhCUr3w6PEks0g0Cfir5ieL9mpUPmQZgAURrc98pDub
RJfMGMdWJyFcD06fZokAOBAWOGolnQmOqcOoBnY6XktqRxGW6uqenlxSgxENbnlZrQH9QnuDOWfz
f9rd3aFIrldtx+Ki2g7Nt0crBL1t2SFni/EinZs2EVizwCsw3ZYeHW+t7UKOGwMFhEMIGWaliJGt
XkOjbrIYel8/56j9Nn0zR18ArlLJ5kdFdPBQksXvGf0wrrsO+pb7htcgF66c1lWQmdaZdrUyFu0j
iertNMsdGQ+XMn7O/TrzsjhdoGplqLxsM5jJsIPDzKAxKO3uXBN1W9w7gOwAxdDOuhzQ0Zkfu+nt
yTSrFt3z1yXyQYFAjY2B+x4uIOzmWTkC2SAwXqgF+2HNdWy1gQoD0Jws+3QjWIR1D4BkNfx2GHf7
kBTVTrddoOT2xBZwgoksZ8CsPMiNaWLo1ETfYmxUcKbNPPD3DA8Cw/GvX9pyOTtkWl30XtZ3XDR5
niqDmuPJOTAImcV7QWNJv58bNrMVGEkr2qELYfiIFSxhmY9+CajYIv9GnJGDxAK9kFuiVTBUuUKL
VYxgV/YUUaFjyrPD069AUnEcwRV9327K2H12s4IWKKjLw022YbMrLjdnIYSoFDuk/skH4JmpU8io
Wq8USFY6uipCDcrGmBc0vEFGv76D40BHuY7Q1+lPrkKfdtbEKUP/RW6L+zXML+rv95oYIGXU1Hz3
JOR2aHWsd6oyfxEqveWz0wAhrrrJxMUwJYINprEH2BI9cNi2qnHF/n/WM94+rA8zvHx2BWyTzqZd
oBOKkqIWuKB8kjNx1w2nB28Ockatzh56PiAR8veiWQj9aC05TCxnDTVsBYmPdtdQ9Z6nkPb/ANuC
l63FJ7prKCQx1P6LWVQu1lE0qAEFRX9p8R73qhSYKj4kpxR195viGSktW8JAjyJa3a5Y2VpjsLQc
MywNs/c3+9f+S8/jLfUubHz/N1pxOIUCPZwVDNdRs7DkKFKCtEvFVs3VD9Dt2Yx+wxdVU57y30Sz
LOuMqvgxGz19tQwlvHhXqlD37niRjQuXsXuYdicqzOyBVjqwEIrAF5fP8VJHPgMednsrSyCMroHt
wZihHX9Em+XfJlwX122jvzcnitmWrKwJI9/NtjOOVx2H1AIzH/52DBX3cuC2bKwstSEGDfNKBQdo
jK+iUdIYMwdc9OvBkO91XTXALTnrSMWnB60ulpNUp9EVwqguiB/1wv/RzSLjCLNBo3XYKbldnhac
DQGR+oscM3ItIkiWw5wE9jByvldtpyc7PJB5g3eyYj/5NL7zG/F+M7uCj/XDwqoQtsZajTKxmKdj
6yWwTqNAeTaNSE/uGUJ1afd+HtrlZkfUNWfba4gMlXAfjChHiRGk6VRnKQIft9elRvUu1JhGSNa3
RZBJY8wPjS8IyCues3/3vhmWfc1T3+C1wYLK70k8F7NJLCXhJOw5bcXr2ioyNaT4jhHX5z3LBXr8
sZB7DLXQkcyZ+pa13rtm/JD98NN2n+H6VSYO4eOCyLjNzeaJwi43J+BeLOiQFHxZaeeVCT9HBB0k
1iPqyFTwTVRxQO51mdiJ6lh1/zdzV4+z+gnpoZqVUn4imWH62Pg/b7bnjZDfQZ6eaPnIWX7msSjY
aO9iMz2xwHaerawiLZKwRdC/TICHx54CjItWTOKu69tWb/UMB/UkMTm/UC6NIfi/Vm/sx0rHrzeC
uTl1tBGj60K0dKOEEVl9fM4SzBvl7hpu80tQhQlhHZF6ktKEN9CjDKNzLLnUqpI04K2xa2wPD5ph
O9CnFPFj+OJkfnCSfLNrr3J6GrON3QxGrQviHTNK+Kza237EX7Ed3NI1UCgWMgg2B4cRJkEptDZD
ftFYkSm+lfW2VZptW8jTDTuumdJfpME5EvYKT13/HH29qZvvlzVUJFJ4hftkEOiciPBu+X837vH0
QKX1MhL+Gp48TaLaESh4ydbUWmmaiLfy3nbgj8Cr3SGq8BE25FrgOaO7gmmvQyUObMpGoH23qXlx
R2dwYjYgZ0jMF7yrRJCk6U3Ca2vWdEEJXNrKDPWpbNenhnv7KDICimbWwjScQs0YRfPCgdcTBjQP
LxQra6xczc2QQl/hhBXSswyqXEj2mjaHf0pFbNCWo478Dlau2AkmmZmfxLCuK8QwRNc4r6wmRnCD
jGgyBhNxqdHyxpb2fi/8qCH3cUKuQRVH3CWDxXqJ44AEahsUsEMUAuMGqYdVOBKLhogEOkj1+mIz
//lTwI0xSXWy1MFI6qjdlNsDyio+hkD5XeXZ11c8CkL7RiJrY9rrP38QvlQL4Mwxko34mpJLazUi
l/7ErI6MYS3Tx5s3eLx8aV9nnDqUnKtGfWmaFx8kTf13PzxO75gn1/r46Wt6T1XlkCh9LmmuiPud
aoeJr6M4KG8KvJPQ99sKFSm9DrDIWStWbYmzWhPNMuts1qnnNijsOHE0zh38Ym8zBzvx4H0V6VS/
2vDGVvoE7fDRSpaWV1PPHQ2128HmL72HEP3uHafm4bnaIH88rYVMFB5RvkxaAt+V/8wXlkcSZNNJ
zsWa/RajjWuBBiaUyo4iIK7CRatwsNGU4bxaC8CV05wgPMsPqPUjvcq/VJOsUlBppL3L941QEbTU
vWZxPntywXD/rNPpLcG/Asr2UzALJ3uUtw12J8pWSGvet6elxwpJG1OxGgecjgEwT27Z88zLFg5o
NW8q95OqbaLyxvvG+XhvWsjrzQQ1KVydpektjg4jQVZxgbhnjpPeTIFEKXKVtm35ljeHVtdqIgcq
9C20HiKUrZn7YJJ9ihjFJTIRgwKmefXDFrzPEMyERlisypNih7zq/dMzcLxNlQcLiPJGfKLiFqhR
SoVMp0J6omvbJ+Ut13hfC6R6whUDmb1565jbdQ6Yza/o0KebSqIwne9WA8jzRDQvM85TzqGSI5Xd
w1ue4CqsxmWh1/6EHDKarDE+sG4t/iJJ9KXmwGU1P9V+xMenv0ax+fWRyAUjv89vrELfn7RFwiym
6Mya0LKL821JPt/Noqw1bv1D0oNcmafWFFXy5a3gwcgHc9Z8DqH5R6d9cwp5AFUGEyo+FJGy/Mhc
utoBWuTci5bOJcA/UzVLo+T05T59K95vaCFlAxrAsyAyiXszFC5evJbFCs0gixUGFFYGFdLKqp+s
B/Eu947OPQ9CPqZ+uL4UEyQ1/12yc+bCkYmqCEZ5hOgwfVgdm7tw00hMqS+4K6NycDM3d3TIG66T
AQMCW5lkhIbsfbKoajtHjLN1RiT39yylSUqwzzEBkP8zf9j3OMUk+SPrcugwxQADfzoxk7fv58ch
5CMDHiwll2axMKapD2tAo8PsRyXt0Ip6NCV3Hkt82M2Lrim4uHUgvUy7udYOJd3kBAQS1q5MJ+e6
JhGRaBWYsVO4ISOB+LGFwmet+zat+o7tb7a47B2eptMhmz0JrJuXpczfXjyjoo4/zXiM8ysHwZN0
8G5czxrbS2uVHlRFsViBbvEP2TEtZQ8HjIrdfW+XvFbBGDipOT9nlAkNF8OX1CAlaE+Oe+C0dnmQ
BLVAjYx3OTRK+a5oFj9vY1zD6IgOcNN16PvqmJX0IbnuwrGrqSGV6cbUgrJdDSApZHzIaKNwaMkr
WyQr7wb9OgxITflwOYgwCylnSnVO3UMs4X684FscucQNHEC7dispKY4NNqRgMB1w3Kb28MvNc6nr
F7z3fnc/lm4ffSfz9I5/4A9ng25M/MFK1he3SBpUYjLC+n0k1xCpcCCuQa1AXbgPxNwjoxVZ52Kr
WxlGHALJyWQHEJQjx9aB+m8xJ9NuX+phIcG9zVOuPLeeYrBlVfwcDQvaoZUcubKDAsZwOXkypL4T
3xGYtuMZ8gJrPZ7mChvPCcXRFv8x2zczU5qknKFXnSEva8jV2/r7y7+ND4H/aJbkz1OCA8MeBbDp
QlRPvcqTN+Sq9QvNse6N3+baK048IAqV2oxf6BN+LAdSinnDb6yNkSAxCeIHHBXYuwl1nXwF4oDC
yiclC5RJ48m/Eh+8RlvqLx8Kgkikh9V3aiVeVYjyrXogC9F+IKldaoc3FDevnjNGcB6cVfY73CGS
DA6+ebADnzvnZoT820HKIyrvsmw/KmfYy/LYf1r3y4anI1TO9ueY4fdvKu9mdjuOPNxOr0tDTmoJ
DnofNugKH4Gt0X+8M4bAEwrG9vuhIfUsABQUbS2XwPiKzXythiG1hxmQuYIwyGqVQqlATO2fMQkI
3QzXzRmr/AgKH30xCE/WiTZRz54+lSP4uijU/7bXPoYkJlG6z2JbLThvCwoaggEiH2qUeufG5H1v
MQVYCoiQinqliiZLQrSqFPlM662T2ETjTRbxm9lDa9L0rVZ5XeTsQVAaOssSv58OmZ4YZgYfSuJV
VJSrH3U55BKPjs1BkJb8stZNLs7sdPDvoULPSVwQQWvVL3h1tnPmaj9tjSFJM/fIx/u1uSNCFTfz
By0aJr3bvJT3lldbUSNsyu+x0gJALhEIwqCYuE6SzrFHu7SX0+4AVHn7mkQCXPk0gCUWtiYrqdAt
SkNlv/CsonlBwQ9/JuPTG+Psiy5lvzjUIt4v/3TLOubv+8JKgUJT6PTNlAarNhRZAUPQlkyRTYaZ
VbxL44RRJf3GhQuMAbRJdAXg/tKZjuixQfo1B8CeKzJ8lUm36ta4iNEBbstolW6xAffEkGMn2fX8
b8nEE6YQqi+8zGz+NLST+A99EiEhJ6XcuaCMMV/oaITxqogJN0oeNl6OKXmIS4QFddDJYllDnRM2
tPPtrq7/bRDGcr+Ah/uqo9Uo6BdbQS1SEWeGMZjwO1gEXMESxU75yeMldKgALAH5zUCKsDaIukmT
NxK2OAik9R51hjgL4O+b+uujVGWtVikqiGY884Vyg2QWFLdImQNpICbEYJq7e4WDdMT5PE4D1af5
ggFdLXaNTfCdj56vopme18peSHZ5ScnnPRo3ziNSQ9KQ9Js4Ic7wzp1x1ELSFTVERu16iok3icqL
XFil60h0AUXqw7a/LKjcns8A55uwRZY/2xgQfUDgZE/MTIj3Vu5DFs/ms+u4cUUF9G3IuAh1qNbS
M7bGKSw1nF+7cvwzHAKBh+k3nalcAmlTuTWZTA/TkBalh75+OW+qXgEI2wGafoeP58Wdln5BuuAd
fWbr7dKRlYw+LssPEqaWchupcsEGTOp7fl1LbLUTflehTfyeP9O18WPdjh4K4SHeUFmYz/CuWFiR
qF0bSyfd/xpllt1pkMxGHMInuR3oo6Yj1yh0G5ivG+fZpxq1NGnkTGdzCWF3fzCYqwN9heLO9mR/
rFBM4MG9/Xe0br68MTznXcHXX2wCOQPT2NCaqO9dG9/FB7SvXgqKcucgD45e7yyPx1l+4xz3WiCk
iuuNKAj3Y88o7adOOKGD5XX3GERlM5q3snT90hcfShW8KXnbKt2fMjGeetm4zeCYz2VdJlVlh8uZ
euhK1FlrWdtQRKFK74Cos5TBqwSykJcMLekNQL8RaZcdR+WqnRFPeHKRohsf972Gt+5qwKHI71Hy
LcDk51AJ7iJQsI9S1vsjEOfxc18RunXaj+/MQYP0Q3RAVzTYIYMAhcCRojPd6sw0m+1hHi/7d5+a
rnH8ta8aUdjWrtqShLAvxuClByzvUupXvECRz0+MAf8l6avZP+qEburuj997RKR4AxXEqEhE8mw9
kkAPYqzgVio6WfDHp4Y3q9R5Jvz6+nB/8ZpMRLVmckexT+A75OzuDLBeees1KV4YLKsglr58tRob
Qpzy4lTTGCGJtN/dYH2ORjWLkldjTjeYvUxHCFbpttz55/B+7aEjyk2l0Msbn2n68xRLa68vFd25
a6A+q3LsD01QV0yk/hv0zkJ9CbSd3cv44fnpkqAe8A4TqJwP0jEu3KPCgdgfh9QYI9mZldxkil6I
hf2ggPCA0f1GnN0M+Ta9Nl2t9LhAM/Vb0UXNPUuewDBZ0vbWHfQUXpAUNIoQAsnwhLfy2h31ZQQg
B9xGqQsU/IxqsQ1XqcIOPS4NvbXJV5CsXtSCaC2Sdk7mi9KxSlrtobPdQxQLKC8Xole+7mf9TVjH
M3qCMVnJoklXycKdgY+/kg4iNphHUASfI1Aw/2l1FAMK7FRlQClDcj2CyoTs7X4/fkzZ94c42sSr
tA2m0xI5BEkXNnTZDuENwwH31kkW0yA2dgYCJ/k3kr444qW24V54HoVARwEt/aUo8ovbNKxHklTW
O4pKK8ZZN83CDBbWcIbsIOP2KgbfGm+uZVwzcNel/QnkpYhDEMlTO0v29E1xaXHalPPeVd8unvlb
hcBGDGNA4HKLIk5Z56dzHtjB35g9cL2ZivLlY/kMO7L/aID6CbL3SLab0uZrcr9cyzeksWzx0JJp
Lej1IZbWYLuP/mEyUSQk/HRWeyEP6SiCNfs/Rq0cP0aBWJyqEadXvE+fnSPMDaqZ3FwbXGRdg53D
ZFR2ZRxSmRcYHKypv+iwCc0tUu9n3slxv73G1AkfynaA/aw1hlqvKnBVe7FkjP4fxa1UWLWzxG9l
QTq+kiCEOXqIu1e7dACGm+tGkxAdyo1PqRsSZ5T47nE8cDn1AXIEEZqJuoZlvMGTlwxDzvhUV/MB
MGTXGNOI/t3xRRc/a+kTGX6WYLwZpPKsvAiFV4Gz/gUkgrpA/ZP1Jq9yM8U4p4BMShJsweE0QHxM
VWj67LVBrSefshD9IqB+Nf9FBI9yOXfvYDu/9xwCNmOsqOMM4TuJrg5COD7bD7uenaoh816I8Q4I
daKFp2ISBUlW5jx1sYfUpGIHvm8+BB1h0/h0tRR/yb06D5FIevDdHKTCc/bRP+976lZv+RezAxrc
z4mMMjGCVX2f4uaJrqIPbMYfHw48hN0gj/mwgNgKpd4lfEvhy2wEZk3rLXBpZtJwflNkeq+DNrkb
Qt6R7e/35r/j54nMFJwUYtMIOxGJRMpDYml/4+KrQAKhnhcK1sfkw3vlasZY3W8YSDpl97YkROvv
dJrP2hymdwPhjAZvZ6oTYAscEHdPJ2EeT8Mfh4xxcXvdMq8c6KzCobMJTM1BmbjWv9PIx+iYReyV
0iZJxR6Rd8YQCFflxRR7ZJeBz8Hq3npOrrW11zt1h+O6J4IV8mDFQ1WUsRaMWcRR1y/TEalvkh4j
apkiewJ44idj5HulDHSqBcp9FPcqmvbG6C+ZIHzMnolPft6i5c7xo30ip7xQDRQhgvJ5fddjwKD+
SDR2Gj1Mf860Rp/vd2apIyDOv3BeBuXc9u2z/ozVPo0lnM3SMA6CxRA+6zsvMutVvkUsL83HcsYJ
otIRCxZfg5g8jDApSh69RWcWENoNJ1Naly8MN7Kjo50esPVzP0Q6Up3hA6LsjTCYZFQingXXyu/+
xExEbWaxEWW5QA1dUj0O6lu5r31ef2DKp+9sRbv/fyu8Eio2Ix++D9nZEzsGzCCsKEiohu4i6HQm
jbNPDxkpZsFu3Xffb4/Po6ia9xrxjdq7tVUU8hk0J3nj1kmb9BNRsg2guJ6WAvJYNfsh0/p4uLLq
iBDnUbi6rqXXeL2VsTIWFi188l7WwRUF99akyWvIZ5E/m+i5NFNspTg5e62ma3/Ahf6TpWZuHETS
2odphXMqly0F5ni1N7xSz9c1ZAP/89L8sQ9kLbUqnDUQ8Y2pNl3vM4PwS2bMmtbBelcOKg2X75QW
RvFvmssujK98I1vBMRPBoeiJDFsRmP9d4Xhuqwe7R8+fpUm7OmN4IyCaLQ5LrPydiSwbu1rY1TdL
xRop3bpiHEzPLb8k++krDpX7YpRB5cbfKP07m986O+gp+AkW1RhNEA4aBZ+k13X4wMwh0D4l3sj8
+oQFuxgaTNvS3b/AVSnlCmFtZy15rH+vXIwEqZdMgSBwDa2NH2axQ0VNtziYqnlx4gH7+vtMSbr0
30yQuc3uKkTeRlaHCw7abQyW3HxpqoW8P7ztTXAnuAJFR7Mt7RcROC4SPUnkmcH/fwwjIovvLAEb
okyPyxrF7YRgKYeJ0KlQtGKfYK+o4YzhN+CIdoFi7OKdqGdmjpv+IcTb9XcvRy1bnxLmJ0EghXLy
5eg7Pth6edUlV+g6wB/URq959VUvFMQwLCUuAV3KSl/PWKN/cr61srbzA4QqN0E8I/DH/jC9s9kE
foryizh8fhl0HkqI4a2G69QpBJIYAcrlaPGR8BRrK8pRbpOW9Az6qUB1jDFL0VWQBPA4Um/NPnx/
sDZHfxINL2vRVl5P8afdqqQ9M7ET88WZ3g3hdXCVjPqKrrZ44SIqhowYiGYnUf47F3upbyX05Q6p
P8vudqs6MdX28+0WIuZteoQ9mor4M2YK/aiqmWY8Yiprc5SHjcCHbgXq/b3v947DJ4ure0eIgNOk
rbonxsDLpz8y9zuL8/o1nXq6Xo6YhmoIWwGoYkzIJRXQJhNzUi/Pj+yjrrkjPFj8gO/Mcvo8R77L
UNLMFUtVdFqCJHCJtc1BjXCtV//vsLMvlJ6Cyz0S6BWPfB+/OpA8z/KS7IDt8dqNgek1KWjXB4Cn
kMu24ouAzyC/NAbvqizIZaLoDjubQBkdiuHrm4diJ71fUbVUHZY6IfyOkHZZsYpqh4pMLWWls/ko
n4b/UqR1uGxOkaC821H72AKs6JHCGVzSjuXd5Qi+mwLy8fxAbdaSe/bOCax6XkCoF4wiM6U/sQf7
3aMbafAAk3yBSulLcOoese5YmYCP4nJVmeiMS5DG0rdGDGpmd9b2aH9E+AV9ncXSBsKhrdBzQaXN
x6XfPQ5nfupVuXRLJOfW8hJ0vNR3/2ZTD/aWrDbOBNgq8ra18qeREoRRI8UR/GP0t8pVVQfsec8j
bV6zGv+owwe7LX0yMqa7yszw6b4dKXJfAPZ/JwGCDo130UYYAvAP0TBO0jC+1zkWaAr8jymR3I4c
gtJnZxkdR7VcQxfdiSXY6FfrvrXSHAa/knSQpkx0MnBpDybXN3e8p7yLv1qHl1uFjbfQUQwsUnW6
mmDNtQ7KUx44XWvd1GVDKQrWqeHTjVBBPQElh3voC+DILv+5ZKK05SMyWzQj0zyI8Ih871e5Toot
3yPeJdHq5JhqkhpwM43mC+cPiv42hzhvCNrfSKyYyZmGYGvpixp4ey3a3J4m7TQlXg2uXfZxodmK
aMHWtje2btdCls+7D5Hs435CQfR14+37wwcgoPibrGOa1ZTpKdPlxWKYX3Nq3xuxZ6IM1yzp2QmJ
NC0p/4rMYP5/KiKfDZEJaV3AZmnDiNFlUga8R3HcJQw9SZN8CUFfaItq8acqI98wg2kdKLNrgNaF
/1/r+838IbWq0YaugBb0o1sTq+F6tHgk+s5qfoT+ub8zf408tbN03cyhHzUPBkPHWwA5df1/LT1h
39gCcOTkGMWTvdHtPeUPXBJD5kCleZnjIjb5HnwSJPUQu181szEshYr3RAa5AQwpTAusB+qrPoQ5
7NCSzs5VZHlo7/al0HBCBD6lkx+hHE7t4VeBYApaokcfpo/lrd7UHYx1f9J29E2O16PFzKX8LZ0m
iypUXZev2bwT++sC76HZDa0b1nP55lXIbk0azOQ/mXS0e7LynMjvpzAE/1IExwjWqhJiDvp/tla6
yIROTMLi1UbaFSibUxPLR9as+4q/qaCGcjnFto+JAxGM4KWQwVpb3MfqkPu+/VpT6CO4Nz9A5Twh
PpCirDJd8ct7LcuxhnlWvQfO128R6LZtyOL/5c+EMGwEqwQJZ50qvFgc6ZQTo7EwxEfAI9AOXtH5
dKlJIN5yP5mUakYou/fb8JY37f0iPq4IME3nVih/GjGU8AMlAkEDDqBpSwYg1CkEVMr4hNEzB6fx
PaHEWfzYhiZ9CbuHQn5B8w9KaEf3sY/Mbs3YtiStSF8Va8hVsFexf8Q2sgzKhQl5dfpoWkROZZKw
s/j6s4Pzajg5HSfGsnEMCSGRP4AetU5nEcEeTRy8wQDZN6oh6T8Q9z7cfmDHxSEuu3Jujh02hulR
LlxmGB5xWVpPaijXdaYT/BRqrHHb4oTWVyjxQr2ZXxVdWlnlPmFuae53pEQ5WsWzm4hAYuuBOWXu
F59Tn8mhpKG5DKpm4NcT3767UlUYmK0//vDiIveHmCy7EZ9yw3oRH5igL2MKEe2wHGZGwlDKrEsj
Baf4CYjw64DuDCJUHiycr0aTNYLTrWNU6dPKPxu5IayB37Ys9Zhlak+/HjbZQUFp5uh+YL0F2ObK
Y4BljD7l7ADpgWXhySaILZ22uTa4oo6kxu5bUV7nobkyjBncwhsu5aPLDC7iykRSb+3mbTiHaYTN
Ue0/lByRHKtaQptryToqam620a+m4tCg2rtwaHzWp6R6O9Hl8BJPB4mrxe2Yg/iuWxfiMG41es43
xPuxoqZqWAGSsipUYNZkKWcZkUydB+0/+hr5M23k2t6WWw7/9CxadIAf4yv5qv1g/js+w4ieIK3t
HTFZ6X8vUD/d6cjMrTVMRj3L1DHeQGtYrdnrJIq9mcgu8vRhj2qP2BsXGo9I0bkb/EyN9IdJzE5D
3a7SHPpvqdkVhkjJbR3Ctr6oTKOmWH2xeL81srSF9cqdoD3d6j/H75kDLS+vz30XqOx1yKutZfLA
MO+UHIDeA7lsG3rxQcSZsaZlv39y9x2rFynfA6jIdvNMcLN/bNjObvGAv3YuIQnVyqx7o9O6gbwt
mGypqnBQSOhnXrqLvWp2vuK9L5KMNCGJgkQNxhimkAca3vwyPjZjWQssPJjYpaSQxzeS86T6oqdq
NtzZXQJpRxZm8Nh1zxW5x80NdfcozZmuKq/14ZtCdzOVwBlabx4nIyPEcKrkyFuVEuYlTKfTvMIs
GnK9Tm3LGHGlA8NiRJH85yQnJ1eOiAQbBIUqwWJf7y3CHE3gWL8ugdCs94K9dRC0+C563m3m99Z1
TTf/KvZoz1nDZ+Ojzb5SVczgK/s2I6KYzV1Qmqs/9OSD7r77Jgk0O7Vw+A4PF+5ZJeaELCRIHq3R
oqul7qX8dNEoYaaDCgJGxSeP7DfGFjqkaM9PED0thP2fI3KfEuZ2P1q6+fMYc1poC7Qdc1AjzLGZ
i1Yy0X3KPLB+j713CYjvLPAgQEvSGxsxx/30nVEkAkTFgEOZq3HB86aUsD9HOzq6eaiFpccJ9JXp
uMZEDjxfk6xRSRZlQO8eEiQYveZ7ygq6dqyiK8xhWix7xuwWAgIB4dP27y3nGSzEyfW8zgOm4TBt
tUKluDwoEijls/vekNN9NB3nFkURSLEpEvoE738uWEpKmv8rGZelb9kUUpwzsMUODw0X8U745Df9
IRCAUyFSYHxGMOtWSI3zrQ/0sZ3Q5E4U6bTOesmmSI248IGH/sc2b2ucGfhy/6lULSvhokRwN+GZ
tZettTHwlNgLzbeK7W086sncpSdTtklvtbT/mFhnLJd+hUUvydblw2J1ObQhez1p6pev4C/bwkaZ
IqcXWY1xTrEr7aqI0f+U+nrzh413EkWu67lEn0pmrXUMEIsT47y99JYVPL/qK9DWP+RJSOLpj/j/
lw99IeGjucveW8fcYn0PL3DzbmlLf074J2POWweXUTA+ypeDDsBQ2+MEUmZRtdfOAsJixqj7Vwn1
ugi16Hw06tNpE5krpZE/eBEdfa9pPsNtXmo9e0LX8+4S5yeIueKJPGWsRKfPWgvVFyTqr5NesLgU
EgT5IyZbk7UV/FJQOysDIVR8B4WkMET5erhrFluqFaTOji314HaN5dtpQoCOyiGYp56rsfLRtpHA
SCQehps6M8ILtG5QJ1qta74H0i2kkMqP5ZQ4/I9+uaxfeY7TIbPWRWK/0azrLKqalTlXfMDaHydS
x5SDhtCYNojG7CMIpXjZjh4xJNxXF4nvssrFcwrywK2ioCHir11KgArGzleexdic7frjLGeeV0Ym
uCLFRh+zANYjuYGyynnnO5y1/v3uePevLOuXOd7vCDGjm2VyBmhGF7NCcxyqi11YlVdeCd9HDZSm
8tO18sKDN/hbd9eKgKwUDoPyLC9yb7e7p96f7NF2+kq3XFqZBBjxFLfVKRktEWvODSSuYV1HSdse
c5pAcN1Dgv6rKApLdLfkLaqgTDFf6A8ODY3zcy7zUxLo6zdfLghUUyjTM108GpvqxAnODWloy3a6
RuQ4td3YNY6Gn+/2BaHnKBDhTxWFo0Bsi67LQC9IDgi/7IJmkXvHitNydCXrHREJ50SjdoTQ0qdC
GOhUXUc09X6kjofNnewp/ZYMXII2rB9WXATIc1Mg0sFEZOw2s3Zd1aQz59TBQot4o6Q3rgho2dU4
Dcvstk850Rdk6FnAF0C9ATS/tFWc8kuUYPg0QAiLPqfFQT+j4U5zNgZoZF0PtOe0L5YAqlrGyFpp
UBTagUJQtHdB8R1kKsUCJUOYHMEMPgaMx7YmdYJVahn78K3a8CK817AYpTDd4pGUcKDjCSK3ajfb
gO6xe7tyiopFFjakxzwG8sHR+QCZyezsMK0phU5nZ1ym+OjayCEfxJHB1YtbnKuKb6DAO3OSSJCR
vAYWqm/LfsK3zunCuFEGa97WzLsZDJeV+OnvkcSrgq5fkBIFgSTMQlgWuu56la4E4c3j99BnYqnv
Ta0ZkGNBL4V1Tx0ZlIS1+8lau5B7J/k1rzKgJUfnr6bKgcasxMda+q2+KCz508Hmvx5KC5Ai3nzX
vY0HwO+E/NclMoxNbBfbHtnmmU4EtK7ShaC/yLuL1eC8z3HpLgcZ8iSI4L7MS9W2lwFjHyBmroEv
6EyPWTp+vS6A9ek/s97ruhH6XSC3HeIAxXdySRaR7CsgwI3vOTP+sFNwwrccFN2v6paGNvIUxwGu
GbdDNZV/71vD5fBwZF8u++o5wJXzM/3HJ5wQ4E44+RvyHwKhuf4Fw1vj4wOlON6m1kmFJokSP2AB
8OhmYCCnmbr3aA38Sc/Z6PTMcEWXgj8a5soiGaWs9hZvskCNv7G7q03wJNWqpnKQjCHbCE9WhwhR
CbEcsSYBI0VHLN5SEGBTNBJZKhuKV17uds6fLNPtzY6MMclI1N8qcsuWVtZZGhKCK0MY7rnNWgex
ITXmCtJIEcQ8NcBalNN+cDThnFKhI/mUxpUqUnDuhdfJXVGHRfpqCERe6YdnwRsCk0AtxRPI9FB7
cuZoqceQZKDUVuLmnrEhU3fjUz63fOar4KCGm5fq1D5C/D8+xg5aIasKOoiS0EEJs6ZOil186BkQ
PXEyOubdEHS7FsWWtF1TqXi2wbCYtIzz3GKL7pT5l7tOJSP/+SI/rvhiEdM/y1tQbAVg8lJAkpiu
PLaSsgqktHUUaZyR0rF0wCAlcNfBe0wL5ZuIUgU/J8jdAygAyVmFgD8y0ZxM/RJh+MJMCILBMVAl
jrN2DdtOHfwx1hQ9Q7DoFP2aX1mTk646fR1vcQjAUyQM+/JZtJGOhJ9uDVORF2N65Oz3lgc9f0y1
RRjNkTxHCj9HSFImtvGf9QHzR35IkwCFScGC8QM3hc9Y+HLSyfNdMaZ7FlYBtUGsWtE7Nen3l4Fi
9sRf+zsYkByVDKhwSGWH5WPUWcaJD+QyBZVRrauzy6hNQkbIBkOm5bVs1IQ4kDdcEonzZ/iBzMN0
Om9vPlWwvL+A6I4xrTON+CQvVtEfYIiGTUT6XILsYHSBSis/YQ9HxHM/9c7AYM061uV9pBmrQdF/
1OtxXoRFCjEUWxqp6pRDoiRqv/3/ACZj0NYfg3Js+4bfLknfcvZFULZl0W+aceIG1Wkkjut2dTbd
vIzq++iYkt4i10CY0GrFjijcNqdqvHenu2krWIP7rLLTflmFAQ924lyIauXnertaKQC5f8oamUer
7secidgP7ecWM9kDCKk7rh1BVMAnEJCzFJy8XnQHJMH8BMk1gvcX+Ke0n0T3QXXAEDz3JlUdXv4D
2AEM62t3C/4GQwShIWtORkFI4aqUNj7EStUBSyVt5acFajzDfuEOVWdXhasJsRSdnlGXiQzRmXFS
cqM/0wBIvRLoT6UFUTDiathJEMWk5Xe7l4BW/RUkYgWo+YtNv+HKugJnixxIKgY40HPInFLKKt5V
AjvjQOeduFK56YYKEe+6o3gxp7g+CfqtcEYf/MWBoGhVSNyHOZajueHVAlwCzNVuSKJd/659m73x
6c+9y59SUtWH4H4if/njWcfKZAuMCy8gT1ZTz6tlfzc64L+9XkE/y3lC9vux6S296wnCVW0AwBAb
qmDzkX9BqRtShlYdR2+15CUWO0Vyx+DogsDxrMeJxTUOzf8KAHvT8/YuWsIcsD/OUPL5CNAykkTw
uLGX++XFTkUCR+ToE2BI8hTa+cBjIDiq8T7vCxw8JnjuUksJNox0j3hv0bO9p8f7Ompn+uqM7skl
ZSOabgDj/IV1tkp6KfQ/zqIsUEuD6LAD/2x//caYijE825wKxL9SSl/CdlOzsndrH2C++4so7f3B
ZOMInohZzwpdeOnjP4v9RJ9OHb+jNhuaAiFNCQ4B6j1BBnk7mX3mAvLCb/vfhvB5c23J9oPReQca
oWfHRyO7zKIu0EilA9mjRrpaQf4F9nULNyzeFbQcYHnp4TDxx2j0nXWzD651AmhKqQZBW4kfpYDZ
ccC9cYhAyaYmsut4zdCHKHF6+WlX8AsWjSBQi34SLSLMSZ/5FBKZEYinXHNBeXYfar0nwUjK7Tnn
dqM9jddyieXtB1vyNXO3di9NVh7eROs9VdHE6sR8DQ+FGcDxGLYOHNCNlNQfjnh12JQ1cYOzc85h
O9TvUbrPey4iPl1wM2AKMIoRQXiB47ZG2oKenCoqElcHethLTlTtY1m9O7LTH5JjlOPhsymQjOBZ
JuJ3I51FUZW0vnqlw/YLGRXDvYALFD4RD66Zq4ZFId+U5drRrM0x+hIaslHcU+3HkQ0CSG20XRAH
j67JeoB7s0Q+r4P/65cZ5vYn+4unKEQlEuqCoW+VH7Qpm+ALn+wO7zj9hhL5JjI9PtXAoTVcQTEL
FgsKTkidGWc7O0fOEGxcKrc+qfytKbm0Ztj82whHfQIiYXr5HqnUPpjZF5srKLr3TGM6dfqPkD2i
RysNc8yO8BDTxPAtfckJeNncyY4GYxHgs0TfKQW26URIoPZKFeBwOB1bbaA9Z3LBw7ZXlfrnkOEu
O+ggyaqr9wKrZuUksN3XFZf3IBanSUdC/qWF9oclv4zpLYCXA1GG2EMarHrRhaU1IUsbgRKve2XC
6dqbknEEUDLBzYdizQLiEUd+krA66lt7rIuGGpM6PPowfHCNzyrbLs3OZtmDwefkpHZYx6GVPAWt
rG3sg94ZMH+4vwa+tcOFXN7F7C8rV3kzUEEf1JCTyYXwVg5vSExiQ10XujsMADM9n6xWExYCEsSN
gT+1zKbo+C/UubIbgaPvF6soUiBEroUNUaEgB8QWsfnN6QtNo1Pkago2WXh3ce9EbxpgMqdh6Nx9
BgQUaTZKpME1T1HN9q11Z+c2MCjtgETKVUCAm9BPTAWUw/NrCz+Oftv/3rDqNdCjd+1UstRJvgJf
iZ8ncRMGPzsBu55+N+TLcgz0TOi1g3KiweyiPpGvaUYFM2qn1P0GSchlt24htHeRgltXm4t0FkOz
9S1KXet6M4Ihb0+yisBLwmb9WGZPP6DGyd+al/XHFatnbrIryx6tOfjuuVSx0GiuVceV10hgpY6M
4rL5wg/DjrlxLlc3qsPfSlRNTztXfS5h2pXK0r3Tlq9fUbTQR1danA2XJqlu6MkB6nVXcn7xbt10
99O1kEjYLSJ31MV8AClbKvz7Zv2k3n1tvqVfLyhy3beRpcCnFmCBrztXQ6EmhU5srBm5sZw35CFg
Qzh/t94EOIimAa5v8w30dpwmDJc2fOWxt8kqTWQdvDvt6bc1JSGO2+53uRvh8svzQjE8UOs5LmB2
STrcui+meOPU7xjImma22kVd9oGFbs5yB/sy7y7z0Zdv0rFi51Tu5QpLl/whs8ONM/Xz+nUuGykc
PpaIuDdYr5nNFxyDMMIAaOtdIDsxzUpJTssc4CJ/wtcr5A1sVDCid8uY9AvZgoOydphp0kyxEoLp
PrmoQi4FaLfNliaGidaG17deoxEMxI0d6d15fTgO1TWhm470YzLoX0aRvosQsOIPUnbu1bvpbDT4
Oy6UCcssi/RXWNprF9TiGoa0z4b8VdC0qcvpWBAigR4PLLMIYLG6n+WqV1vch6wKshgp82rhXEWa
t8POJ0AhsHEi7qCye5XehIlOxUWmMOc6sj9nPsbu7Xo+lZj8DxGUKPP88t09rTJPt27+mdAfu5PG
gz7HnTJhJ153yV9iqDtvlG4LfIrSfAfkv81r1JqfpSpJooH75EBZhB/JEYNcsEO84jJFZcvlCIyC
olGBontoORjKXmDufnl9rnbxptH92VZRqnbvwxg+DDGPgJWV/aF1Ry4BnNpq8YaF1Fn2feeNOTaD
U9SZNJlsI0mtQd2hPwb3IMfIpF25ThCrwzBhadUx7XiZEiFbOxLdY+2HV9GcsPKeYS8ez6FGlDsu
2jvpw2+GjeF1LaPqvHAt9kdEvqcaKjTacp+mBdSUxboq60kiEfDzRMsk5AGvI1uBeTtxk/p5guoQ
CJOlV2NpoftgQcuaZhzh9tzelEs82j7ZxxsSVkZq8knf99Ipog5kxk5xMwBPOAwEM1zvKRX2vg8W
yzayBJwkQGx5XuKBXEXzFzXZwa7BGcRUSIIbPRiqaHIMP+2eW3LyfSefYezkfufjTaYZ5LwD8gPH
zBB4/71oFOWZihME05hLNQaBYCRjp5586uymWVnu+YdNh3+qBjp+5AoEd03kO7kz0Z7WzP8hYgOh
25kY5gUN3gjW6Eojs45/BZLhswyGaQxWFn13oK0hVAj9ZjGFg/oFXCE/o6burixiY3lf/ygNaclS
b+4CdX7PgQ2EHYZoYbg7lSNOhYSWzATqXDhc0ei/mZoO2/me24FQSicPjK9J8vi0Z056EIIWmD25
aTN1j9yeyiQ+Xfn1RBYLuu/OMwfld62OYSW2Us18yg/NONZJGN5S8oqW+WsKgEDJLZzX2OtaXeLZ
nn3an1Ec8H+5GKCPfQr0qRjH/dmIqjjylTgCM6dhLUGWs95V2hlzv8ptFmTJTeFJDTMXUJ/uf3mJ
zjlOqiH2ucmsCcjHGbqZKYRVcFhPRxv3I+aWI/8i+z3gwqcaIvv/mvUL0VcTnYRh6o71RouAs+rf
nkLWUMUDO/i9aF34s1pnB4Qe10gaRtjBFRMcEv25QN6dGJxgoRHgzbqDuJ5rVRJEtkjKGiN3Vb3L
9xO6wgvxhT1vJsPXDTTSjMNLEP7tVW5oSgr7iZDhfLjfVu+li/k9CSkIDglonOeIe31xCdU0IGO9
xrsZ7KETulTLNQ+ruChj9cRv9rXAup+WQZEi+ROufTW3wkEpxnfLUOqOFTuIQ8qG7g+Vo0pScNMD
pp4eo6gFAZ9itV38288VRoMPvs5E82LNhshGb3MNcwKqN+oneXDpjltAElOk9BY3NwXdDqDY9LQm
tQ53HkGvd1E4lNsDpA6wX+sG7ONfo1JL5HlrZkcc+GBJEysq9KRy5RM3oJjWiqkV8RpdoPXfNKO5
HIREdTI0HtsRhFA+IlsxxchPeGzeUFG+WNsYbjrdko/21sbB4FqbmQHE8KhEKfY4EdaGwxDxlzRT
VYbyLv8iGsXiaJGwI7WuV1Co7faMlNTiWb9bsZ8Lzdxx6c2cuxER+4ZlH+trBNvrNFXU4PXNSDRI
e4ebb/eQ1dvYAKqGxuLO0qfriSfZvY1zHFJbLhXJs/50KZMm9lg0uJSA7vebNDRdbXtjACFJL6JL
Qc9O2kys7KWWu4L8DOKyxvI6p0p98BuMgH9i+ANM8s4JWNav6r1JDL6srBwBkBdDyNlDscTCsAoA
PHWRQanZ/E1de7nRn4O/vmqQ23lWKBx2PwzWInD2nM/m83PO4g33zcAfcoJD2kEdx4VnH313rQXr
B4HDwSOYlbdoiUPoWEO+sKATtMOnJ2HShqYMc09Xw0aUpIoaUtnsY8ArhB8iJKZPEoKAPNFTAHDC
c/tQTqfBhDz3g9AO8v8TTnTAEjG1DclHyk7wLKhXFXUH0B73bCsdRtWPQhj0GeI/S3XUvAvb42F3
3RzMGBGQv3nI0vbNnuhj9DIXB29W5XTRY01WQAkyk0Md2y6t4xpGn/7TvU+NdR2Wl/s7m5mfk2rr
/t+UupT8Mw2wKK8z8XvZ7RK7LoLp/uSf4VZ/kUSs8FplOhGP2u3b6RbyeTQpPUQpx6SDVHybKVNa
e8nASFM3dnf3543vnnn699e4hCfuJunW6FLx7lZ5sdlXbh94Un9pVqUBG5sFmxfL207duajp4ATT
OigZJPHgitacPg09stIFSpWuCUSXruEZ7swDH/len1FL/fy6mXAm2WSH9waG+8TZaxqbVg0wLQoZ
XPNjC760HPQX2FrgGnlgw+vBTWsrVUMqls2FHlIgGcusrcowgQhu8hDv9eoNDkvkmr7r/m/5tOYE
im4WqFw0bQBzAAGq06TLPVOrciniY9N2RMOuPB00/WiIyj8E/xwpLJEIjAey02NTUjnKK+gSWORP
Pc/85jGusiGQkBscTdxkVsoXKa6X70cAwSV6jd6ghNPlHuFkMCtnwYoYoLPYYbn8Zlnev0GheC1y
p6Jv3rr09gEkX9HyrmnWSId9tmg+2KuAAKthmZV14QEo62EuSx3yBPbjRhtB4RlKXMpV3iuetipI
2IeRteMYq1Q/i63yRDtojQRqP/n3jMkOe26RB8iyHNjljay5uAdMPrIHQRu8FPD/vRkZPZit5Rrl
oanf36IoHBPCHeWGqdpaxSMi0RZf7dV+bTvKWLlthfQdG31s5h5lErQZPTO5ugoLuxN/yC7aMKhK
u0vzVLXUJeV8c7ydueia7xFQ8qs064uMFWa4u+CdFJy9bBtKZ8h4QBGMHbXt6dZNf7bXKwKXwpNP
N5/4vzigWAk/Ia9sDXVcmCWq3ggO4fn1i1/Y2dGJ1dBe6XpMZbt5Ds1hnYuUN1+208/jWbBRngbS
ERLrG2+kKg8S9FlhlqiAragrXhRUI14V/fX2zc/92/6rCzm36T+N04VSPtYg8TrDlBieW7YIfYrp
mXG7NV0C0M3Qjq7Zk11m6W3odzBQSX9+i91LJO61w1wdHipFUeCtIW60Q6dIAdr0WRT2vVa25QMQ
1vEDtn4fk/bxIdwV+S0k3IWpJP1BZKya8pvKZe7fE+DGSl8Od+1NBYFWBUVbw0e3+iaAwi5zd+01
IOExFNHm7FN6So7FdWYvI0Cb8aPCk/+pPZxzDuQnPvJm8s/O9Zy+l3u0ZbfCgPPzz9sapFkT+TID
2SDt5DmDHMd3DSICzN0mkK2p45vzv3unOA3tM+zpZ3eIZZsg3wOqMSxONKnWmCE9hB1bqmbox81F
+nbPgxvFf/M4+6iA31OoslF63J5225lLx/clCrn5XhOUydioEEvAiXKCwYKioFx6Q8TpsObSkE1d
67HLcMMCCIY0WdS7BBq+CEzKmXnfVuRJ8u5b8hcvM/LwkjTXjni+QE+yFGOsWmHCfTFcPDJWpsnY
1jPobg3p1CfdKubIGuthrYWgg9CZTayumFuWERZAkbYJg/bxYp/OAOpX05T6qtzRJ88GwwhOi6si
ZgWa6zm1I0k0O/uNIqXAT90/aGW7Z9gQXEkUoAWariNUuzM9uJMhX9zc70tQjp5Gx1vl2/2Vlrv3
LP1w6uhPSxDLnbModD1QiHooO/b21qHNvrFY5wYLZmudVcjWL5MKUv1Jfj+CYjozdjHgewKpVt1R
iCsRnx7a1B6hSbjFgZ6o7tGzQkwvE8iNN4KqmAQZSPZs0x+X7FtXbGGQjjII13HDVvqC4hnHzZCz
zqII0VKMXs99bbNgPC7b/qObn3Il3DcjOKrhbNIj7GWg4W3V8iRcriuduWpD/z7eIRBsLNJLubre
2Uu/i4BtxcVZYsWNa0BrKoD4plfUN8Uy2VzQf6ZPkewcq5tTDemO20qyMQG4ffbt4vp26PUxgnrw
8IGXxJZan8WISonvl8iIfVMW8Vt6Q8Mf2jOa1zET/JawwXgvaMCo88LcaZAlgq/6g+PYHKpEtn48
HJApLEy4fjM0Qj4uS4hUd4s0vkJWRTvXM8fwbwv4I0kjhown9AXa5g88lgptmxWP1pKlcB8LNHBT
UeeDwdKyQ6HE8lZkvrKGESjKZR8Wq6h8TPHYGk9O2TalenJkEAxz0Hv5C9w9893N29VyfA/REUts
pinETWyFUUHcuq/p5BFQwrFk4lZQRNK3X1H/SWU/BaJGxtHFFlofOo1z82XbE6a+8VvwcjYmxASH
+D09J4+O1P55Lv+5zTjlb0bOXcmFinzRk+Akbk4OMT36tLrtCKhNY5q+YnW4vPgl92F+TOrkYPBD
c9jgZbyBcd8RQo3yQPqS13FoKVMQut0kI/6T+FApE7oixngXsRiO5AmGJfw+qq9/yCtpiEljN/Tf
+SzBz4oI7LYnWxq0FNMLQEFgLUnX9o4q2iF9pWz+aWqsJqus73Veer7QCdM9KTbGrBPko2IxN9dA
Tirkjc4lnmTPYPCtYP025AqNYdhFbSqq5IIzVOddAcl/bHei6sAUIBTkduZp4YkOurg7s4TcHso2
q/ahlfpEfWKOhOQYYBX7PtsyG4wke6NgAAmdL5/GkCgVEbPGqRkkZ8NMbiXvRDPiUjDusoYcXn37
zR2daqDkZxLrivLjF+KcqzwpxMcDZFsI16/u5J4FQ1DmPKHyutmvYMu/XiTXG6adPNWpg3JZxQo/
sBTRtPd0hufm57MXFAuE9IcJ+eOJtUan1GgJ8fsbf9Relcq1FYP+I3l5IyDTzIEI3FOheTxNtYq3
++jviVLMAgywWSxJViKow+LQi35CZ9q+HElJFaZV6Ei1k6GMsNksJ88YZGTCUuEHQuaZLpS10pAL
L4x9yhvC6C5/Xf+Lshj10Eu5GMbczOJoE+JmhnrqXWw3kh4wqvcCAqQz8rTbsTN1p8OhyjTDhOFD
zCvuK/dcF1vk0Bwj7AVmHAZ6de2gxYNOPqp07sHKKCMnc1yOeSQsPVFsLRFlm2RinHjbXi4XKRlG
Ycehvc7ZMDVSfNcfHaM/pKUHW3JLJcm/9yYdTeTWvYFutnCRzP93FUYH8sBilmzk9Gy1lmzo8SO3
WVHL7aWiYPSh9nBo+Od/JkZ0PP9HNqlLUOKNaTIbT8FCJBOfOyQAYF66mVnt5kxrKiJi8WcUThQ4
1JQCRfH2w+Ir1eAvnEl8wmRkbn04iZaTYqqmxRWmancC5qpTfn5BbKYOY9CzMXq8pdS3A6lIOfiL
XXNsSMQ9um/Wu+OY15TsG625m8S7DtvoqnvK541rz8UxWfnir+4PAeZFuvtGvai7dn46Ghlx5okQ
z75JOXlkjoX/Mm4pYH2Yk42nVWdUQPFNlIaOkrZ5bjCaDnfPyh0ccbYXB1VzMOBk24ZBIYIREs+B
H7uSLoIWmPueudURMeZFAuaybtTAwvuPMpYfU8wpM/eVZo7GsmhboFKWql8PsswXtWs1nGWW9O7b
B0zEk3u3g8G6M4y15YuFGlBMjTOjvS0KK55mtdsFlLdG8YrglpoMuZtHrooNiSNQyTXh9YUYpx2+
TK04ae+KJKWTpeJOYCPR4fZBI+8MY3kR2pzJwVj7AV7Y341darNFuYXkn/V4/3Q1p4xwL98AhUxL
UDox53DACH6eXq0mj6yEVUT1pWEKyfuODQqVREfXzF9wWe+Ikgx34fQ+fM8PfaiYLHjjkGiwSIgX
8fM3jwwCMAOaQWrNbBSCXBE3LfRUVcrnVwtYL+5otQR6YR1CXzRAYfriHJUYJJ13iNb80JLHD1RA
wWs5LE81V3p8BY1uF9e8OoKAWaU4KLo2QQqEFu8G9NTkLDQvrbqQShBvgDKR0tQpnwDx2oyYaeMV
P4N0HR7+/cLxYMMWnSPuwvFIs/VcslCXvE772Tba/xqugc8aS+CzymdxzceGcBWG5znU8eDrBSQI
H8DAm1VZs9jIHhFnN/j5DfGF/Rqt+j1e6WHOgmd2mL1CcQGVYLu7Mb7GQuviqqNlubKj6mE0XA9/
UvVSgAQmeMtylIZZzdSwocuSDYT1ym+A2Nqlc0I9DVqWml92/SVkaJisfdiJzc3z9z1DgQ5u3bGS
GmrFHtDgRZdLYcLkrtDFyuTILmZOqQ6r00q1UEM3eak1Obb2CMKIp2Om86bszGRqn4Y9zy4xcUvK
+uSjB2JDCiZZCQyHZmqvV5tA3x8E4gfcWal4hn34IIb5ToloZomO1A7yIJ8fojTJMCbDFyLF5RB5
WWy5gaVw272hRJjvBiFffAG0FoXk36+HeM9O3KbWZK9R+4uzMKkopf7ApmfoAsCACy4R4TXtjVIP
SHXfayMjncUS1IdKTMOarnZuXv5JVv2Bv6uGdHtIlv/7sJ5vRAnnNysnZLj24dCSt7bgvDK1b9Pk
4q6uvDQQd1HktnADA4MEIbNQ9mxzl4zLiaWkQaBjOYv2faFQ1JLBkV64qBdYpFQjSxK4pFN+MP/g
cejoLL90+iP2K7+ARYL92pnRUnwRwCh1cGKkWcrqulcJlO9DJxfYCzw5RFj4N4aqsiYfFlXFqG6s
Uf2m9eo3lM3GhO8lU40q3y9Mqcubkz9vh/iFNj3EpKDY7Gjvzx75smD+kMlWVmy7149sDAYrK9/y
OIg7DteQQxgsK9Flk9Z/theIwYmh+ju422D+cffwWkQQ10S/zGcFfPLsAe78AJgPOwRuJVCrnQfz
DnEuZroGYywH5eDeI2ZKHf9eMCmL2z67+Ld5bTeaMcTtgc9dG/OagZFVB+zU6MWVBgj4pCwL8yfA
uC7rzHPoCTtggO80jPk6eMPEHH3v1Fw/KekG/UHh5bElbo1UIk0Mecp1UteV4TFidOGwHjMZSrpP
aEGoM0B+Ma1L14az2kpO/7xfWpymTk8dNqjzxsd0szOpESt0kCPmfeo/6yWuzKnuTmgkbcxmiGG1
DjrrboDSrGeTqfnZHcbiWhZiI6XMrSt5O2+frTmcWEZUH05DlE4Eo93NUiOnORO3HVQX+x2D/Wkd
tUTOtq/H4ZgtATnnfmiZjxtQCLktBYI5AmdKTFzKSwtpRbUJeW5GJLohkHD/t3zbdS7UD2Qx5wdO
WNSFCntXj8rG/8ocS5/6/HZaKzsEC4KcR9PnuvvshY8eUIf2/qgYZmKfg4Z5zcbuM9btVFgElGbQ
G+Cer1n2EVeb4Dtrrjt4Q5R0D466okqADTp2uWbIZK+spkrmKI2p5mblAp8gmGV6pvAR6zavNqVi
0XF1wN7CRzRk8pG5zq2dwCfK9ZY36H/QWFKEN7i9iqIER8xboF6SDYv46qVoIQyGdV879AnyoNQc
wP+IUXpriJQuCDOSYEQSk2Y88eLNtpLbyDOnVryXOKobDnbiHhpe1rUAoYwqGrT0000JeASkv4hd
123gsCmzneZYLbLOzJFvE7diHdochKZYSzvd/siOU68DOLCkD7OFocLnlfAaujgdWGSG/vSkmvpN
9EkDTwCVfIR3zj7ja0m+qxSKnw1SpmQnX++QyzPRnBAxvgpZgYWb9Y2Yb6NLusyMChlUdzrzzPVb
Jwx5YnQNGraNBTSnjwhrsXWpfg+J8Pslh9+NeH2EU2n1ufSm7USzDVDmOu+UpEvMSu156u4fdKg1
NqZYD19gCfNz51wdBM5ESFqGjHhoaVQeRuJfFKn6qYUsym0sZRQlVMnlD6bXnaP9jcEy2P7vKihD
E4FlMqNO+LhXgjGmS/2ToK+9ej9cgjbBUZBPebbEMIMjjbUW6PJuEkGW08WsRxfbNa0R6hcQfKcG
KpmVNG/gWNc0scCax0fgcRvb9/KFoS5PObq5cFx5HBA8iveBw1zE3pN80Bc75xMSaZjyz0rImajK
t+nFbd7HrU2qTGyE2M9q3B6dNGBkyizwGvEFDUOGGQzIPDPwr+u5ekcDmePfW5TBYvCD/xaBYd6l
gbhvz8fgFGnWiq3HB/otodohhSRX8TrTUMa8cLTgLo6AoilecelS1wSSu5pv6igLOGlEPirGrLxR
VheR1T3nnQZd38EUIcYj5kcN83T8SRadP/BsuTMfSUTOcAJ8xGX2Gzyvjh1CLlwAgp8EkkrxQHn5
TO0NnHEeNB5a4i1+vM8AAV9fSHzFQNDEoLDG1DhDlCEHzsbd8uv+VBeTz9vGQPpem18Ca5vz86ji
Sg0OFEj0OKvkafgoJ9ZSJ1JUWVyB+JjW/3Fh78H6AoJHK/NqP7HD6MCRmQlDiMrYQ8BZ56f2nHZr
XB0bmXCv+iYg3FBoeiidTc6boXZ9yCJDxYbKzqNFDLEJwQvx10JADudjXOrtQh+OwvcnaK3IKkrX
IwQ+xoS0ItZG0xbRGS5GYSNtGz0DbSuZ2HANPBpZcqcSw7D8ugvpj2QdCqebH9vDkO81/Br9pcxg
boVaxQ3QNxBDhLieoc2KpOKjAMZLqlUpRK5r64M1Izs8eeg2qw+NHmbTW+TAQMaH123xs9tHcsch
lGnG/CGgrGFcAPpF9K5tk6zo7G9MvRd1DqIUA1rIhTBcFrq5JNB7WbAqO4PExmZKofK6ELXbLQGA
+VV8pMIQ9dFJva4uVTBWPOfiYPOdxExPFvGUzcnPl/d80HqbMv6FMlZHB/koSemiJdP+u1IGLPdl
QsBiEbIGbVHt9VzJdJEtmB6uPO0Dnb5qebD/jMj7NqLKTYoa6pQEK0QUWJvh0kmIOqgbHIakHEvT
4I1gIFUqc5QTlsRLQS3SDfXrhqxd2e+SGghNy/P86A8FsJ7GXhqoRyGth541QeA72eBixJDj8/nZ
u5iaCXONzO78OSbKFQa8GcNfuVcScPCXa7J4LaGK7rtNCMmftlzBgLDZ0eGjgvFT6OjKTGGsu3do
hUaSPLkAiiE8obzm8jBTZHYJi7x/6YP+O9YMd34lDPB2khGd2x2/29GNCYIsudt/opydp9ffdhBY
r88ClmP7bcBPuJ4Hxi/rkIs9sDiqp+83vkvjf2qb4vaOzpv8fCvh5nacsyL/MiAOeVNw/Klcdnxh
YOctSkD3BIEcL9jPZSpM9X+jTm5c3gJnOQ/5IRuee0xjpKYBUcco0B5ukmvIOBINKDjnNrd4GBFb
ThxUpEM/nKvkJ3b9KD/TqESY4+rDq/sVpXRhPJpO4SH8sxJdiLiL1T1mKW1AYXITnU7JOEcUpEtQ
nbDGcPHHvLi6IMjjZoh7I6ZAYLtGmyjSQfhvibd6phY7uoEo2l+c2cJkkRD96ltFl43vhZ1arP3g
Tr5BvGigb8+pu8QsATKI+Fu/O9VvH3a3qTV+WqGMet81qfQ3JgoYRG5wN2kJBAxWCSc9zS61NLn3
lr4LB2RShGrSrTAOF2MKwo0FV0HtYTLnrkCz0JOJDNqkO5wJZJ9t7Crd5m/oPc5nKNQ9saqjTmNi
0NeL9kSfjzef8vfyOwLLCOhXguA7vogUgszXsqvfCsBW6TuU+Ml3CX6VgWTWGmenpvn+q1+5NRlb
qnO+BSV5b293cwwv51M/d662Ajgy2IUFqwqMJI0j7jbAKLaBw8HHQrq4t1XNNrmuXK7rlA3ZO7Bf
qKKxygFosbFsFcS0Bmks5Q02k3libv+TD78jtrbpzXTgsKT0nLHYv/3c0vSGE1Wby6hJ9caPffnt
w3NZEEXyXzv8tbae7bGFzsDKmkciHSFJciUUpx/k8kn9tNoDBUjwjJ3FHLthQzwSOtK53pyTCNA6
SxXHxK7UBQHTNKi6H9roN+zzZpP4C6lCPweZcSpqS7ajkav2yPq+TfSueV1W8HDfBXggWZFwHvxi
/mcbDVf8czMYE0gZOrMOfQNRwszDs5Nf1pIDXq7t6YCYQ6VFRB+PcrcgGU8C0J2Xl1gY09hj1Fty
DZMM1v3K+CuDseKy0gE32b1hB3xYiEhKYiPL42F2Z8sF4HBM0o+0QUEDcmdP4xEMmuzDBDJ4Zskq
FkcqLhoVj3t063qakFkjmEFkqBzL58aquC5R9Vez/wMyDkcCqt6k7+X4fsA9GucDXeDr+ogZ5DFl
XBlVazOttnwR8K8vWLSl2gdYoejpQQgKtzAlc2kTQhGatsNywIsWY/s/iEXMe9f/V2Y8IJ1/kLRS
STKETGOhJL/PrMWW3F/stGmYpYwg7LgYSPGydoUjyswzRSbtNgX3Z2b+jc7tYn+S7A1rMHo+oQEU
b1RZV/QO/iNWQOwhOi5st6ZU+PVS/azcJI/kjCYIu4GJzZw6hQQp9aWOAzReCPhg4+8XJKk1PnCV
qOk9/77lANoEizbiIasbSrIK46E5RnvgC5zLln/zF5L5Lb5kkGnZ1podlyBlm22gCgZyqtoVNQ9u
5kE8JrynRXSTW3wiHFqUu2P/NSPd7WXGEUDVV38u5VADhVekmAr8Wd87xw8iOF22LX98fWp0+Fn7
krOLTWrJVd1iyN9U+0eB7h4EwEMta4rXPXyIxE0VOQ1wX7hqU8mu76btcDLlIrcqIm+mafNFQTtR
oxKtf+nlPEJcY/zwIKnbxEtTudzHvPL5nIZIlYWr5/klCHEv1XINnFRx4D41sUxZeX/cBQLRzfqK
jZqp4X6no/6dqIzwrkt5945kdkLoP4GHX21ik/Pv2MKG73Wa1UTPZFtO7ekiDahtKYHbrrgMKSnm
WSQrmzrklOiP35rktscuiKo8LIDn8hg1UYXeydFOUXd0T2YzZriSEEZrB9BXIwXFkw0rws4ndScL
x58zF6NkfMeR29Pgq7R/8j72Mr6qymDg6vW0NSNTm8cbSnOR8oc9wNCDoMe841bl+8FEHZg1G3SB
9XnCRS95BoIyi+uFSbT6AdxXOG0ShzgBQsJal23zCib891zdMblh07jCsoYc7Zl7Usl+nS/VRFsp
Qmzp4V9vX63EQ+KihZPPcZZDJge1fPmCrRVrVgfgeZA+bbgU2XpljhxqcbtDTSWELcmSZYLpy1E4
2cEAlZCDMtSMZm295ZcGC6dwRPRLKugTzbBP0L9yU3wN3xy3wp3Rvi9TPu/EwhdzCZHoL2lzVzEu
cCS1b7VAIp0l6IpQS1mBwa00qL887hcFXNKEwVRMBlIVMUzZTnuRSP6GAzyYT6oDV0W3PBvBRwup
El06XdSQ/5hO3yCT0l6cViiX6LpGez3GXDAPqNFJLi+BHJwrtiabhE2SlyfB3lmoimRX141eUhgQ
neGViOA22L9jEjlXH5nPn+9Qk3ZoQXW8JSolVTxnwc3/QxWA5Io6/o1n93Q5Lu7/9emYjq+/PRJy
vnqvMc0bwprQxbpJRnSTCmekr3+faKrd4aa8ugFyhh+AMfCdwbJAK1qbjyvcd72olD7HokUIVmgN
Tl/IwYSZ9C7hCGPEeLB/D47L5baEACI/aXY8vc2DqY4AWcW2MDQT+0SdX2V577CxFFqcwB+F1ZwZ
YDh2RxgYR5K+C1R2GOCuilc/+UErpICOt8wRKngQnn9HU+MIvO5ZizPfzZbqMQvrSur32tGYfH1L
ioFbEXBKlgNNjA1pF3H3lyu+3EhEGxrADxjtggzDCM71CXI9ELi1vRQk0o1yaR5QVYE4nwn7RQPR
Qwi4niBr8IIhR84b3vI6WQbEk3xGNjMlkf502C8A1Bz5Sm5/qVKXQBTfc/794utDDcQG6nYJC0YG
isdXwPn6L0L3QBxODKm7IHPXDKkmlfxsdYqUMgpOcpxK52WJndSnQbECvBwjjbytOQIrvSCktxnx
AwCxa62yM78VsutRPpLHnstTZmJhFYpzNxG5y5gMAMz6SiONLTzdvPoqDWvPKeme1qkKOs7qWumE
0j/K2lqktS7TMa74s4txNWe/ykZJiZaTJBE75NxEPCStcFNLy6+NR/rA4Lfm89kVo10JVaROvneo
d8GJMTTdaHePXuhWNnkQmjeGkGaJ+XmCt/5FhscY5o1hvGeRu9Gc+2rj3fQfOysmeJlGpIuDiIew
DtFA8QJbC2O/36h3CBlwf+R4McxknkriiAfYKTTb26EKSlVTPUKKUmnQczMx/OHENPJAutHD076o
ej830+VVhMUVA07chy/Hx+VJXp4VYpUQkiCOU0yJcI304FDN3Dj90qqV2iTGPLeVAFzMQpeqYhDU
TiWQsrfmLzSk4vXJDOcbSrfKZbVds7tqhx/XdSa1YPpL7oZ5cKv8jVOS7SydVHXcX97G4dQmILpq
vj8y4V+4V642qYWF5KF0JJ5VrlOzdacSa2naODjDs6WyiddVBHDEYXKztnyou6kzTV3wZbdFw69b
BgUG3Ozd/od9PV8y/jJWEWQhBORvaZ3GibnEe/Jv4Hb7SDTgdQmtCaDNapheEHybm7TRWFfFLmEQ
6ySF8+qKnPirBnGByM/Y5XIgn2qvqLQdY2RQcRdACIjIbdUsgh9eWSEML6h9ZpwMIiWYR+Zbfm8c
QgmZ52gVKaclvJrhs15jBak6uQ3JWo1WLX/eHGZmahz49DUMlbBRAbj/cTSESH9E8y8u0XFwskzK
DvRltjYK3xnDqsJTXjOrt7NcQnI/IBl0z+bJVavGNzFWwrE0t3p7DWrMcK03slOjUkVqNdnAB0DX
43lxb5fEyYcOurT82KfcVlvf93fXxYa85yXy+4aWeIcL5wowWqlNlFvOt2aAYWnSz8x/z3jTvoNG
4hHAq6FBfoC+qaBVN+9OqijQ6SuKKj8FN/aYR8mYC//tKBkn/qD3skzeLr7vp5IJVvPZNltpz86c
+hHhD5uQtCwQ1mTwr0lzadHs7vV5h52zwMSsPQwPsJhSrj4jw+rGxCTVi2rqaV82tlKAW6QaZgqw
K7R6fz88tjIDYHyTlBQpz70kJnTfec2gC2v+8um/+KY78pDhwfhGinsYI5AmRIautRX/uEtrwmlo
lO+amyqCiVjrr+y6lUe7hXf6QcveRS1Ii7Q/o1choUCvkxVtMpsyjdPedlx02iCfRVqLHnY2dlDA
KIeEWXlYWh6EeUF0I4hL+/rUYW+BSXaxqoDrDL1q8iJHtIUvCl3TdmdP17W/cw+6ZaHVhlLJ644y
BJ2x6JIQObsTX2GF6NG2x0jFPZ85MYNIcb/xX2VERTuEm/b3ZWtZjt5BZqSMjlpmdU/9mvx9oUzG
42EZaA9iUb8wVGJhuFmpsi4Wyc1dPhXdmigInWOGtf2TlRhBClKzcpC7Lql4pJRRHRnvoxGGQ5xc
XfzXcFb2G9G1yqA3WtEBarrw3v9l+/L3Z3Ef2EiAhqgv7hWpF38hnV+ib/ot5AuC03PNt0GJ8ZQ/
sHapky76xwA0TT3KZh46S1hWcI3U8nu406VugeTpRn5NBWdCaci27DU3P8Uzmff6OdqrWKUPWevv
hVi/9ydF9nr8be1FqtgoYO/heWnyXi8i5ra++PWifLmHV1K18f2UK9vct8N5UNLD6gq8IS0eu2Hy
uY5HE38bWqDfScnkogVMyXwPb+B9BaSe+POyzoYst0PNROVVG8d/aLaEP8e0O+HCI+uJtf9zpeD/
Zwjf2KLjab4/fA8s3V1hQS4lWLlZUMZNbBGZMgbsuCbuMQ1NDT3wMophsZ0/7WvoKc/Ed64lCOsY
CCaq2BZ+FwBFjz/INbKDzb0+iWD9x6bprg6qlFVdBBAt0M+d+fXkyxtIsgJ4/ndiZYlD4Zg9vscx
218ctrotHCw1N8LKCXDD0enHYJUe0+AtyhhLgYjNDVdbjLaHnYSR5f2y9blyGKTs0rO+nG0w6c7F
951t5OWJ8BqVomUiAE6rlNWcjmjBeuxEySQJu9UYa9uQAQ1/lw9w52mwIoCqhcxGavFefnGpojvT
IIZu22zhyLfIsF3dKui6tfbwDg+GuWNTrwpkyO8d86x/YTVl0CiT4yeLuaBtCiniLNfnZEkVXcOL
DMITrZYtwlKwkFP3DUvk0fWj4LRpuo6itN/lFq1N6M+ZFd6mgj6LvP+D/vj7pm5oulgLbSMh+G4W
ujzC+epiagCSh/WL+U2SIepCgUwdR7Ct+COk/mPjBAJwzPVYhsPPyYDZFep44BozDtOTUHWur5Me
DlZqQe2TPupyTYfrl9KTwQtI6vxVaEfqXQGFu0tskfwX3izhiFUHN4BsRYWo11fruwxU8O/hMt7j
8016qoErvHbdvEGwQIAznNLVg97EHylRBINTA1Hi8r1/oRXiH4TQpGXY40h6+/nCwhD4qIe74EBp
sqCbr2iXpV1HZn2meYqpgoBs7/cd4CsKIXnBCsE7Q+v0JYY4yXGjlDJAdqJd0qMV4BImPaSaISGQ
Hb+fkTBy0lWIqjAS+dB1+rWKoZ1hCrVn8Pdm/fcVRZOFeqfjWBKuzk5jPagly+cYuEQ2OdZlPYCz
nvP5gXrgrdFZ98DZ09mYr5Aq5pkZbGogiWE0OHFfJ4fY4Jf/lz/Pkpi1BgbjH1fc8P314fdse4lA
LD68mju8jmOs1twjgp4x6s4yCFLcItLEowtqW6aXB9ZO6fWgyJZ6yAfX9tQ38XK/xZUAvR+7VY/L
GR1j1AI0d7Zn2j0rEjxwwqBkGFOcLKI0iDVGDluwYTgjW6xJlIzA3cK9jh2FoXCNbsEMDZCQbiO7
3PVkdC0aJy2LUtfNWNp3qAqI4Oq+AG+9qIccW74JSXdIHC9/phu/Rxokvx+z39f16oismgQ2QlUr
m49OE5k7lm5woIm2/z3f8XcKC/ts4JFmGrvg/IqYYOJAZRpQ3H7FuiQsUQUPqQf7amXly27pzEgH
PidYNbwssSc6XVud+XMO4mDabOIF99KPNIDfauPNu0zV9IzR5e6PoSbnAPhecea1K24NnsZxXiCh
a66s/w8+GVI7oVlRedHYj0c6c7neR00GSw6h9XYC37Vm8iNB0IDMI1NCkBnyzIhaDmdMhEtNp5gP
F4PkooUy78hCIQS3liIsj9wAw0KHQGK49e3oRLG4M7WSnwlw+fNnTWeMKL0oFXTAw0kqWVHo893q
Ys/QLzAyCbOlDRceFyuVMY+igBkM1tqZvnsm7kMtntFgzLyV9YbCAS357B1nPaGRJRtjEXAhsPpI
EPHRyhqS22+yAFDoGHetK5wZz8ttGLCbCK/dG2w8JdH9c71HoyuF8TYN+6vzEOFMjIxRLKUyyj1v
NWy/7GeuioRYE8I129tHM+3lOJgHUU/EbgXe6jGy6fbtjdeZqTPQ3w4txcC8g8BLj36sLusf+EGD
XEj4AHl0V0XYr6kX3KIgyv48ybtv6dW6qsKoWeqyTag9ZDa92d0msJGTpW2+vJ6Iu1F8CG9/pyzv
y3fM14GTCTTa2ezO/8+5JcTFdeRyL2pnUnCyIdwXG+ulDdBNlEkMXrV+jZDXGCmpjpGjarpYfPXX
2Kzy0Ok9GWuDniv9cMdFrGHy/f8pAk4Jvk0EAnC27t9xN3fovv/epB3JbAFGQGrvtcclNk95xH32
SHafQ7J/23tm6Sxu7Jz2Wj9CR4GIVvipAjPjXix3UuYDpPjBcgwPusx+YWj8Ga8J5n+jaQ5ZjDEW
5+fIJfzkVPF84STgMOKzQ3lR+1fARdp8ve9oIm4+RQoMi5IsGHRHTJybUOZeqll2ARN+X9LozCEZ
6zFgQgC9fZh797+uafXb2VfyBSORsEWFgXtOq5RKMUBT5VP0aQIC2FHVOcQkcB4XG0Uok/jjSZSu
oqAC1+j2ZZpjspEgYI0AaknyjqS+u8zcJ32HUwMuIq1eunNI6LnOzP/8slKmRpRt/MxwAW1DstDK
HTf0FkVpWk7MMk/qWVCO54fpiQ36wmCrmqXEugGVCdzm/pOaM82ehNkPWDL4h55x8mqvYwyuheDb
bz6f3VruR1sfIioa4gdol5dqCm0lvw0PS7mbjLcuBGz6Uvb81MlLmKL2SVQeWmcurhpd2VUG0VMH
gRN/Gs/D/g4k8JpzWc5DfMc1M7BJdMV4BS0AfG/fISnQpOXHgzCF0h2qjWKPS64ygAK3Wtj43Yi3
NYz50wvYgmX++EB0y5shIBQebw2Zok8T4BqW7MfqSMsx9fp1TfXH/WGmvUQa/KRQEcFwyVeMy4SG
BZer4zkBHqXtzE7UISwYDRCkcAj7CSTAB81p+F+ZoqLSXBpVqLOZTc249nUN+8MXR5v250nE3Sa6
19tf0VKfdQ+lLBAvDUpUOKac4C0aLwbh3c+rsL038cPjHeMFwk3QJBEMuD823eahfNbXncVgnIzy
UuA+hEkNtY9lWaUxcUGXCGQZS9ym+5Sf5YMyUgG8qui0XNthKu6w7ZlkalTWM2b3PYOFBrNOfYTM
juUrXa0T+m10fi8GU02o3BXHdPjQSwqceFBwUjXiItacUkzvmDp3V7UWcNSFhTLS1I1IQ0sTni7X
KUNt1EMOB/Dwe0k+oscWvChJY5hSyx/MDcS2KH4VRIGH3O1J2bqUOokjVnoUatI1YOiufEJutWSd
VAiWer25CLciYEV442zmSn50SrLDYk7GKrG1IWobU6vrZmNNFVy29uidRlt3AckATcP8Ahz1gV5y
if2d43uXtDv9E0Fei2UiZXVXSgF/Xs2gU91MbOfswXFjaTYZ2NZ10o/q38wdaaIOLR0KbG6k80pA
HaJmerG9+lSjRkXSVblqUfb0xxkm50kPeZg90c2FDhruM7jqRKJf39k/50nIvHDY4yT1uw5WZKzN
gIaNDFObtjSOunl5KhUd1DDjOtvCdvA0WOTQC9lJQ1ZjlmdOyBvo6BVHipDnvdUncB60TdDcaFVS
1oqmHd+b+eC5rGeVuwIXls9sTgqxRJ8pIZwJaXB8XUVc8xGE7krL1bPBmJspXkIa+L8ic3qhsBjl
6TQLRE0kSGxIdSkIfNn0bFGL6AS1s50I5YBA3Fypmm5gexlTeKNHR4sBXpLns1Mz9pcAcJ8B2hXZ
jz97h6feuuyxgom6bog7SzpL722cOvkAOTtJSXbfDVB5OVUnADFo5v53rUbhl04zUJVbzFDX+nAh
qog62DlELpv3t+4+WH73q0zyQwU+EaS5fUmO6wAzqWndMr7N5mzS2InVVLN2Q1B5u6Cy6D1CTNXO
68n9bNhRgydWXE0di0ZE8PHyqKTu+k5vs+I7HyhAaJp0d1unw2kGfKEYJW02hB4oV0uXyWioYEjc
4u9nL7NMFcE1/b3Xl2xPmEYb54fHd6yNDU7Y00M0QGvwS0atQznsn4MGGKHAX7lCSffvEuuuMJv5
URiXFL5b01k0FQt5CqFwS7gi4NfuxA4p/tLdhj0ZBrky1z54VqruN+hfZvoW6ogPv0Wtw5LcCd9m
SoesAlta48y5Rr3mWOb2nHNfpnYVlm/YKnCCZiz3X52DxFFAjA6atZqzgxy/WzSb5CyaKseeXvoY
n4ktcHuVV5eYNjztkw6mx7o4BOtgzQufmylQTSL7NmyI4yrHboJEL5YwO6vMrqctWd74gfqIsJPz
GA4lqB3kjeFEGejspbrVI7saLrordr8/HM53l/Bveol0fpii2QitjtS6WZM6qQvJhM9nfdsgIHnh
9sbhyDKVj1ByGa73e0CvJvasKeCDx87GZzD6mhT+bAtM5OxxLoqjZvYN9nhsICa5OJJbTWJl3Mjd
0wZ0xzc6YQTGmwpM+UfDJATRYi+7bliyUEz9xxa4f6bo6Xukq08OjGleK/eZcIvIr3J+0YVYklr6
kjVOQGglV2FugpBbOULwPX79Psgo+glFXUM8i5FOy/0WBmR+d+cO4GH3Xi3jRy9oRD3XRBvbmoo+
Q587HoCtwwAT/A5PgQxfvmFeGj6xv51VzOzgmF0mzmekHQ+dNduh2VWXrjaAb230Z7AxRu1Z4XP6
EM93xeWdsp7XCo58UvMEIWh1WBMbVkEzu4wcUUbEqoNQYI1mRUv8Lb6KCVOyRqGfUWTqfGM49qFT
Q49QpE6y4BGrPz4GQEx5AmVEODNjGfPY1HZ/DtIaJsij5SXDXsTZg48Dq0iXrriwVWKVjsGYQ8il
XC7zqqkkUW3OKCT2StpUf1hwZVjBl/ztYpCeGn9PROc4TpiuPDuIHY1dUnZbYdbL27lU5UHc/Fl/
4EqBjX1eseURE2jjafn7w1KPrlYTv1FD4zh0S+HcnJ5Bq4qC1BhkKBAbrIg5c/8MziEba1vguSu3
8V4rSRk4MSjw9Dd7cfW8jW3Vnx/VSbIWK5hzAQTxqRznrHBrVbCIAMfc52j6sub5zH980eSpvSAw
Pyzni/T5kVhMGC94lZiAkMQQk6t+I1jcBqe7apRpyrF//DYIz7qLZjDBi7sPbqSbG/YOaFStjzPX
NK0XisI5UtL1VxVouaKd6Zvj9SOSAs/Q3cS1X/6e85wkQ41ntyz/KyXEG76pGU4ERVAEpWckNTLz
I40uvjvXfmjqzElm7xTYfSOV+aEWo2rekkU2SbkVyscGGb2dOZg7cbud8iWQhkJv+fZwoiBc8FZz
EBICVZGgthTepAYvkvxA5tzQmzN0xjsoxILLYiqkD3dk3nLihXvz2X1L/i3XfxrekD/oCJvNRALy
++KsYNaW0pAuJVmzvCLNHOJUkM9NPpEk87qYl2g5mXPUcE043pftEzld2QWfGarYKNJrwgRnY0MG
YY39TIzaKPkoQSR9+J1GOw9+fsJQYBroYliUbr+EkkixevYBazk8eQlHeb9HqGP/RPNqJsTUI8Qd
oe6yVkM90w6tmVOuYMnSMOvI3bSxGAMFFM19rclb0E6pdbPAt7U2nDB4IZK8G2aXJofCDyhYSkSE
M/e9bYHq55kq/RsNkIJW2V6Y8rY75Dn8yN4txJq6iLl8zcWgkq1734W9q9ZCRMu6p+rOYKQaNpzy
SZRpxKCDK4anBu49rDrHbjX2gMe+oJiB93apKvFks8CPJY7hEIfuh/CnysnObcHztVpz0WYNNBne
ZAa4mpo8PbwBC1AsSZEWueZMfg9INBmRQT5gKnnqTmnsHs7g7Gz5tIHk9rHvSTlfQb+ynjEIWzQE
EkxdiP7nIdegy3t2CGrmXVTk8uQT1tW1OuHVTiwNlJ1tzZ9xdnBaU6+YuNhagFxvzcHdKNLBfj0M
4++9rfFVLibLStgyvtbPiCp7zpoPeITkVQdWeqY+4CxAAuQR6hkIUa6AJIZiSwrPnc1/ZjVthqnC
fyLKPEzu1sO4gKCSgTbpH0XYytzYjXH4cKbQqB+FKR2jJhDjnthqpvHPpo+lG36BG1LSv+WES0O1
VUDSoQxy+FM/ur5LoYloekR0NjrrWC10/5Jx5suta/076UmehzGQlhuTqQriowEpnSpsPTYDSdmO
24amlvRZyOlWEI+8Meypgsuytg8vr//KgYVm/9CyO42m7C1nwMPAj44Y3qib3hXi/fxz4llOfJM6
mHpbB5rzxsN63raE5o4xleIeS1RaYh5Dq/JbejX0zlNyUd2me6Bsg0/Ug3Nopm0bYVDHNU7sriHy
/hwLW8cSxNmlR0LLBG9wSiyy1bs+wG2Aro5lJdQrLnekpkQbxsJj4iMNY2ETXpDeTeNP/CG+cZzM
4bxKfxEvYkUXqwbtKy62zkE+PmOULadUIlTYmUalCCmagZdJ0BRFTKQqo/hwNXDzMIIHdmUGIOnA
nkjMo7d6vp+oMXRpYwGmVe3n4kufLUR7lzBYX9vDs21IVpkFWkISlIThLmGXxiZrj4rpeOO+TxpX
4IAgC+EFRkUrJHFj4K4sksKsLk18l8iCBQK53BnuED+Ip9QkVyD9zH4Fk5K2uEKDgcxia1PV269n
x0pMm5tXBc7CROUHXb8/n4QYtuWK3mX5tltR2HQQSLHHTwOgotPGuKGpS5R7Ahq/SFQSxU6nmL1t
NtfDnnrIWX6DNsQnXJA7JTZtRZj7DhLMW3yid4yMjpHEZlF5+W83OxSjoRP+tPoE7tpyvmsGcf9m
v0rt2z8WUMvopQBFFianeqkrVcPAO/lABARYtW0+KgjpmPU1n7RH0/4Zy3iXA/G7QedBPj5MseRA
PAtkP97C2Do3HvlgTod52vE5ujlKKo6f31u3gEXw7qxegGHv9O8lsqX05LCdJN5QzqxK0OKTHI/3
4o0Yvxhn+I/SJTjYjaf8IhlYynEmYqF0Ah/6h+7O9GT2XAQlI0iTfGJlJdPxd62AoNtJ/6SdVuDr
KZYLtwhhJPBRZl0UCxFs3eRtMLe5+/OWYUWJEtPmT2t4zSyfbzbS7DYzkocEb3yO56mj9WNqhefM
KVFLlNzW9KeGHtYU7jNpSH6v243kOhYrYFYn9cVtv0vZT4U2+V1FYE4Vevvd6ffZComJN1VvGlcW
6AxX+CmFKbpW75ps8nCrByZkCUeHO1HCjKrV049YUthYWpBZTzHojqfIIs69xixGGUPRRaoiQCxP
ffVQ8zrVeGXHah+ZMkA2iSnlxi6n7pY8Lt752OneJimd1tMT2AqCbvOlOnaPAmXLHXB9Yd1TNWzH
I/LkzXboHGXuB0UTHGMm5uP36aEfEFXcGCwJXACX/8DINPmKVZtFOdCwF74phy8U4J/PTWlzupnQ
Dqnu7EKKK0xIdBNdWso6ZxHr7lj/9tDBxBv7aSg81qSrUnMBrFvxQPOr+rnJcrf5wb4apZJuuQT9
vBZ+XdlO7EnHpAyeprG9XCfYFTPwdZXkPYi1bIqiIpyAj6jHa+89h2JB7wLmEBS8KsEAdc/If+wV
kghrCpjP7cDIUotZKzsbl8y+nSHCO7hhQWlRe9OwczD0jKNl8j8Ghnv+Zp7ZS+xoiCHB98H/yXh5
j4msQqc0kpdKeUeR//rz5rlbPfKEDNJPspRYGFdpuk6pUV0V9MZpyYqK1W0bu4BxJLrcEuk1sJe7
RoVMEEx0A42Bjhqqtxz2JwYJpYjCfuA3ybcn5oKB5SK4FANnrnTpr9NmqB1r8s4+ifybnVB0BQ1q
q8b2ukxs24jFajJFdcMRhN2oTJDWa2aSIKvRD0YXS3v+zYUVTNRykwXIirIdnD8/OWLyTiYP98vk
4ZMlgpPBj70fzpeM/9ozXaRCSMbSd6xwojKXajtyRBYiNGZy/Jz9emudWTDYpmJEwtAmFp48SbGE
nyDrtZOpvs2TcLSkoatvf3RyuoU/tuA61kLWLI4Q9Ta+/TzBza3QTleYMJn7fZrtYjpViata7kBy
5CI2d2N4EqOzgaCUmVTrg3EJ9eGW4bjeNJkDKRCUNIVWOLPLiGDAnRG/8d5WtBEFimQyPazA4TYZ
KMLvx+58+YfLb9ksrXwXUQqRb1hjfmGA+Z/YIyfJITrQkjh29rZzIJpsEwYQeEUhKlEzPkisGgR7
ehkOBkID2Ya6GckTJlfRN7UvH7dHFJ4MjCP5hZlgNUtI5ygIdB0O2PkwUnhHTVTdpNtbcEFMgSBF
BR/e3PgHJVXvkW/QnFC7jWAEaCwp/jlUmYuBhw7iweWq7f+wSAWkMlO6pFKKDdAgmqUM3ssFTEXB
nJJtXpyWk6jFwygn7sI4fn5Rw/eIbIjqAfqxnTthQ3zN/fVkOlreo9T5LSXyKPWYjPFKcynOEkHm
SR6h8jzrnmp5gjjdIC20YTnULvw4wnLAyYtl0Uo2qJhxbaBAr6pzwwt8nG5ornCXqPRHjfNHkEsr
0xAAMWQuXEztSZsu1A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    resetn : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_clk_wiz_0 : entity is "clk_wiz_0";
end zyncoscope_oscope_0_0_clk_wiz_0;

architecture STRUCTURE of zyncoscope_oscope_0_0_clk_wiz_0 is
begin
inst: entity work.zyncoscope_oscope_0_0_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      locked => locked,
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_hdmi_tx_v1_0 : entity is "hdmi_tx_v1_0";
end zyncoscope_oscope_0_0_hdmi_tx_v1_0;

architecture STRUCTURE of zyncoscope_oscope_0_0_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_R : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.zyncoscope_oscope_0_0_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\zyncoscope_oscope_0_0_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\zyncoscope_oscope_0_0_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.zyncoscope_oscope_0_0_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.zyncoscope_oscope_0_0_serdes_10_to_1_8
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.zyncoscope_oscope_0_0_serdes_10_to_1_9
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.zyncoscope_oscope_0_0_serdes_10_to_1_10
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.zyncoscope_oscope_0_0_srldelay
     port map (
      data_i(9 downto 0) => data_i(9 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aMT3usC6uizzcwnzOCX4OsS16Ob+YxFcsGovFpFklbnaIaD1S0lVdxenTwHPp6ByIEi+ehwr6Rgg
z/3AlTheI5NFTM8ihiMA18/wmUxI7EbaftJACA1LykUKCuj5myy0T+DACuv3sGYIZS38TZTZnnBC
FGAlvTZmRWs+JzneH3o=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lR9ZerhYSAb39nzEkeYvhnwEs5t9y/+yTDf8KuoUtR1BGeHZq8pA/YxtjzQLtaOW1R1IQUb0FtSI
e3CYAb7WHYbIjcpw3vKHvW1SqcGn9CMGa556CYKmD2oF12Kow8xRaFvMSBUVxX7HsHxNWnRd+PU1
+C0YayU2KFIY/7Yl6cZ5luAzhw/6SW3PFYUIyyqWy5MCIXweHOwQR2IpQEdlDur5nluN7i7BeB+i
fxwwHh8TU/g7T4mhZFkiTuBKdLAtQOjxWxzqTMxgcuAjlTylY16FgMFOASdvvSbqBZJjbxMdVloU
rYjS8O/8rWktv8GXcaIdBJ2BRj01q7jsChsbwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qvl63GHz9mq2xOB7elt/vAQ7URLGdD1Lkcz7f3Wtw31dwjjjbP62Ny/Jr6OmBIheWlgejx38qxAT
TrHiiEyjKmGcnPn1Tn2n+cH4RAxCbOFnCI9n6+YsYMTe9JkplGhGGr39SkFgJz0I2IKpPsuqTjCj
rhf49TAryNMQeRpREJA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MA+9Ro+dh339m0iZrkKbqTKN8gQ5xkxN/SPCfhkOn+5jjgCTS5IOKLHil+HsZDjX333ebxnornwG
MOBxyEdFfLM8SA+bs2r41J/j0af2VVMmCM3hOh8JmZxB4X9Jg/glegNCbvwzqxMbOQNEy+zt7j5t
TFVD82RtPFmYVVYZZyll/WvAA+0aVpyjzLCIM1GznFky0RWLv65Wp4MJJnNRRrtG3muMznVO/u2s
tACsJ9jzv9M0IlMYjYH9BixhG6cZX02I4LEXXaPkhdOINlMMhsbArXtc9NphzmS4bY1/1yF1D6YD
EKLyS2Sr3HDl0O/lefN+jvfG8iKuVl55PNNrVQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wpMTg7STjFkUDhOqdNPa0FHXTnHQgKmhvqDv+rRVBvMiQ8O7u8oj7ibITq3o+jugJsMJ60B410gQ
JFTcqCJKYmYJvqi8rPLLOYDmFG6ZLP/Ixr3n62IyIaCeDltBahi3yV009QN0X+iuzuFCL+Y7g9ff
IvAgyBly+Z3Itv2H9EJMZPMl17Sa7IkgjmWqzVXIKNMKn0iDVYsQw6ZgzQDYQ8N8IvTIEggU3/lh
6Nf0hV0ev3qOv/2P+4w0U766Ux3yLuzPJSI7bKm3/ip9NjhOytxOiKKqVXhKG8dzbbuS5u3EE/eq
q6YxkL7gpvNltVqqBnJB6vHSyWrD6+MqsCtR9A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q7Q4SSp70lxFryaopuic9VVP/Ire0pSsPEIMYdURBAczC7ShkuYeV02U7L3BlAiyBE4vBKcwYSQd
cWiaj8sVP7q4kxoRHKxLV1R5PIO6l4DsLWE2E+1MLyUPME0w5KTular/oX8EPCJ5n/8VCtW7x4Vf
dpeyki1/IAPJkAyi3zVZKHzgKhEwnZaZZtZYuMWoPZMt4V38sAcE42Raf+7yfFWG5HO74JY6iEnW
gJeRk58K+avB/XLF2/j2RQZfjTYizrprT2tUMBK6e7DRWZZtk8AOcsMhUikev44IFGNbNXjP8BXC
0J3y3P7pCFT6l+saU83nRwi/H25fSA34diJtNw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/8ooC+s+6nfvfa1+oBhsvYWLJjFgp83DI1kNyOi5Am+ugPbGRmgGZudfyo6yw6Yd5gGbLm5aToQ
5G4cGF5HaXD5TU6A0ZZFMTIbzFLE76JMjjIxX8JcaJIZpSmrXqlru8l5gDINUEAmwUY3mRQnjcGJ
0Z+kMRH8iAEF+gEviPiFZSBbJeOPqivIS217kimQJX3BeNbNPQTP+GUidcRywpGMh5avxtA0kDRO
F9SoCSyTm9hr2v9hsK1IUAYQLb7n2/R+z5YNKNzt1oN4qgJH1wZfdI8if2K8+ohyOdnxrrgJOWdj
cOqr7cGqEOYfBMTIQeHVZzb7NGWVN+9B8XSUaQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
FLPvOUNRWNW2GU+FEGmt2XWthOT5bY/31DRbol2cUmEGNF6b2XzpCosNKGx/o2n6sQvGP39KRFCs
nJu0ihe2dUGee9nEZZUcpwPjnEfXVI3yJaRVYy8iL+rm59lXq0jX4sjAPieDvv8shgAnoXLTZGlq
K+2c1JhaHt+nFi27TDrYar/+P8nP1MhocOS7BjzCvSs0foEXj92/qD+71Sm/LqGr8cjlH2qTJJ8B
ynxoH6iT+bksVA2VbtPT9o6h1kJ/zwP4wcsL9l+qSlJhd4GI11JPux26DlNyIi41WmufQcfiT0PB
r6O9+0E9lV9ODwKdjaxfZRK29rjKeq2yr0jWhMV38XKKqHAJli7MIypGRXcCo+u89H87KgYt+ebw
s3foIqCe0JKR57WzI8VD6XdNtOL8eBxK539oemx4vkE0cGYECZKYru6A2hPeZOYDD5eyWSUlQl1R
EciK49WM8HnssyRVcmE6di6bISMbVi0TZG/v98bz+9UZa8DtqMVYH0tz

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fphquQOeFuqByo36Gh2C1zEC1J6u9swSMbMzsKldIvLm+SZ6/hr/N8KJ/G2vBABzX6UtbVuP1ZXx
AxdftP4Aqis1B3Bs6989aQG9eo0SOHA7r6aFLtFb3qoD5Pvqw4aVNU4z4EtTpFpn/jCWD21lKROf
q5X32HRfFq1jwqod+9vIbUNRRzz5y9VHvXfacZlxDazSPmcCF4hxB1KqWqT44KmYVkDedgkgnYgb
ZGidHnTb3W7C8tSqC9ac4kNJCL429QndtddweESJNlpX+65pt9Irok9pkOodwoj0QScswOIFjhBZ
/GrzZLQcFWiD3gXRU4DazzxQnGdRH4qEIRWziw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1lUYYHPCt1BUJOvcBbgMU2GSQiqfxItz4ntieMaenjrtsE9SLwaU6xB0tBl8Atw5yP/RRNww1kX/
9uZbTz5He3r9mPVt+mGxB4N3f9BbCrQRb4USVPgKO/+vWUfMQERGklScy0+fz75WuxH74CjRUoDI
8iyssb2cUNnfDe13jIoI8gM1w4w/Pkxkmb6Mef53QMxacHAWEZeytcH3fuL/adO263D8P90U3XJv
vBXJmbjkRVi9qzjBzfMxuOy2KbZaZgR3BLzaffIfFnMwg/Rb8sGls5pQsZv5jL2wk3+Bj3OXBYdd
pDyjGoalJBzObKzd/t15kNHwY4FXYFcZLQPncw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YRmSEzaa2WFVvMH1BwWc1TIUpVbzSEIP0VbI6n0sEgct/X4PiTfMQmK1jBVCaISIzwBxscKQwZOt
mb/nmINGg6I7ih39LSbBMtx6cdCUiyaLkPeRbqfyPpKhvnUIFmdKVvTd1dYzxeOeuDnhSVaBaAcN
3lngSg7lIbmhLIGjC29yQrBTiLArbVZi6IRGronMK51e3UrYa6GspsznhiuRcXjEb4bHKrJ2CM5Z
BUwA+E9949sQgyOagFZbLVle2ESbwBaoxcAPn2gxfRHlT0leqyLgUGDZLsfArzGzw9BTGzyEG2TR
XOrKFNYRfMXMrnGsBM7acIelY4LdAMgsKgDH/A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2224)
`protect data_block
ypDVuIyGapq+Dyaneiat2VW9CuLogocjdPsMHmhkLLHZlH0NyO/YVwXXrMy5lYYSYgxxcSowMNQf
SC2KK4dPc3ITc9Mwx6KqYH71oBxFxKqbEq6vrOqnRx/nAMr6+ztx+ZcrfOGOjI37kgh1DjbReSv3
4b9ZahvCra9tdK8bGbg5Uib/f4Cgv25o72ui3g6cgjL9oJXQszMJiao3cz/Sh+/piYsywOTy+4iq
xYL1UBuug5hDZG6zZTnJL4+Sw72D/b6wySnUO+fWqARtvr5LCKk4kmAyWk94OI9S7aUBsI+DxraJ
KQ9XNlBFuL+7Y7wUqOBfc6aDrbh5GLkpZxMS05TOxu3idaIy8H/pyKF5DdE/rV+nvSIxtOf5gH4D
znrxmpIJY451CKQ9GHgf1PjWLoBmTD7VZlxEmYn1JJ+roWE8vaHm/1sECf9t7H6+RyJyI/BFTAgG
AnBycPyfPTn0OpSRTEZ5dSDSP2SCVRMZVWefps1WBzL29zJ3wqTMO9UTq3IweHZr9QTwwH9PD2Jn
xn8BxZUqkB9Q5ZC6ry5CbtFPjZlazDUdEVCi/n0zYI2oKawcXx6heQsEiH6aX2HFVKhe4jL8F3Gn
eez/HaSUhWXo0X7wheOipkJcTz9DS2e8e+VLZbmiZirZwhQjmd1EfrKKQUKSe+0AlxpB+8sUQ91g
5s2m45Ft+yEMXpsUaCjXP6MuCtmRUyO68Ub6Ik/gSgRuuuS6KWV2ezMzPcoCABByuRr9ZcpV5JZd
91Xd5Xo8hCpq/O+L1z6ZlHyPsECyf4jsC+utcGzYfDVPyi806eJB0aKeF9Q1V03FSIuRlrTqgbG5
5WpplPOpFY0LiSX5aYyHqGE47pe6id2la+r6OR2mVaG9xQCaB3R3ShNUyAmskDJBzsc3e3QWZKK3
L7sVgmXJDcaO3ncfI7raL8k+T6JlR4Rl7Fu33OZY2ZkWlqZdHCBduuKQGUdEz/WV5fw0Crf9VChd
xDZrx/B+oxgch39k1xzuq7nSscZSOhyTjAopj/qnGv2zTWVl4l8QdeRzSgIJSmLEkmjsJnqYM1NX
MFqqs7WgD7HKOMgOJF7mrTjyd7NOq22x6AZha9vkVjUYfgmbdxfhIpWmv5GFrPhZpcfQnEruZ0IZ
QQzvh0BUi5z6a3paE+Bt4uDoHqO8DP6V5MbwYECK+Fi9qJl80YIBzbXe29044IMx45ntCTgcu5/L
vuqv76O2zn8P+a89Yn9nh3zLBHSR4P0B1MwdhlOgu1yPamT0dCicYt4MzGI/PxirXOrP7I5Qla40
jlS/qcgIgFN7hYYxyk184XVtJyTMB0BlWVpGDAE3zh1vwGYFD3P8DrR2yXCoxie2zck4rlZtaODT
3LSHcEek1KCY9jV674H3U+jJBlx8saIiRCuYhRaFWD8hQL56o94qGw4fROaLISDUDY00A6op0LtX
Zwq6gDbZ9cRNaEtVuZQJS17gkwO8JdJ+ALoBL2Vd2vYxS1hlcx1yur9Xmvh1pzatID4AO7tKThOh
H8xGrU/30M4Ldg9f/NwRI8u2stiWYO8tAjT9a4CIFW/oOqqbqpBPX362rU0FSx+zSvT1DUwk5ect
qrYIfrtD5zOHeJUJahJK2u3SHFNZR61LAknyTrW9WWe9o/hzN9D3T3Rj1bI88VQS4P/1H8v66Ar0
qrrkuarcklv5qRX9kf4bTqSzmoKMLvbIi0He6sXPsMlzjvqPqKG77XM/5dfJXc9GZiJKaisUik/9
aJJna46Rafj6wmyUWDVNZrb5uDlFSRAUxGDdiPbxxO4fyxDIKk9lsZFR0ht3KHfoTEQMYvioObwQ
o7+eRA2j//rN++C9F/lxV+ztCJSAtdGUyXTqTLGfzNDIQWS4cJfLlPwnKXoZy+GdCZ7xDhNe9r4z
vpCkEymHcuLIG4nP9/p1eZ+KKG+zuGBjjhmVXaEobEXLeyvJahkDiW3Vv/xisTTNH74grluxN90v
F6fT9JbH39NvBctOJ2lwzUfz9B8+yt3HYolrqHtXCF+8f+uUcIe87xkpj7eCAAZRUuIyS2gK6tpb
7gliC1q6Fo/Vp4cdf37Y6U1kWsijKjUQjS34oLBT1qNYmv9GDR0sCod2yq8ckcGax0Z65r0Ojwz7
vftukAad/DVZJji4EeTWfVzXPdkB162Mkajed9jSzMKse9nxplqU3E3p6itbozF9YJOnhz4f/mdH
ZujtEL5srEn2kkiEevEb8D1UVIAhvnbizRz/Bdy0KNmBfgyZG7r/CvnrX9jD+PupSWk/2wtTng2d
VmuDARY6UzWP4xGR/IK8WYRPvkuM8loadDZTEMH5wRcYj7lJug4aaKDeHT+TuZaSgVK1J4G0HyyU
/IWOExSUjpErwGB3jtkWArZUy3kpOBuvdTYHraZIK3RJI70G9nvW2JvV7/LpAkfrxHSMSEGWf9F8
YO+smrBy/LzjnQY4OH7dsr2nUQp9awapgGMskdr2IQu89CNZsUW3Y8TwGsSwAon98e/8VoCrXVuH
MkzkBI/bvWK8GRg8T98cYS+lEoIM8s9K6COE/x3WlIihXGcqdeJroat0PM+MbSZ0YWBENfbvz0mZ
SvGzRRKbiXqkjGEf3RdK/GSROjzaB3fEqOwigBTV6SuQV4QYadNrZbpBFlILAslVGFmfoirrmhSj
QI+nhiZbAyxgZaokMbzkx2CUr8EeOKWeuMmzNCuSSa2+3yoXiFuYEFHiOw2ZUMJovxEJfrvOmNVQ
isEHzfxKbGo0X8tos7I2yozNdzBxOy42pkOPewTGo7y3dXqbhHWdjXPEKFGilochPNB6rrPvea2P
OFRBpFG4PLE6OfUUHEkVd4V+elUeT1kNM39QhuN91Lu+m+np2On/iJHg/+zr521P3+AUyB3qmRF0
n2Ox6flJPKmrnf1dTsLmAI4wRXbLF82rzwNn/JuYoR9bbCYl4LZZXoEfOqRK8ruAhVf8gVXZntXe
lg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 7 downto 0 );
    green : in STD_LOGIC_VECTOR ( 7 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zyncoscope_oscope_0_0_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zyncoscope_oscope_0_0_hdmi_tx_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_hdmi_tx_0 : entity is "hdmi_tx_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of zyncoscope_oscope_0_0_hdmi_tx_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of zyncoscope_oscope_0_0_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2023.1";
end zyncoscope_oscope_0_0_hdmi_tx_0;

architecture STRUCTURE of zyncoscope_oscope_0_0_hdmi_tx_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute x_interface_info of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute x_interface_info of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute x_interface_parameter of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute x_interface_info of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.zyncoscope_oscope_0_0_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(9) => blue(0),
      data_i(8) => blue(1),
      data_i(7) => green(3),
      data_i(6 downto 5) => green(1 downto 0),
      data_i(4) => red(0),
      data_i(3) => red(1),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aMT3usC6uizzcwnzOCX4OsS16Ob+YxFcsGovFpFklbnaIaD1S0lVdxenTwHPp6ByIEi+ehwr6Rgg
z/3AlTheI5NFTM8ihiMA18/wmUxI7EbaftJACA1LykUKCuj5myy0T+DACuv3sGYIZS38TZTZnnBC
FGAlvTZmRWs+JzneH3o=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lR9ZerhYSAb39nzEkeYvhnwEs5t9y/+yTDf8KuoUtR1BGeHZq8pA/YxtjzQLtaOW1R1IQUb0FtSI
e3CYAb7WHYbIjcpw3vKHvW1SqcGn9CMGa556CYKmD2oF12Kow8xRaFvMSBUVxX7HsHxNWnRd+PU1
+C0YayU2KFIY/7Yl6cZ5luAzhw/6SW3PFYUIyyqWy5MCIXweHOwQR2IpQEdlDur5nluN7i7BeB+i
fxwwHh8TU/g7T4mhZFkiTuBKdLAtQOjxWxzqTMxgcuAjlTylY16FgMFOASdvvSbqBZJjbxMdVloU
rYjS8O/8rWktv8GXcaIdBJ2BRj01q7jsChsbwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qvl63GHz9mq2xOB7elt/vAQ7URLGdD1Lkcz7f3Wtw31dwjjjbP62Ny/Jr6OmBIheWlgejx38qxAT
TrHiiEyjKmGcnPn1Tn2n+cH4RAxCbOFnCI9n6+YsYMTe9JkplGhGGr39SkFgJz0I2IKpPsuqTjCj
rhf49TAryNMQeRpREJA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MA+9Ro+dh339m0iZrkKbqTKN8gQ5xkxN/SPCfhkOn+5jjgCTS5IOKLHil+HsZDjX333ebxnornwG
MOBxyEdFfLM8SA+bs2r41J/j0af2VVMmCM3hOh8JmZxB4X9Jg/glegNCbvwzqxMbOQNEy+zt7j5t
TFVD82RtPFmYVVYZZyll/WvAA+0aVpyjzLCIM1GznFky0RWLv65Wp4MJJnNRRrtG3muMznVO/u2s
tACsJ9jzv9M0IlMYjYH9BixhG6cZX02I4LEXXaPkhdOINlMMhsbArXtc9NphzmS4bY1/1yF1D6YD
EKLyS2Sr3HDl0O/lefN+jvfG8iKuVl55PNNrVQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wpMTg7STjFkUDhOqdNPa0FHXTnHQgKmhvqDv+rRVBvMiQ8O7u8oj7ibITq3o+jugJsMJ60B410gQ
JFTcqCJKYmYJvqi8rPLLOYDmFG6ZLP/Ixr3n62IyIaCeDltBahi3yV009QN0X+iuzuFCL+Y7g9ff
IvAgyBly+Z3Itv2H9EJMZPMl17Sa7IkgjmWqzVXIKNMKn0iDVYsQw6ZgzQDYQ8N8IvTIEggU3/lh
6Nf0hV0ev3qOv/2P+4w0U766Ux3yLuzPJSI7bKm3/ip9NjhOytxOiKKqVXhKG8dzbbuS5u3EE/eq
q6YxkL7gpvNltVqqBnJB6vHSyWrD6+MqsCtR9A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q7Q4SSp70lxFryaopuic9VVP/Ire0pSsPEIMYdURBAczC7ShkuYeV02U7L3BlAiyBE4vBKcwYSQd
cWiaj8sVP7q4kxoRHKxLV1R5PIO6l4DsLWE2E+1MLyUPME0w5KTular/oX8EPCJ5n/8VCtW7x4Vf
dpeyki1/IAPJkAyi3zVZKHzgKhEwnZaZZtZYuMWoPZMt4V38sAcE42Raf+7yfFWG5HO74JY6iEnW
gJeRk58K+avB/XLF2/j2RQZfjTYizrprT2tUMBK6e7DRWZZtk8AOcsMhUikev44IFGNbNXjP8BXC
0J3y3P7pCFT6l+saU83nRwi/H25fSA34diJtNw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/8ooC+s+6nfvfa1+oBhsvYWLJjFgp83DI1kNyOi5Am+ugPbGRmgGZudfyo6yw6Yd5gGbLm5aToQ
5G4cGF5HaXD5TU6A0ZZFMTIbzFLE76JMjjIxX8JcaJIZpSmrXqlru8l5gDINUEAmwUY3mRQnjcGJ
0Z+kMRH8iAEF+gEviPiFZSBbJeOPqivIS217kimQJX3BeNbNPQTP+GUidcRywpGMh5avxtA0kDRO
F9SoCSyTm9hr2v9hsK1IUAYQLb7n2/R+z5YNKNzt1oN4qgJH1wZfdI8if2K8+ohyOdnxrrgJOWdj
cOqr7cGqEOYfBMTIQeHVZzb7NGWVN+9B8XSUaQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
FLPvOUNRWNW2GU+FEGmt2XWthOT5bY/31DRbol2cUmEGNF6b2XzpCosNKGx/o2n6sQvGP39KRFCs
nJu0ihe2dUGee9nEZZUcpwPjnEfXVI3yJaRVYy8iL+rm59lXq0jX4sjAPieDvv8shgAnoXLTZGlq
K+2c1JhaHt+nFi27TDrYar/+P8nP1MhocOS7BjzCvSs0foEXj92/qD+71Sm/LqGr8cjlH2qTJJ8B
ynxoH6iT+bksVA2VbtPT9o6h1kJ/zwP4wcsL9l+qSlJhd4GI11JPux26DlNyIi41WmufQcfiT0PB
r6O9+0E9lV9ODwKdjaxfZRK29rjKeq2yr0jWhMV38XKKqHAJli7MIypGRXcCo+u89H87KgYt+ebw
s3foIqCe0JKR57WzI8VD6XdNtOL8eBxK539oemx4vkE0cGYECZKYru6A2hPeZOYDD5eyWSUlQl1R
EciK49WM8HnssyRVcmE6di6bISMbVi0TZG/v98bz+9UZa8DtqMVYH0tz

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fphquQOeFuqByo36Gh2C1zEC1J6u9swSMbMzsKldIvLm+SZ6/hr/N8KJ/G2vBABzX6UtbVuP1ZXx
AxdftP4Aqis1B3Bs6989aQG9eo0SOHA7r6aFLtFb3qoD5Pvqw4aVNU4z4EtTpFpn/jCWD21lKROf
q5X32HRfFq1jwqod+9vIbUNRRzz5y9VHvXfacZlxDazSPmcCF4hxB1KqWqT44KmYVkDedgkgnYgb
ZGidHnTb3W7C8tSqC9ac4kNJCL429QndtddweESJNlpX+65pt9Irok9pkOodwoj0QScswOIFjhBZ
/GrzZLQcFWiD3gXRU4DazzxQnGdRH4qEIRWziw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1lUYYHPCt1BUJOvcBbgMU2GSQiqfxItz4ntieMaenjrtsE9SLwaU6xB0tBl8Atw5yP/RRNww1kX/
9uZbTz5He3r9mPVt+mGxB4N3f9BbCrQRb4USVPgKO/+vWUfMQERGklScy0+fz75WuxH74CjRUoDI
8iyssb2cUNnfDe13jIoI8gM1w4w/Pkxkmb6Mef53QMxacHAWEZeytcH3fuL/adO263D8P90U3XJv
vBXJmbjkRVi9qzjBzfMxuOy2KbZaZgR3BLzaffIfFnMwg/Rb8sGls5pQsZv5jL2wk3+Bj3OXBYdd
pDyjGoalJBzObKzd/t15kNHwY4FXYFcZLQPncw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YRmSEzaa2WFVvMH1BwWc1TIUpVbzSEIP0VbI6n0sEgct/X4PiTfMQmK1jBVCaISIzwBxscKQwZOt
mb/nmINGg6I7ih39LSbBMtx6cdCUiyaLkPeRbqfyPpKhvnUIFmdKVvTd1dYzxeOeuDnhSVaBaAcN
3lngSg7lIbmhLIGjC29yQrBTiLArbVZi6IRGronMK51e3UrYa6GspsznhiuRcXjEb4bHKrJ2CM5Z
BUwA+E9949sQgyOagFZbLVle2ESbwBaoxcAPn2gxfRHlT0leqyLgUGDZLsfArzGzw9BTGzyEG2TR
XOrKFNYRfMXMrnGsBM7acIelY4LdAMgsKgDH/A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 38624)
`protect data_block
ypDVuIyGapq+Dyaneiat2VW9CuLogocjdPsMHmhkLLHZlH0NyO/YVwXXrMy5lYYSYgxxcSowMNQf
SC2KK4dPc3ITc9Mwx6KqYH71oBxFxKqbEq6vrOqnRx/nAMr6+ztx+ZcrfOGOjI37kgh1DjbReSv3
4b9ZahvCra9tdK8bGbg5Uib/f4Cgv25o72ui3g6cqtZ2JvVHMvX7VSx8tFHpJdzUwCzCENK2ubS2
Bb6U7GHqLmWRWE2KDvwZNzlVNJefljHrcHB2NWt1yNUnQ/Jphh9f2J0Rk1zIxe/QXKn15r0hq5KF
gUWM+7UaC+qu4kmpjthFHbBFwCWweQ6PG+0zuKi4Kb10HduJZ92tW7911ayCUweFTZDh/e4d7NDp
xCNgy7YRfI1cLT3eOjMcv0eHfOVQJgRw+t46hTWXMI1TiIM8QIsTosM68yMlZH1e5Wxjw0J3/mEy
npc9yprJ7gzcTCPxa3AEVVMRXDHJTXS4H7Myi1UuO2N7XTGx2/HAREAKgTLQi76Hdt93KdURR7rX
+w/P0XoERJJN4bbEGBZIaXwd2/437K4edIqlb/83BTIOG9DUqnL//8e2tb9dO9uhLynbReKpulK+
6/De5eFzpA8mt0QxLl7GUu1bQ0878wR8saP8ZiUg8RIDYuimKQkOWjCi9vr76nb1HTymCVp0GbLj
OURwQ57RuAKEY1BLgkjRLF1CQLm2zmkWuku2iprmFskkdxlbzuHDd170NqwoQQejHZ5+3zX6MMBy
Vv3wm4ZecP4/pcLbOyNlacz3B8PkCcFvJUvNhgd7SSZyHhSeBmVwCls5VIyJ7LviqEGjdgvaGa6n
S7pbH4NRbtgdEt1or77DlhTP8GmxFjfRe9hDMcAsdWhQL2fwFXcGNlepIdzri3pXxYblTJBIHZou
ID801o6yYkb6Zrvi+6kj9WAFAIMyT9wvzcCjjn1EEgL1ZvE5p2uVyQ3b8ipHofOXIuCKT2Ooycp3
mKkU5CbhXc5gxA5RPxix/xOPpO9SSSVnFxaudp7GajnkyNFOnygg/ezBKU37f+kd3aOr7cVUrmhY
vQeAg5S8SSEXfK9sUBvq6L4Y/cmOq3wLW483m9ckSzkQIjc+evek2JnKbqMjrpMOxhmBIH3jbKX3
zGSOUDDSX2wTy3gLQFaqXzX37PdeMv2mpHgbYSzTyZmJ1LiEXNjmvbY1Utv8FMXKiAJsHJ41iioI
MhqwhlBVTAH0NU5bk6IStu3fVga9oFlEbXEQMzgJqXpfyPusTEzr0l/r/Bhv2qX0bvtf8EumR9ZM
uqCKEuCoGXtUdgGOLc5eT1K48q8ndIw2bmMLgsv8u3o9fOY3vo7v1Nn0dCHMuCvml4hrTpMo5pBx
ZYRSjYnz4JzZARuZ3wX8n22FAlQGup0LqFcU/jv9WsAJ/H2D6Eo2ZoTl4dE5eo8axd9Wh8f1t7RI
uMtFLLaSaqSY6MGjZR2MW8xeTqu3vGfBb6IEacpb87vJiOZhPSWI+/ZCBySb6JkkkTBiIsn3DKgq
dHglmCwdS/nE2jl6BQkNmywtXL5aW6uk1heWDjWshTyyg2ACYpcZgM/vorN0NA3aiw7EMkWjvATs
m78CPpf9UEnsjGcQbdk3f5xDZF17jZuaiN5SscR6XQNlYIOXwfgM4Ty0kKyYD/rskruM843+FDc7
4/CTtcJkKd8qP9pWYzvB4O9zk/8v14/DnM/Ynmh0XzjERrPC9f2vTQVXjA9SopHFditfr15lx72Z
HXG9Gh2z6xRyX6NWBzplXq29mXbs3WaQz0a4KP12dUu77UjzhR05ZZB84BMAMfZqbsfsHABMsdtS
IEpG/Zmu6YkP9O7n2Zc9Lm3z/B4wtLKUB1vQTFBwbpe9QNHhyGTrOojq1aQHUp1FGraZlpyEwSk0
hm/vnSKZZvuFqzhc8BxaKBa4UgQTmZyeYvL3w6JOT/Jx15AxUWC2kx15dM30gom774gY834jlMFJ
CVjGz5miCAXs3T34naiTxJKt6+RLYzy24Akga8eNLZuZ+nFNWTU36lpW3kXdp00zTDLHGBIbDmWn
d/1/Hwj1NzSnW2cybmcD/EKUsNcNZzCSrNk4CmcHjmwKFW/DmQt7XDD5ztQLocKSYjdZg+utYRxj
i7kdec9lje/fC1ZbHXJJW4FhncHCrL9Kh6kBD2AE3OfFlU255aFbHY/wwgDGCINzh03OTQ6Lr6RN
uE2jF0aWv5QtKzVBAfju0oogxSIr43zuzzz0+h7cypHV+mk8016eRnJa4XwFrDTYt7aGTnq9COa7
X59YccU+vZp2qhpavhE5ZBFPLpEPRKGu/thVSn6nX6krANd9VLGFNKRgO2Z2m4fb6HBswMAVuxmw
H6L6bCKe2wkmn6hiWZ45TY1/Q8LfWK66fRFuafEL3ulSq7kQFcuSlayiveo+ykhjJ3EcFqLIoV/A
Wb2HBysuSCI5qXemaKRsac5Mw0SR4WIUnzrOR+s/t3Gz6qN/5sRJpZhITR1zOWxNnr7rpSVqddRi
xUdihAzsrvCEZ8IwyeATUtyfFNVEo3D1XGBRVUDHGyf9AvstuJQFEusdIgo8hlqJhhCwFVZC3a4a
5bn219Bj8iEf/SgGb/JjmUbyTM5SzGAz6838SkrG86tlNOkemXWz5HxFFBnHxpgFnMbEbbjqnF++
R76izZmRvE8mOdrpmljz4ixqFfyB10XthtgYWhHIYHpqtEY0UxavfOKTe4JnPufkoEjIQnHvQfMZ
ibUN2ILQ+dCeqrbp79FHnV+YU0DZ0SE3BPIHf1Zprqohr50AqRoe4De1cU7NLFiRlZiPFT3qYyQ+
AJT8TcPgvTST1IDrWYKCTlB/WGMjkSoBgYov81Hzvly2MexVtCMj9q/GJxIXMmRF1oaZGclzgOem
xf/yXv2gpHUM7q940/yWiFRpEQp/c59anfzui7lUZNbgRZUDMzeb6VshGWQ5vLQOO+x3/ryE6ASU
EnwUWu0JaJuduEHEAAwrPwqyokk21OVusist/Oqr6DZ2AKY9fEI2S/MpXItypX0RYmd9igsLsZBc
7d1L7m8BFlZBrfwEcWVxNQ5ww176JtlfCLUW6dMnCOZooSJn6kjRZLefgLek5doBybRhQotnWKYr
+KVE3M8xwJ9Q5WF+Di4uXDpRDzSZCsqHRF0roBLQGoHKWkQuGwo1hDpu5GpRj4Qex/I4Dczr+NEO
3DH/8aoe1KUtO1tpN/HkHDXzh+2wlUWiQj/GltpMteGTcm2DMeds3IMja9GkqM+WGlrh8HCAHT5o
Q228isOBqZyjXepoegMkNNew1F96UhojPPJIX7GZmrjDy3xopDIsjgvyxACJInFof+gtWT2hwhnK
oLHxfWOVqA1l3+tnotPlb3NVdXZHOttpdYSeYqQEP++O1ImEnSor+VNnPkNbbxatupkScOEHxEGd
TdHCMFylsoWXXeTmvXhboy+9wfkMtN5dAmZNC8tzxwwYvozLJB6qde0Qa/5RbaB5jPacq174lx38
Q31dkEjhWK51dh3VbgLbdbz+0V145j5ha2JCWE88GH+JRY/rHq7f3PsGUqxvRuE0hr+yolT7QUv6
U0pgAQV5eA4qNpc8nemSH5uThTV8KEb9VtaY06F6+n4+3V5AJN5Hh3F6hS2orJJZOtZu5X7E+NAr
9qYK26yLbWfchdtLIbOf3nmUwpWCeAPI2IW9jclUn0aDscGSGCcc4gUthPizT0gaxVxsvVtdBw+C
M7KOwN0p0lvqEGA6TB6AADlF9os2XplgeGyTuWVxl5dsN5gPS5DyUSW/XMLGwmoUWxY3hI6jnWmO
0AFMnQYUbU41uUAi7yrAK+HcKqLmb/tnYF8c9PxCDEqyt8APTp93wh9WgeTVfm+PVklJKTIc6YOO
s7I+sFdAGB0noTjFw6R4pqgtRoxRe7vGo4QWQpD4jSM4DmyriGXZn2Ik49x7CL0yAwL8SHpIHF6g
goV5MmTGfRznWJDs3Ib97MlrIPw6iRm2jo+u9HiPpmf0MaOKGn6gmb1BpAZ8+n5u287q4++b+rPq
pC1JahxmLkAMXpx3br0GjBxd9VPe/Eaq2JgoP2AHwOqgZF3G2vVCODxrN/Jr51H5Zw/Ih6NrqaRZ
vZlsi3hgPzJbhfxBuh/kAHb/6VBg6upjo828bu5NjsffZIiR4Z9hBFMs2VZehiSzz+NWj/Z7K941
YgQrnooMB0S4CP2vCzgZHlebiCk6X3notiALXCNeAz9RiTHUR5gURUR1FFSwaITAZZoqbKzjatxs
fNCoN5U/JTcPdlgPYcqvFHjOtxfomdlZkerhebIRskRc+dibVyov/Dgtzu0qa484Hfnarlc3HwOG
WknE4k7p7kvem5wrrWcvzMC+NAF0yFOZjG8ZNTFti9Jlh22WOzDgqI6LC8JDf9h68SsuvhlupWN8
KfknoE6SO+UWF4y5QC4uDwf9SPvVwIe6wpinkKhWjXkVHBBvX7Lf7PpoeGO5QrC+2gKNaYEzJwWq
TiAHjswOaBWJw8X899WTyj3+kROMcreNG5JD53502hwJUXqii9XV3hcbcEEK/V8XjNZ6yJlr92wp
88A8iPSOW6qUqRXDkcI2fOS8LYwK0edMNrNrer5NJHX5jnoUdxmEzwMWjEUrXAS8nPz7wbCWf3Vu
T9AhTZXPSDE6ukUkhEGz5yg4TYfo/BS6euFH4vV7IUmnTXBuW/bkdgru6Tz5fGDsF7FQ5pMgPRfT
/5BwMIutxplU41GWYpgTy3TDsgnKn5e75wXXmgeLlcVMyqusXMlvRqBR0rqVK7l8PcSHkZ7vMhb9
NkQn1VWLLEgaVgISCqb+ocgUeo+Ugu7zBm8NLT+kz1mqazgiNHrMnwS3kp3QKzZcobNTwtCSQftq
Un3dYDS0ZnffljiuJauZ6PPUt1cxj6LrC6AsWLOT7VGPuizJB+9qBwkaRBb0ERNvjwMNLjqiVO5K
xJNlHWqmRhP+PGPepXbTWb/7p2QG9ef3UAapSmTIjokYi+UNAaDeyEsUwQYbrhsx8vrP56n5/4/E
Wfcmu2rjG1gE+qG5b07BvmyZ07gCnYNLCEIo72TeDlFUGO3vg72CSNLFF4YnBA9Zvb3itBdjyrzI
IpPKhJzduaGmQ/fd8s5ylBa3KvgDJJSIx/nFJyAmH4lIu8ATH+pI/vmh8phSdCzKc6dewbbIF/6t
s7R1HnRMNYbc9zXnLS9bwgELvj00Y9ADkefhsdH+VOFrG0Gws5JQsQ9I7MEzqUOr5wpxnnvBY0uy
qNxYsAaDfs/Mbh6Y6MuJK1B/qFqWoIhP0eSKd26fK6egvMH7wu5zD+S0PnHyexvwII9R6cA8zglf
SWb+0Lw5QdGtFMzlZOIlthoIUMjlW8F282CqMQc16ojub/vkfcf6XfQ6GRl/b5PgTZVaCfEP//Ku
MwFb8cylGGeaNbaLaT5E+/MySLcPnEul8YyUB5xm38M5GhV5ObFoYIqqn0uzIFxholnM5ZTDAlHE
5C7mMaLN8gz/7Kj3kRfw0iGNh8O7bR0q2+lCkarIcooc80yJwP+onQkuMDg3AXjGvvfJV5tzevjG
Jz1KKVVruInBHg4zzl2+FybbS2dL88eR/7IGxsh9qgUe+wC1djMg+jqncWnQolOP+V4Q8J9SozSJ
ycNolMLYWFncM8q4rg+dEIx8FXSuLVqQ2Q7+oikaOfzXmPdoKEUgjNkEwFBFuO9UfOez1+HXF6/0
GMGVlWqT1Epjyi4hA+pirl4NYBTpvAOyqTmaRXpc646Qv4FcDlsjEuT6HPlRM45UFHX89/huXpIV
j2ZwwSFQcV4uPpw4ODOxRBYSxLUNrdZ9Kbdgm/ovzAFZ8PJ5N8pjvcB8jwCPwrrw8KRtXEYsKlf5
6pXl6FfP4X0eTbnaDeULiDEIQafR6cnqew8WmcISE6s1DtQXRE8Sbv+ES+5C4q7Yxz8V7Tk2pzl7
XebduIj5y8gNDSj5BcRJzRqwsoeZmmTqh/Z/q0vTMPltduF668kEQ048g+uh5Q50B7i25t8b26uo
+mJqcBCuBQOAcdR0q6b/eL1fVQ5sqKIWacYSx+CfqEzdc+Ki5yHn/rely3DQMOTS0dmQG4rTLhSW
a6hQd1wBke0RIaP3MoT/SRt9xxZpu2G7KO13pLXcqgAzZy+bYhANjj/oOhl+JPnzkbKz6FYH1wNv
e4az3bl1HQfS9du0JpyMIMN7/bQ9Dqok6uCObUC9T9zfAO3ArNUMyWZ2s0RvW1SNbocjuwj3EU5r
5qtGWSl2HoF1xCF83A3mv0YJ2FhUY6H4QS+UTszKiiSqDxpxGWdDzpj3PMA+I60EgHYaU90g1ueJ
n1wRRrPEB5yIU4OlLNOhf/f6IcLY81x/Dif6PUYNyc/UM8rSi8sGgtNYevwrRVXzxmj0wTmG2zgs
1XVuT/OP1z1PhyeQL0w8S7ioGpZHpqX1g6HRqrhlm2MLgGBUWyuxekGdr5dxhNqZ1tenIuBTPLza
f69T6ZMp4ydYDlYLS9x48i4tIYk9qQhio9ntXRsdlupoBxymxCC3g/sJe1Dk+gOIJvYKlZU8/R9N
qhvEszgZTxx427IspYuYJBwbTWhtlzN/4QG6+tQPaSzdkxloT4RIWmfmA4hZVQMMlLwcUg9Fz5QL
svfk05VWh0WDjkYOLOWu+IbKi/tibu808nqoQ/IE8uz2NV+fVmw6KF9LvzozMZlAUxagVUvO0vJ0
bArrZgqVi6L4QzR5+mtmlLA65RHchkR5XeuohUzWIE7Gm4uBGsUu6vhOqhilezjV9JXUlXEHFqep
Ff3I90K1u0xsjKKMGQT3ERbUQqEOLwrCV5T47KoaW2SLwEobjtulBcN23PQIAMxxXcxQY4Fjj6nX
4GSZlXkbNsb+glL5EnjLYHb/RGojwNOXsu4E8ie8f1P2f9rYio83u4Ng3aOvzNHQikLXiHWdLhJB
oN4D+XRUl4jXkt89T/llOT9OLwDuAlfyTXCwjvlHXI3qUQAAO3nEciq2M8T5nLhup4o2bC5Kddkv
ta+1r8s+WTAMhcrVTX3T1IO/H+k+HeynfDrW49e7FJ5KdVa06q5bVQCt2Bb30NdbF3eo8pJyfux3
POTlZ1VekBOOASWYY/V3PQ+2So96OgKn+I9g26mlF/TkKTg2Trgs6SekveMFME5Bbch4cEKCCjIF
gpshQrkEW4x2kMBrakKbUE1/jQtOfKIWakTWubr3CzeduF6XcQ5e/1ru7mgXqK+U6SsAY+UZW5rN
XM8/nVP/Q8j8bgWULFv+lnWmw9Te36CItFbAKD+mu0t0poswVwprYAusxstFkOmltqGr5dja/2J/
En52WSBC5BARfsSD4GwWczoPVds7Zd2+aWd9V+CPHrJpowTOW7Nu2bNa93W0o2lLS+o2MOCsN6lM
E1asMmJbwZCHveK17/frdQvwrs4+o+3NHcKFwcQdFDokZP/yDRKU3tHNV3BDy7zYGyx883eN4WfO
63QeRxBfAS+9ZMVO1VASLbGjm66Oo2dhV6deheFUZj6AnxZ6lm+KSrKamIzgh3Yo7Iukf+qB13Hm
2Ntm8Q7l/6f0rHKMBqbQagl2CqFHB6cG+oyvtq6wOac2Cflx4Ft5yhAlvq6C8J0A46/NTejxZdOI
QC8u/f3aEWbnpMZ0kM3wcJ4Yd+resXOLgputcCZK3PpBoN4E20k2X6X2cYAwb7Ub3DCriEruZMpt
LPOd3LyX3WVLt2iebUH1y+P+JS6SNFVlzNYRfEk6+6tsoazIyWpPTbsKDXjFKiZ+7/iXeaqyeC/q
uwjV1yFwK/7qsm3Fa09naZ57FsSMNT2VFRQKNwmvQx9LERyPqKlLZ5EF8wJV1nB5LqExHb+lKVPf
az8LxkWjsSET59bgehYQv1aulno5Bfg3JSyrkFm2+YXEaPkw2EwE7ZCuHkCXS7sHwNlDzKghiBiD
At+krpD4XJPw0WFhtBIWq8RucUHx4WnJvRQazvLyqQEfRGeH6SF6eXEb0pZwnK4gp/x3s7Iz2dk7
fGAqHded3gocqYMSzna22Q0ruze6kPsjZGM3Jlitmh9ZIOWm+061F7HvVj1dKPCt71RQAAM+EGIc
7HgVZymHtJq0DRPlvHYKvp5ZKSb+5vCfyNpf/VmZozK54LTcCga26toJiAMh4mvKJLe7yEsPerZv
tXCDg8OfQ01PcTqIHmX0ZrufJU8ltYAERFQw6Qv8zhOKK7VduLXcNPwRMZvGt4n2oQAMroe1LqI3
MryPjAkjsiYZTspx6YuSR1tSyqp+zNdDyfx4m9kGLJF4os7FZzw1Rc4XWw9YH2hfaUFNMlMljSV9
gzaNvhy5HdjA2oSYgffXmWQBuR055ea8TWKpS/RIU1Aq5sgIJ8wJ54DUYNefufovcMJMiT2GdMF3
opWCelLeUmFfJz1406XumbvPvgvC6Th8L/3tOd1Ongv0jU/0le6YE80iBGHJ3QMoSnokSbQ0qqpJ
j4bbiS24oVpkSof/DJEKMhRzskrn70cIp6D+nyoGvzkzLRTwTH/BoSfL5nfUYxu0lqnL/OgpfpdV
m45CeMwU3EE5Hcd8GQtezP/6V2pR41wA9oNfyGmNoR9dl9BnWH3Azhsl3rCMKAd+Qu8vtR0uOGxk
WcaI8dZEmi64TcwZpySbo4cU+RGVtDcFHp6bSsSYqZDfusI2NhH0FzJYU7t+o/uE6R9HTu9TKdkw
hLhJEnzMybdj4GHQkREoHd/tGCsU89E5e0gH/RBPXlZ6SVsF00M7g9EHvImXaxRq6HXDiP/7v80J
oYm5AoM9/4ybosY3ezgnJZq9opAmLbSa/j5ppEeuovuZJKE4qGdW2hIygJvPkckHB++KKjmiNQMi
jvnkQy0naOMfgD0hGidn3X1SS+8uzstDwUoELRceYJNMyBlJUHeuqVzDyFhfqzCvRlV55VGnPG/h
mFilp3SRg7XM1cDJIyXxiiL+4i2IxmyRb79CD5CnAJzH3CaSYBbZ9ECoybS9W+DgOXoitSJHUIc8
ZziBx2OSkF0Pm4xcpTXhayKcshOYj+BpqssALYf4Gp6YlkZ8E3NmR3eNIaLUX/SJqknnN1QWKnb2
fT5dj75+q7z6MbjGcRQCdESeDI0emPOE4CyUfWAF9UVananeQncl27y/g5Q+Hhlq8juSRnvZPCO7
8bnwdiXQLXiLhQpy27tYhwPPStBzm77zb2cJsPldsXUlCSwMlQHhhXMiIT2EQlQF3CUsTHJ5zTNC
Fz3JR0fhcIjAVjUI1cEF1qGVuvmUXfYEYakKKBfewKwOFyyBW+vzob9Z933gOC6dL2+i8itAQdQb
/OfPTGAn06Cf5M+GOtE4ePT2/PFtAEAkcsU4GRbwgIPCOPrGXgE+UV/fEFkDl992pCs8ApylIiHw
sGDuxYpvByO0pJ8vpH7xVLoTbx62+AbDvfF2TeJ980ig4N85E6ZIJrPmg5m8fKcTWuoluwnh1F7s
bEqrGS33KxBu1X7YkOUCxRkB7JXW85oDcXzUH8au4YNoxEJRvrIC41xynhS3qWU1AJVoYagCfVcx
J9R3jTJN/EeuKxy4Bxx/WMenJPPrV/dWbpzfexkk1/VxZzwSqISPaw07Zya7C0/s6zOPJAUpghQN
oacfyLKyXqp4yUbtC5jotYIzegl/BtQJctlqwqvJAZRsJlrswzwWfvX+9bwT07JmmBBnPPPaYw6T
FiEpkmxlAImx+LplSYjM2hYy9sbV2yOpEAZCeipHZHIUu0FngFeema+32PH7sFUMMrETCiPJTt8I
ZPkBBNc0vt9rorLhOFpAzETb2APOHfe/QT2ohuQ5LRrb6jZ6ik1OLPBIC+LumiiSQbB+X92o4gzW
g3e+R3NdxH351ovZ34RMCgRO1c/9ZZ/9d9PHQkN65IkPmBkJh1J/5xVfDVxPdwTNmF0v9qx4F1fn
ZL3MD+f1yGT3lbL7DLAODr/ygdMpPQyR7qAEG7SiGPlyT7P6BJ5nAZOZSpGikuJW1hnvqwo4AOEn
NUvB4vFVUrt5Kama4meUlSXQvwoveaY1jXv+OClowbbZKD75CUg44vlrq8Wq12J0jepeUYUpWG6A
IXu6qsmwFGTAwNuk5IdXtlMtb4i0bpEbCmblt3kqXCO2eroRPWfc2n+9vb82rHWcdEWRRFYunNeQ
RLKTajjTcMvdKS2k8g38B/dfr0OdLI4NrT7oSebbrnvKNHQd95LJkpDlejPBVUjPXzA7EuA/FaXf
80d+4qHoCpHwhAYZmNTQLS5hEkLl/F/oE53RfKgElAAdosPzg9OAfBvSz2qsHRrfDMA9SrEbKTMn
0sEUIqZoxoeFEdgktyjYhNM5xPMzmhmxQtFa6pO3yoCe8yrEWD13iy4zBBmai2rB5OTYN7+82jis
rWM3IikxPHcWUnR7kRK09MHueL3YsiDCNsQtt2CqZPZ/MYFxincfyMXGSMhR06lItwpiFy1M7nFB
owaNFgKExcm3lrnSBt6fXKsctZASEVBY5OHEEl/Kf5ZdUmPgUqamSeBFkFfoDLWKP6uvHjq2CZuR
/f12c3YkmTDOlMy/YY6npjrLoRQod0miqXllfq+nt8VEtrj2Zs8wTF4AhsLwNcQzKA8KxoQVY6/3
TO1j1IsE+fOJbcsKacot37gETyOtQXjH/dG7wlCU/YJHWN73VEj7ofhW2+7oN5RifidANmDOqMj9
9xYWP+9V56CoSaRKRGZdkeUTR7OTljUZlIvsJBHjZrvKLr7dy02owZkHRuMWUJpjm1GzjYP8FP2t
BXjw/PpAXFUGaRnGdkF2KfeJZofwdKD9Dej1jCfMTI+3A28Tchbfb3M5cFV6SFTZinLsPRY/A4cn
PeiAIn52RYlFfQVJv2gs8FE2VnPXF5tTXsrfPYXXzPRQzSgrq1gp2ofx8ccVd447+DSJ/trxgS2o
fNBFTZTYVDG7D6uon5kBwSwAMGGwIT5FEfN7TpEea4BTT1hqOYj90IPuoVv4pM4xmH3MIFSXo1LR
0isrMB2r8aGz0qljlXd3uGez6P+GTOdjmolkZ/yXq8P4lOdexB21K34H3Vk0at4gkme08nnFJ3ce
rJGb9liWtLERZH17nGWuQa6L0huF3qUvJcU9kPwLKle/50UhVv5tShP/cLFPS8jBfpUB4+n3S8X7
BNg+SvBK2lb20btbsYSprIPerTIDZ/o2O8EdvD+TRSOy3Y82Em0AGoIkWuupzy7/l9v07DHxRSdJ
BdulP7wVtcDxAfAStD91rVoLQuI6ECei7sxueeEsyVoGG+aDBTr5AyVA4/FsNkxhcxNCM5beV0ju
hqq1XWZpMCWO8hWdb4cRIMS+A8BuSP7r8GN5pHpomMjgSvTWhkXBHsFgue8IhR/FK12Ism+4yK6J
6U48uovNfuRMi5w3X/A8n97SFz2gaqrDCFEFWBn9qCV7hY/0fswgd1t+rJ8VCf3Wfe7XY+lV7cGb
YO/gkEcYe6/chvhDsTvh2jaHIo/DJnVsAgB4tqOMkRdWOSmJicMrSo9Am/bTargRsKeFLHg0o0QF
jHEnVzflBTnKdh6aAloJE4J916QW86cbKyrkeGrIciWD/gr+zVyrBE1XEzWW59bqqdMl6ZEmzU9n
MNaGz/Lw1/ZPxXfv6SjYU84AVCy8Q7ZRKZc9ZLVyZqAJimU+4kMbSp2VS9q4sctYMda1GTSgV66K
/fpO6ksLR1KXanT4bGA1VZdeV8B8kKfRO35s0N+zGA/C64HDTsP9fETnMZnqCseO+xg8xMWnZdv3
tMPokSDaEK8JuSWsclMIBjYBFfNXE6EAuSG9ufSSgG5N23ziAk2XHQ6H+M0DCQKw6NxmmMHK/Shp
alhFZrAktRSZqA6+24RiOUFO/+EIcvedxL+x7hxMcs5VojgqgEf0ojap9M/qRDrwdr0oAeckyvRF
UvjP/s6SLL/lVm8w6hAJ8ZYDIFTOz7k01MdF0ecZ7KTc6dFzLBu2kuk28vpKd3sOlrmR4dRGWBLo
xBp4wIT61Ykr3feNKzdgCDQ2hvfbAyU3FlTDUAGXEU6jyhEQyF3ykW2VUrLujEBCipR1WXIAcTsK
ekEoV/8LV6elUTEvdPH1ZbZY+CD6PqfRtTTQFUjnaZCQC0jqh+VqomC63ZQBg4rHOhqpXA6g8yQr
t8WM0UOA9CM2LTMfopkdxlKTXpjUKBaWiAf9ypiQdltJuMVhaint4fqD1R5E7Ztld+HsOp/4bEQI
PI6LaBI1FnpJUsPZjKJbBpz8C6mpGzIO5dQfNRybeErRQE/3CYILo+Xs3YHmlBGBrzHaLMBJjp6C
FeQdKg3bMV3w7g18HFuFdGULzObuQE46zZe/HE9zlxLlGXi/jrk2AZC7jDE94/13D0LJNv0THluN
8k4APnCuQoPxYcw7KB5Rh3r736HwXl8y1J/ueThnQ0GBjtSaEjyVb7y8cyiSji/wmIIQZ5EcyU/D
il2TC/i7cGGIu0pw5APh6m299uU0GjYvCwxpRZNs3nucbcjIxXQhLLydUoBZ9Oxm1nYNEtk4rLmE
Tv1E3aJZcVjhURV6div5A1qSz8qkwBXUOgLYDBK4RM4buvhoq/M8oLOW04g7lj44RtTlAG+rm41R
EWrjiYM4vvlQubxsl5CZCMnoFRspviivLLufgT0/8ovKga5x/wom9TIRQLeAHOT8PwRF+DLJ1NpX
viEsj3D54ZXk/KEVPmsVgExJUdnYR97pUzR0dLiKi10Sudltv8uVVvrASUhHZlKN4b8ue1egkYVY
ddP5S5z3gTXwiSWFSOFYyl5cbTAVwn9+iSIcOsZu2r6g+rCeFJylL7S0EQVZnyVqJaS4RsPJLxR+
9psiRYdZLixjH5bthnVu30kRKlibSPc9BEJ8ooSf6USEoVE1JfxCCL9gEgRRn0wqmtyTT/y0FGu6
gjb25YIxehhr4wOqGj/Yw+Rf9NOW2JVGg0piZmN8GvjhbXIXWbzZSvJxNJw6s2ZlXLR1aviiDvou
UDyWk8DyRkUnDPfuxFMKRsuiE73OFLDnaz/NVu/X0W1xS5XOynoiGJ1PCp9hOpe4V/SAvApThZ4V
cIpT7yaBwhOJH8ErU+F6Uz0Xk9Fxv9Ko5PeqnNZjqYZZUP2U9BphWrSWhcmBRmMsGSJYFbNV8PAA
Qr0KngrFAx9Rrc3RPpg1hMz27N6IsUdBa6iTtyrVD/fWBFT3bbbYPJJEDszh+PukfWbK2UJ5qWng
1mpwnZU4+xhBWynX8hZDOX0DMxnBaZBlSA9Xlk3oYV3JNFstxYW1/sF9XmK/a97WPzrloU42+Yjz
QvrTsb88mEjgLJ/Oa8dMVvYWBdpfTEIu14ArFDlGNHzfGszoI1tUqn6p+ajboScGbUS5JsRK42rg
X1bIG7np7T/tuscz0kkd+2n2I06I4SVXvYihaGCaiLEajfbHZos4xQRW6DAOR30SyWFeR+Kzqb7L
XL5pMYihudYfFLZq+ryCuZxEfJQUAl3gi6ube2mYtAbxtHUfovjBe8rdQXRhmxIrkUBrmaXcnSK8
ncozrwhU0DoF45dv53G3ytMKCa50c5PSdFu8xPe+AKXTA3bsDiHRRth0xitVYTm6mHlLrhP/JKmt
UQuoA9PTq4ctngYon2SUZ6UNekq0sQiPWzNILsjn59H/NTnkHt54DcXwcTiFZPQhFD8ZUTU77Nx6
nhSe0eUSmLa98wuR/Tts0C2Igdt+mg7jv1i3TKJGVXgV0Fyak/JaNWaw2cE1hfUPNekr24dXCykM
o2v8pMRLoQKcykQIltFPwfliPFn5Cxl3/IIQUnIQ7rzVDgBskYMnKXQ3irnKls8GLtPzJET05mKs
o/IyVk9By6VHxkS//QFbGQxxxI8Lr60i/GTRwA9SZlTZfF3pXfL6Hl4/DH5AmWrfWZXYSDgkiQGI
eZpSy21xVxAMNFfYUDYoLbLpKWVID6idVMvl+MsYNxK4rnwMY3JTbqdCFF3BB73y2zIsAxgyfCp5
4wnNEdo+V+G1dufahWMjQPsh9cAja3IEG2vExi8oDmK/0Yh5HFpyn9HzdKw/t2m6teckPsTkN7uN
/V74Jhl3nBfdcw7yzCKkEt9eC7fVEvimt8i/b4WPdvXB5WSpeW4csf5B/Z5xX/uunRo6Ahu6ru4s
CEIV1Xms6hiQUy37gdyAG7Z18tmKiEXqi5RWmnWOFl2Wdb68aYqmXsFoN3Y4GXYOfaTgmIYwQ/zO
gNhzlFEijulaJvzNYFw/Oon0bSgQSLBfXKZ+ybuwdtM3LkNB5twPVJOTFc9xEvwbsXKktTBXitqM
5G809b0yvfNp7i2YT9VlEmR6yPGmkaVwQtxckQAoyqPMu0JMk3Rk+O9nylosDFrqQSvBIelzB3jN
FETRgbOuMaVzoWuvzhUMkS/31k7Fs3iXWjiWNVv/9oBszmgcLYnvocq+zd1craJlVzA3VNF8eNR2
O4VESctuOW/cwCzQepmwgIuUE4yHaHTZr9MOQbcKzz/bxwixhxIC/b8aZdK9fUPBM9m9jITqw9sy
Kybh3Zj/4BRv2gW2X5sU9J9LXm9Ua+mDkk5lhSbWDJjE8odiYCPc1EAtC0bzeyja//8BJJd65fy5
gx01/4sF46VdKCTccLjlKwEz7UTBTgJhrniq2nY4meMvA8wVZbW/ShnEgbkbSQQnj493oypVA6cZ
UnUC7PiHAYl1S/kg71+u8r+vA5etrGkyhlx9nYjRFpibogBdAZZpvGIawdwrb8ZkI+t8bgY5YfM8
VjJUs8e3L4Ycawlsn/qst8tHfy3IyKSIOXeRkSIdJbWeHNurCxTpvykZ8BYSYb/eXL+D+owTadHf
0F9SoAA8BXEYgImbLm/OlOjDBdsZAknIdH3ibWoTKJzBjjN9Zzp0zOxuRxqPPWpdHIJiZM1jaJj2
SWowm/glJlAXemU9RSALlOzREefMoI6pIpLNEBHfV39AJHvUZHNSidYzoqz6ciLLjn//ASq8XNCH
38AwX54SGMALL1bg80v22DSwziqDj/RafqaT7rrswZuqFoH/ecN3Jh3+lpT9OnEqg5TRZeRRFCxi
nA7+SySnZTe+7sTWqGqOGAWVZUQfif9iLNGQO4GO6QoUhiVIiV4XdUvlHpGWRp/3d7snnvsGwvZT
JQvTaKXfv3WB3umYNLwa1/6U/hW9KpHej9lRZyR4SBb2Ifg7P3uak8lOEO/S/T4HDuRZecBGGsVX
Uvq2kZlM2mSbhlAdICHPFc+cS6vVjMYh61taYP5r4otknu+2kceqBfSiphSqd1MQI24nwFiYNqD8
8uRwYHDwApFph/piQjGi7EaNQYJUxQim8p221JorXG2TC5LMQHPmEh7jJLh6R09wFa+APeOYOFtl
BVyGrZwGeG/klb2UC6Q3M6MJmiQ8GDC5GtBVmXglGu6vCwdV/NSRSHLUDrs14qKdEdgjJ19XHQoN
KGYADKpABzkb3xu446ehzrvTg/45L1Z4b8bqq5tCuPWqx2Prciak/1Fx0vkMSQvRZ8KpfQ0oXaGm
2RuSgUF3LNUGOL+Fhg841dkqKO5mwsxt1G+fiVyowCHWDajOdaNAL6F0o5isDgLDQTCi4/YFrIY/
P6+0cX/vFFr7i+5UKLcaYhN4+szC+BZwzt1Adi6F6rARKfqibD4spdO+POUfoXBQnNrgUNec0jjH
W8EbX1znT7pme26nzOEM1wVnpsE8BttP9MpBW4hisTvu7aqo4xq7qJccwvZpWfLlGopoPcRaDcNA
i3vgTD7ItxwnrqqiE+ifyLWb1jsAzL9Y+hb+M34JW7ylpHbl/4U1OFzePrZLO2szV4jo32UKCRzH
lkqOLuaEhH+0HW4tp4xf3T/FHAGsiyw+g0pc3+C/wvGsJOA8Dp4KVEzy17zTRqvioHlbmvY4FoK2
t50+u9hlnKUBNkJMjHbUuX9QDOsjCS64rzVWvWasXe0oeZe7Qq9J68WMlilNqMLkeJF8sk3k/1N+
bJAmRaKuDz484JluMk0prUown/91QMyEdUgkghIHvfJfpBX54Ifja9vFpeOBu9iEx53Ay2YGECHz
u2hLddoBBs7VY5uuvVAKMDsPP/hULOftVWyx5K3I4rAJWAck1M33nU/bXVsjML6Ev7QP4S+33yCd
hxaAn/tU0hQWcUbDQqpBZVCEoia2t8ZL6uSd/ay370XeGcTZnrVEKILYAjWlX2Sc7zjtVnqALYKH
V/joM/dMrHkibAutvOfDcwsyhZAp4ZJBHYwFl3LfnY6sixWar+1CwSOimj+f9FuT1619jliYdQmj
pVBvsZ0fVF/Y+SkrsoBEk640GDomqEH1iwZkVEuqdkANQxgxnn7stH/yx4+CLYktkglVCLEMt9RD
DB1/iktQsf2tidZJB5Vz3qWBVL7METE6TMxkY4wVwjxk2KUnzYWvYItcWoRUcZ9o0WOLJsZCS7//
4FxrgbU7qaYVogedHIzNomXZtefMkG4pzeQfTyVDs6YzpWoE7HlFuQo1i5mYk97APO+mYUUIhsaq
joUjl1is9LoHY9V2qKi847E83KkechR8goQLFX5MmyITcwSvu3B8xT+qGYkBPmDeQ+9aHdmM1mHx
XfSFullegc/3lRdl1jkEzSmhLTswxY87w53LiavM6Cz5xQ7r1TDghN52yh5icHVG9S6YeKOSe3Cx
JB0/x/3y/Ey093iOhbVYSzah0h8VVoPl9OiwiNSUGaKs5XIiAp8CuOmCMyf/fjxcn/GRuFksECr8
oQz89hAZzVjJMxtp3ClF9uS9mD6FlD+vCUpPF8ssE68KMiAuoK6FssOqSagTXJHt/UgUnam+4hBJ
purMeI/WWmDl6S6lS9f37oUFvy+JPIp/+wONYTCmU1d/rpIgQjBXR/N19g2lV6JQzR4Aj7yURxWe
owQ0PFUf1iL25g7KBWarg77TZGosxy2Rs8Kx4ywfjLNqe/Djq6Na/CVli6U27lPJja2kr73p0C5z
wUp/ZiJB+jql21DtlZC1k68SIt8iaCrG/1o12NreenaZLfEHcBjPCPxH1dyjVRX4WSwxUWH71IaS
Ay3ZnUTT48YmRnnVvuwhHy8bucKw+POyBb9XQDjUQgEYoWBKxeGB1rry/y1XHhoVXCVqcgGwqH/X
/0fwTsDUKLjMX5A04BmYj76hr4iuS60PJ0B3bKJlXGWejtelY8cOdHEcOhSzPXA9yAzLLVtNnOSp
pHnMhDib5nYeNGtUqguKqdNnGvX4FJL42JzwmZzosSbnM/RQm1lyRN+d/lgmfj/aspwKhSy8ZEJa
7s88H1ZDmyXV+glS/Aj4EyJF+Yvv+FgEFybHpZ2erxEBXLUM7rd/vhF8DeP501Tlk/BYEXAOAUB7
LSjjZ/zzSIlKi0sash53ixpFSW+Y58WAXgrSAezZzknJkJ7WKRiyTETIG82znN8zuk8PJyhaRGF6
EPVRKfLgR3WapC3ZfKu3xFkfthAKi5IWcrhC4iyYgpq/egZ6QyPckpKD7Ra9brLMuVYWFNKpTU/F
7MwfZaLaWnOzUkTuryqweMUOqtgbXe4CVWiDTizer+1OqcTXssAWtVKSxBgk8TCWZVZs2sGXORC6
FDkyBxjmrgWaWaiR9p7zS6s2Xs3YXBP2DbvQrt5dhViR57MleyL31RjIMOvmnEd9/uCCw67VVZHb
bqUEM0Nn93Lzy8sujZxM9fDpbzNKL3mD2E9ZcUZnyKb8wL4cQG4V6RHJ8cWpdqBEdnymXjjgDwuo
eEFzwc74Z3LaJlEYOmb9kwda5lc5ueuzw2HlC2M37iEAQ8jfPkP534ibKqh4cu7MG6wKiFAsMc4Q
RoegxWetZz3diKwg5hPa2s7bUT634cDvowDxnckwUgzOZYn0ILE6FnwCcVNtbIjMxLyrPjckbKg4
iiwPOoPhDfmsuuXkTTduy46+QfVjYqvCzlhKEl+dj9IwWG+7221UZS9/VlPAK3KwCNwqIDJ7T2qa
CcMYa9uxWbhA+NfROPeY1X1AuBxOZx+zPKWJgH112PK9oSMl57O9paQHal3fjr/I1hgfLYvzhPXw
QZUGP+8kmNsInHWRVY8lVwqDESOxe0I9Rr/WOmcpVRNOSqdz3gcKBoU9ikukAYfzZlDCExaeePk7
gt46X3e1LyMTpKOIAmXe8xdl3yl01DHwiLla+iQbrOnKicZNPPmDEgvh4XFeiG5oXqTKPOz9PzOS
w2o9G3Vp4LMTDX20acDQ5C2IjMIW9O/KoP4E7LlgzThd2iKzL5Bv3M553vEuJyVfylMyx+HjscUf
vkXzbEphoXmJhqwlXWS7IY0BZbftu4e+jx5ea1C3Ak9l6Q4pcNyXZmrv6TlgMuOXs6mnItm+8Ty2
SpaBjT2AfFEd1lKjL0VHfR9Bz9uP+AHaDYGqUJM43gH6SnbzXWpdu5yyUVKGB3bqpZ1Pkn0TheCX
rMYqUu7GiPXrCZHf2P7Tyx0pq1PAHufFocRqUk/DCsp6++mUE/yugzjlwbzlOEDYprGX0234u7dI
YGSm3NIlPxmxWo2gutA3KUj5GeozLYmGpMbYCUEOTsTBq2tWQ1Ulay29qpgCISqHeSJ1YAXHoFpq
LAvNuI06knMV1oljmbcgYOjsjZY7P4kWSzqS13gw12IIC2OV17g17GNox4nsjn2IZHmC3wOw0o3y
phHy8HdmuOzMRt3i8Aubpmubzvz0IT2or9NcoZpan4yee503wqG8VOSb+rxVJscjjBJpw4SiWQF6
Ukrqs2/ZF/EbnHLuxCQ0a1JoSU7K72a260Cw721rRIGpwgaAkhndMyLrGo3An/gsBm+P762A6XDg
HHvEYTDHqQtuyiiipEMS12Okh0Iev36FqYmRSgK70uAm4c4ZKd1FL21NtYhGdxTNW0eJoz3Y7DCd
u82pwBGlURYuwCCtZy6gUHbELyF/vJpm2sv+wKUCwRCyJHQ6ikPADuTSI1gZassR3xYvrRkxRjJj
gtboR0UwZ0xerqSUbQcyvB5vWrBVLhPRKTArVuQtrXrSjfmgHmQqq+gZ0/kbpIO3+rZisX7o8TK8
rW/S17P6+KLsBGMqFwDEkp93vdM5YXUreLe6sznBr8gvGWr5WIyfkb529pkw2Nk4+rDdQWamhAEX
R7vjPLTtJtNMK0i9hElJZEkwlFZVC2h/ycjmu1988+uytq6PeJUdtk4ZIUORIh8nbW+YOSpHSZkP
UgMU4VSzOHXIqvUwLLGLL/k+yZ+ZLo/itSBRNjKEifRzexh79JU4DpUf1HHA7WOfdZqTFdON+X12
dzXZQQSh0SnS1Pq/uFBIXRuSziG9NzNSipEVaWviMbw7dRy31ps8B4P4xCTyHSSW7WrRgoBcjep7
mMjk3giwwfVJJ3NRjk8L0TkExoM5ugesqck7dUIPOwFvG6u1ubt3pVH5BQ+z3fBQeNWpM59AkVQs
1hO1PzmHkVAUa07une71tfe6fowRr5IUK/WhDyXtIJbjzCHa6OlXPOUPQ+5IV9mOtP0S+yPUqGYk
xBdioeikjFhCEvC4zkrFQfpvQGTe6uCbCs9L+Zjo+pLhikQ9UsVXl7ds5negsAWrgCYUSIL2Bt+x
FLVtffEPPcF/WL4p+t6JMpRtKE+pL7pEVDnoLPE305/8lHL8Nuvh8EQKo58WUY4hsEAFxAxI7/uO
cWV4CHKqnCUnaol1QlpORZCdCYkUjrWutHtUCdgwhyKSkV78iTDzxNvO8Wdml+DGZMce3Z2Soxow
ECQnpUxiQLgoiNHBFVEn8LaX4ss3BT1c3cTSvQoSheO7Wevux0NYFaAbxxkrusI+BtAYzYLLpkxQ
eaxe+NpB6QYAr9mepY8ElB0XrIpzFB23Eh6SfHDLyiTGytDaeeFTJSL6kzFUNWvooGYUx5QqB8lq
Ftl7Uc3xHn2M2Uqr0Ulxa66HSFQZndm0Ebze0aMTbavJ8w5XiTB6csnIRWba5q46ExPrnGpYeask
p2LfXJLLqvsdli+FX6V3hOv6WJvLuhfYwhaSrjXRQbjfFKiNxV2/dBvOvWwNFuc7Gmo6Ts11CC7e
yKTiaC3h/dmFV3EOVVx6rEYH0NEPCgtnEydelBDOXzDKbP2Q7LMYJKfvONBz3mbn3FTZqJKssrFl
6Px7erN5UOigCb9Uz1Voi2u7MyyD8VONJykO/HbrFNKCy+OLcqnWdB9Cn5qHg42Tvo0fVaf9zhJO
LfVT9yx3JdgWqD40Mq9AZLcVt7r5TmfdAujhCKHgHsA3sWbflVy8UY5WTzUObx6qAx0iWP8TxATS
n0W37vJmI88G5ny4OU0hzqfXGzmOD96KRtQjko6dvBEgYZBjU1qkuKXwajzzSKFxckJTDr5Tm6R2
Z0HUchLVTxc6Ub/0wYtZh2HdOoVkgQUu+o9225STqWNyiqBrOFthem2xUM6ywXZymOp69mmX72gP
fQYwfuh7W4v+6yyaU/yw527cKWGB+bs+I1KNRcRCkkzT/9AbC1R/rHXfz01vaTsNVwzeLAFzo0kk
0cCOTBsDAdUA+BDwIGKttRUKJOPHc9N10xcxkw+DfkF7HrlTavXxbmV0xB/fm0h/LjEGCGDDFJaa
x3ZOjqzUUFZBFiQWCsq/DwakvhIYPuCwYgLZb2B1O+l+emTJcysz40AijwDHOH60h6xmcz0rfzEz
aH+qBVvpcM+FoCpLjhoqgGMf0u26PPcQFocijHabwoVSwbhe4Uy7TZMgFsmxWmMDmXJBXb6zDwAQ
f6p52/kHtDrvA02cMv3nqbQF7nUC9CXIlWa6ZqTfaRyE6QGT9Y8xTT6UWvo0ASCjTtvHNZ7N3Xvi
w3lmvDAw/XCbRl9SrD4dBpzpiEiZq7E41FwK1B2uVHlR2sTu0uj1E6BcbR4A7nlQ5+oF6OWppsKZ
L2U+L/SPuj+PRSWgsWawpVG//ANhlpcmX0PxO2CggvH9VrTrFmNYwDskx+4ib08pYgzVtXy24OM9
SLhyY3GE1MwgYBtNG3QXfLFCXLUYcuCS9VOEsqCC57kfMjx+pUWRDYmOhKmbPXblIB4QDMS5EUg/
lSC05AVW0QNXmV1oWRX5qo0sayiGUNOsQ8an7onANZjD5jARXe016PVgN7kGrry6hzYRk/o1mJ2c
FMgDYyVIrTlZRgMdRal9u0pHlvq5y0aN2f8lgtjI+Gy71uN5kzY1rZtE2qrSQ/mOmhgIy9X1KuDu
c7Z/AaM9pR80bLtJd5e/3cSDm3ipAWFz7wz5euCf+e9UE2nK5L8MY9oI45FSORmk0386HazJKnuO
QQkSkmqMJ6f5Z3IIwWqxW+SpDAjZgtth95x6y3Hh+pUL+GP3iM8UijBkko0BgeY70/YSeeHB5mOu
+eGlTRES/YWUm32CUkqxrWsdb6L0XSIBl+vYnL0vR7UGFm+oAGo1gupNvQEy0eiydP3V5hd2FpyQ
fiCgaOeuckgM/o1WAXFkltjVNuOTQbNNaxcotSI+K92cH60kDDjfpT6kRetgH0Pa4l50ENCMcAxM
PELT83A9vJ+3orZuH/mu6mKEV93O3nTBN8cvRnbv+BbZsWy1fFdUkHtkGfp5a0vVoPHlIto03cOf
VJAINUSG4ZOY5lVk5BtLrkSDJ/3jQbRfeIShqXT/9XPPLvb/RyoV7KKy7uKO1+A2kxDTTdIdqaB0
IsPkVIlTkxYhtxNl+sLMnnZe6U7f/s1nFoN8q9nxbRXgr8EXDdJNQMszGw+PNh9Os3YJu+vWnMuM
yMlorsjrkoNjxaXydSyJ7HOrMbDXFqHkU4OhMjzEnKbG5xnV6UGvYpgfnkXRWJQMCnWzlgFiTwEY
WoYduVDjuK9JdQQgfN98FTR6D1/on1Rce/IMQTSsv1+PjHErqHxkeBQfLfqajj6cLgA/X+hMoGjL
wMmMHbDXvxAS0r0wfVTZhgqgvUh/r1FOHMPCCgfcP4166ui0ObPhXwFH1lzErxlcyZgMp6vKY6wD
vgLjYSbvce3i3IAso1HhzLl6/pOls+PpOckhWOoq5pgh+9psJb8XGkpSElyZ+ppUYmoEFke/Vmp5
9MRvIT2EFhDD0+ZRWFb1MtE9onYnq/dQ/a2gWZZklrZkW4xU/PvyM42f/+fJMZUo2NpwYGUfk9dr
RhlW39Q3X4mGwx+Bv4FkjF350kZ59w4xCG8+qY8KjwpFq62fzP0SNpCbm2ulrtEDKRRkoxZw8+S1
kxLzrW41x7gYqOD2veW00/yZg12u78Ujq86Gqq+ysG1Vy9eU46VDrwfVCNXzk+i/n1x1H67H0ROI
Fa/qXyKQ690LWGGgF+zzpj2WgvN4guCfHTX3L2uQODDySZn/J6pBw8R9LaivQkWTBG21MOE/VBv8
R1H0VJ4vTmAgo5sMyjYS5hXY7xVS//w2Ag1kHiTRRKT7bO/RNLKZxC1HEDYracNPUceVI6bFeSBr
ISZtCl+g6ouXPczztCIvAXYsya9T+LMxHQpBbnQQQyDDRa7MZKBSj0nEdKnD83oRhLmMopTGPpD4
j1W7wp40CCGE+9TXoo0Cm9tRsSYY48KMZydCTIls9s/GmDb6w1jk/RRYwfE+vRXBddUyqEGYvcWV
VkX+KYPYYZ7uslbUWB7vWdEqPhLAU8wKz67loMzhOgm6j/ItWG7rWTnWaAZ0rPZoeH4QG7+Sdt1u
a1LZtZqIJDIgKxKqSGmg3VjPx5lcn5s5CiqgIEXH4L//Cel5aUuJX4EXMoP8nydHWAhOHEMAWyzf
//IfNHmFZEF77mBoMHVHDZdnLzadHg7yITHDKLTsa+Xez7sIS9GQi3a1Q1sUth1Nwbh2ha7UExmH
1/90UCvuJc4MxfPyRLlml8pCvqhJiGDwxmSnZmwViQgcC375G62o7F5OoCG8lZ0+Xca5rqgBUvOB
/Az09ulfEYyPd674qAY1EG/NCQ1MOiPDz6Ayh03bSEWU3c9tWDvCIMF1OXpkEVhKKo7kmBO24zOP
uRIeFOqS3KuNDY7oVoFRrp5lNWJ4hFdQzFv+0z60KnoOyYDnhYun2aKpLgia5TA8rQl0jPEHl8RY
3De3o1/oqCYu6kqOnYhQz25IP4ApiKxoGPXAB7E7F0lnI6d0ZyJ45zy9B7GDUTZZZdQzlLPvfqN9
dTC91Ph9M9mFUIW++vyiUlzVrD0w8byBdDESx9hp0jJ6dlmuGsLyKOuHb+GH+0qzGegeZ3ITDYoh
psac+FSy/1+8swnwHZ9CQpFxwexcnfNDzokPAZO2C9W2FRF7iU/3kvykxzkmY5Ps5/EtZwKC66ut
KkxHcQwVyF03GpCWyLy/vAizswRUXIwE30MlFreIdSXvsrr/C8TS5D5O3MZ6AK95bnSz1a0PSq93
qi9QUPQTSYBDWNLkVKhRAd6TCZl8uxuKNLCES9Lm0nZzDHT1orBVae+K2Gebtbm0MLlJ2iwSUhnx
dtKTc3ip6jRSVrFBoeg6eqs/+e1K5M6jVerBfrgkhwUY7EuOyer12Us1OLMA8n0CGT2suTlRag+8
p3j9dpk7phSTpZTp42dvvN029jE/ZCazUXQGM+bjQQsHHGTXpx1t2A0tCGlacjaO92pewj6No6XR
3LEgZe+h540AJWgn0mT5hLw3JNLPj122u/VkCRTEZ0cE7mNisFOzE88G6BwKXOjqbgw6V8ubTWXI
6Qw+E9cVBdohMQRyM8NZ8toIiogCf/cpA9WHs9J+ufIPTDC0oIHHJD+qggqr276fQ805l5vua1r4
QW6jCyofCme23Codm7TZQYUNta51mlOePSWDtp6l2TCaD6mon/i1xEHYYQYPRyGiUg8kd1L6QX8W
gzCEUCx2gPw8fvdVi8icEfaKt85ETeFCEoZoziucwzq4QdC4Oa1ye5XPPVk6Z4enaP/EuhqfjddQ
C1OwJWzs8cyQAo65TZXSt21t7NSyVcM28GJxAyH4cTCpRF+kxS522VmYyA8Hmu1v1Jvnyqd6R25k
hvlHbiU1Nymu0eF/jn91lA0rhKkBJxKH9rfjAUiAAHrqVvDaE2GL8ekVrDka6hPJxyP2j8ViWDoI
G8wvcf51dOXIcX0qT0MddhNVvA5ZASrWjpAEpB2CQNFwUj/tcwZ18RfY3E7tA1iVLn974Hn49UfY
+N3nbNRWw4T/88uZwU6IGjqAAkZBFcxxUW+jISKZWVhd/NTqWysZh+oE39RXCA7ZkVXECKKgYjLi
YWI+MAQ6ImK1ZumxUWB8wO1qX9oSb19VMXKMoEzJ/0mffZfcG/i9nTT1deCCzkZmB4v8h+GbAueN
omiEbzQgHhHkadJ4aWfERAbFCylMuCGQPLNHRmKYSZhs4QzwY7iwjyVvSGM83PMkAOv8t31BxGlq
TAnvcZrfb6uVUugQp1sQFe/KwxU+Mlyiiv4RGFcXii/mQxNq7R4LOIKR9NF+4f1TpOnvNSjGOGLU
GfrhSwUvPqqsO72+PYGggXmOBKDF3qT4f3F3xmGJCtV4xG4Tgw2OfKIWJhsqnWG4uJ5osG93a/no
iR28jaxnLtELi54NmYXNKi4Dsf+Q8wzn0WS/ZPP/+XgKzIqY8U5kTiJrbMEWUWOYLTnjA1G9k+mI
yqipV4CXYILAAZ2VHujEfcF8gPp32hMWlLEKiWs9tlN8dMiqmIXgfFr238vgIBB7myN3vxCljK2t
8dUk20f04TbdSbxIK1CtNSxOdL97YGbGT0i+N59YYsZ4jDt4SrRm2J7THQir1i0pcgKJlFDw07lW
820vcv/A413HlrGX/TfbpfIAMr+R6nOrl+U5CkUIp+3BGx+DQmVZiyUj6YakoGjocIHuVjoLZOKn
fl8CGrv20TBtS63ZDWFmYNxOvjMXVmWcK04ETi5hcmQUYeg+YHg1CXjWvks3mebGburxTpY9+RuE
c3HFCvxZkkmOYYEwwFoDfPVAYDdKVWa2kGYnNacELeXGXzuA7vq0RCnIJd5pgWGFtGCoUHLSn0Xr
EmW5AxupFXiY6LsE+T4mEIHsIzqA/JIO8/7LJVvxzi2CFi+uIt2F4XvnDPnJcmo98cGjVz0LlWRu
NrDwTMJ7/YIDN8AH7iZk3kAeAz/lmDWb+t0eCbUnFFCxjAoS3LscVScWjSf8WYsJ7Cw4ZrUSygbv
MJROnGqKobbiPWl5m37La86zTuJvQGLBx2dggtNn1dHdolM8nIOCa/kSP3p0iGm0SNT+hwRzgjxe
V4U2896UpAEgAe1uI0G97xiRrAoX3Ig8kozzKr/WJOFnd/IM6aOrl4SOLv2BxwB1qy+AfGHjrO5O
r22B0betJ2ZILHQWPcUw0R6ZSyrO8Ll86MfOgYlY4cjvu+Hu37qyEYbkJJuZ2Pyx79ojTpsJ5PAN
Du7vtwMGXeJmX+A9VGbifZ7Rw8bfSsQH3TNDI9qzYvKi+lyywzXBS7shEDxWM6s3IRXu+AxIdsPE
bLPpr/z33iBcOZLUF73Qi4yLgsxaIy+nVMUfT6AVwwDr3Bnz/f0MxK0E0c3FswsXAPSGcWHQCCtQ
32OxiGUpX4i7D6FTW5cOxBlBjk5oXJei0L0PKwU56LS2ie7+uS/ME0/vTsTjlVT3bon1LIWukpUS
E5aGpJo0m+x0bTMTmW3YSS8CEoYXly+z4IPSpj5Hizt48G6DP1C7gB67r8qr51hjn2LJJZK1Mir/
ooe+dz60dKZn2TdMEm+oti/KBY9cm8StqoZrJFKq+HJOJyeAiFBShOFatnYF+az4CYXggzcyCOXz
m+uVbiJ17griHOXLBdJwRWFdGXoyr0ScvLjHaThsKVwtY5t6QBtX/sUdO4x05eYdulv1ZdEN4pb0
pUjfwkcW8VHIlgUQEPEjgaOfEhkPTw5xp6VzqoYt1d6c2A2idvdum4uk7oriJR35TwMznZkT35l5
0TvFvt3C9OMJBSiQfTtcyK73VYGGuYsB5tQPQFbTG6x6H5307gL0PtWIVn/Se+dAKNFwz3+/c+2+
Ly77jsEdcfzSnXETPfzH4dEz7Bq/Q/wmdQQbkRNzkBb/Z7rhgL9f7t30Vpx/2OpeqwwQg6AuL1v8
SAY+a3cFmmgq9nRrMsPEvtVMPlhYr0Jb8IbRIq1unLk+66Qsw0v3w1S5UyD03jQb9zPqF6g0t4NQ
Y5Wkkij2/AoLb9b3qPiQe9nNRL7zAmF8abDf6nbDsqlaeA68XLK/fJmpgJjnkBo0ZKVUBQ28gabP
A/5mDczAcH2KUcFp5bU7cggAbRpHqvq8iXYtuyvB0InU9K1sd1pMjNUJKFg2+XK2wniPltGVbpbb
HDWDvq+Meegs8L0aCeWXUG2pnMcVlPvEFWpKDrdKF1Th8Cud2klFH+Bn5ML4MFR84YDKu0oLx4Or
Gq2ot6puAHCc+3ZwLJL23fWxWcInrZCS3+nA8v8sXx71TWAHLJ8/+ReP+lRIj6Nn+4PXDu5f3yrS
QqgKlZPmuGOfatiNdx3PkoHsbnG6JIkipsKGDcIFJaIR16XqN5IbaD4KuKmEXIenONPXLn8vr1vc
oDyUunq1hgEnopcnzvusFyBmx82ou+55iHVD7cdAbSaCEu8Wg/F/ilQuhXyppyIIpJu6eqsinhwY
uoRKFv96fi/bpJRCIL/gS5S4TQnvA77mkSxzFW/991OdreqYK5j8btGwpQHhYQtSgO54FS69I2QY
I+2lUSGN+qIojhWXkQ/GAAZlISdOlZyqR5kk+GRXlG8IuZ4Peu4LVzGgwedGHkzPGcXqRucNjw/3
rYEOolilCN9jwI4o0qHIsilPyhOK8AyMcQXyLxsFwFdZKRofsUzBq8NN5oV7rW3Qv0FnIxJDVjMx
/qkw3czERxO5SwmiP5qmz9RxMNl8vq16pcYBuw2UN3pd1lBe+48gN0E4MQCHTztvmr/1/hBXw644
xlvtD/oVPfKLxVC6ZAaEnii+dWUjfP+el0ziG7G3ZgU2rbIi35zVxLdESMh3tjqhLjYZsSQpTkJ6
+zEZqTpYcKbR0dUdenG4mnwrNVTD5tfoOkvThui0pE7602lS8+1rl1JXW3lIxxktt9sQJ2Cr5uHW
1N7ZQJCLqwrW/jysBXM+3h5lchxS+60348HFMfUSqIVtpeo0feuCbGOA1y5PweTHEIFiPwcfmZOD
86t/Q3MGbHEgwiDPa+GGgMWbOcp8i407/KVKlCDe6zeLDm6MqJHfCiyculzhS+J4AeshqppUJ0M1
umVKEM/4aTqMyD8kkuvHo5F8TqtRt3d4vHn27cYXzXmhFhBff0WazA3Z9S5LKuPzHfzJjLKdbR1/
8Vho+2mgyKCWG/iWONM8xrdwp0BzjSL7Rb5sEbautGvgTM81YZIV1ypOUzWKm/DBthJzgKMVXzNJ
aAhSsqll2Mec35guqVhEsKTpwWkwCb7Vxg7vZb62tKfXghoXehMIv0Uu+3+AjW4cmgguXiLggHX+
CL6ae0NQxVNyf010IF0akMR3Yw6jux1n0URor8PK/P9i/K8zC4d0fG4JyFw6uLiBbeoXXa8lCFl7
sR4wYx7uB/vPKoea72sDkJDMqxQG11f9CiV29QWX9TAJW7jUUkAE332naMoNq9nWa1gBLlbMEPrD
/coOPGmntvkjOVXd7tBMS+Xv8pEL7X/Yx/4kJ/DHqK72NmJx9SOVddIHLYT6nMNdDqeHzsvcuAec
+ZBgk3N1KS5aBIrS10u+HFT6j13otvUazsYyfiCk/Q6NtjSbbkAlBmtJDnsvU7bGSq/fV8rgz4O9
R5ZtqbgNs+3Mm4PYBOJhn7t8xy5t4emM8cq/M8HmMM8vYPkxS+6yU8R778/2rE9OY+F9ip5Y3ffs
4ORGY8w8utNn8+ZzO963BrrAqsHOyuCPRHtBalIx+wukQ06sliE3p4ZgbjzUxBLijmrJrh+dPk7w
jT5WBKf3bHNy0ILTiNQnJYDnt4sZYPN0UrKV+fEgrVPGxsQMgoBN5Lj8NwlOHIOs7/3q1xbE8LWM
ItsEXKskbi5JAUOHXp7YMJDw/HdFlALJTSGSvMUREFY8qYG39ZBVdRTn17izZ0KlFsWf2AYxWmsH
sUvm3fgQKQg/twllFc/TFTKRC76lr5qfv/8pj8KkGDsvyOOjn/Pv8nhhDIqIyufHn4K7++0BYZCy
FxLeJuonE49YRd071ikmZhqxLkd9cjMxJysN+NqmWWGYC1VYomOAlIu2hh9yd68Ek53OB81OvYAS
d8V0EbPl8bQhWoYvb23H55qo1fzZoZxdSTbaQu1vQwaGLZEM5jyd04XyO58fHBYrZH/oCGZCCkdq
XVuGuPPCsvfeZDQfLq/fuiMrgL2DZpFmd5XN6CtfYqSevlEdMDy+V4uAdMZGvNjOL0UTDLF4Rxc5
bFCeYVPYHcJoiu45hLyeDIbK6u2DU8dNoT5CEXvaQxmQpv8/GT1gF8iBcaKVD+BamaPFePcivpsT
EkUSofyzgFTjggrcqiUQ098tajb7ZDwKyVSVdQNJ/a8wZQYGZi5OlesiU7WTiX8B5o8R4QQtuznl
d59kNT3BFVm5gVu/yT8dxXmbv3DJ/Omjv835YWt+CztJl8jFWrxJ7XeFkTmQbBBoEmAxfjwm+Q3y
i6PH3iez3qvlT8/IeyASvA/LlcbyYUsVG08Do+btnJNDOF4qaenTcZqNwu67kSRQr3DGxHtsA/Pc
qMXo3YgD3qNTED6BP3g4cfsESuCXpDKq8A6w2FkzPCzExbkmToKAD3DY+5uaYBdbA9BgVbaWgpqD
XHJevaqv5tHnJLKRocZ7amZCRbd4qn4opILU8w/bxVCWl3vrjSh/EUI7dDF+5fhCrjyIX6Akli4g
YUQEGYLuLP3jrWwjZHCVhGIpUMpMJvXz2OcXdCUZHPiJvv+EvOTkDjFs8HTdbhhWO1gV1F+t/a+i
QnnU2oUt1cuh+8R7PrH4jMUydXvGG0Wgc3elO0YrAi0QRY/E4OWSf+835xWcIeNrHqrRM8ZazOn3
ZdENSdLeujU456dsa4ec/9kKjDBr0S+KiONbMN4bPeq7aIHF0vbaVSg89mS9YL4klNaa830EpV1l
ZM+1Tg874xu5Ubq3sUEWtDBC5M+muJRluJDCcwRIK7SvZcHZYqDucnPcS6WISibcZ8xBgKc9Tc3K
nOSZyfAu0gKN3Cf2axjWIpZulmnLpJq4vWi3YTPQtbmDmkCaMJBD7ssVvJP5b1YhJQyW5OBX6ZD2
yU4YhDBtKr0Pba4ptTTf3+Ys9EnyhCl4bheFmhxGO1bexrQyBbtXd13cMqNKMQPOpbsEvzYH93mX
9iKCAI8zCYFYaUf4RdWIqwhkCqHolzaZ556tRaReC9fNQ0RnbUSzBu6eQsn1TFSWAN3YOk0DJccb
G+//uJ/j76/r2itlQaWPCiq9PGzuQt6Fiof/sAfwhA0L47xRIglRyiqSRTZ92hmGOJt0COPaxA4O
g704fZeETvEmG7x6ivmpm7DZSsfOKfPxb2acMckecyKmWWjF1tFvzkVIYqLffwInpwX9D4H7L3CV
g/x6KiafLKiTV1hQ9E0iRxK2tMFn1Kd9Aw1qKNVC6w0x4CBu+Jzf8ebJk9yBl3v4BRJkFWEh2ukU
C2CaWwsiSGZC8qWV4z0lxz5toAS4F4G1cQNBthk1DWT7BmHzTBes/qQYOAZZz0vGqXprIfmM7UoW
wwsZebYX5tPxKxL69ys79IfJZPZPzqp/txFjj2yzFGiJEFZgo/peItAwb/SAjyXXp8EU5k0HV6OP
TJX0K2HOocbgLsb+DL3rl3Cx/GBSlCzGm0lkkENB5G0qW88Ea01AIMtNL1+9ZMci+DoMyQTnYmhF
GklHA5mH1324nbIQ9RPYu3JdGZkZdh+eqf4mxcOVGwl+meECGPX3S1FQRcNkfaXcUvhehE6674uv
PL9Ed5fz+cHo56r/1H3VznhgY7IfpNkiezFrz5aksifL/EbqhFi3KmqmWeQgnI2oQi0E+gAytnEn
Fs3yZfgrJqWqHi0RZNJ4aqUJ3uE19zPRNJilAcWgesAswpD268ZvjyN6Ammy1sK5oAb+GQm2wGEa
j/pbrRTQdWrubcJ6Ipatn+AkOaiVrYAPrPETIdql2pwwqgJxmJBBFz5m9lx82HfDv7T1vYr5lueM
kHgG/Ej31zfzr6K095tyU6PMoAKxSkb2hDwAs/3KKl+NXzxauHuVBV0XyQ++1S2+C/flJVuns8Kr
9HLTwJOllozTL1AskoPwqZdQbOBlYJYpcAglzXrQNngEJnM2sso2B+elSE8pCOinlU5+hwZBnTmv
H89COcItliQ0/lF4QsSxJcQZ6csUQjAVfmeoVq0Yab26gUnAs90tgOfmAdp/lK5otXuuAL8Z3rEA
4uy/grtblxJViQLMtffvT8uD4pl/M4tQxA32hLLZlUY5R7V0AQJGFtdaMTyMtYQ2iMKs8lDOJsye
9jx9gmxL/U/8xzsWXJzRjH3yb1ut1BG6XMZy6MoUi1Dxmih/OoLqsj/ZlP4kFP65vBQaUBWGxS3p
emLeqjMO0UfjBC1CIlvJBS8VHpSqBjcOd4oBJCz+y40bA/ILhHvFMZWeNSUWZWIEepl5NXfPG90A
zqYFdACdaasf1jPEdqfpbkprv7+jN2Lbg8858wPrc+Wxhl+C411/HAAU8I/fak6TC0Ej/r9cNceZ
Z39xBn19DA2ICmiMQPlP9LjZ2k5sj5mG4gnpRRp+jegafyh+3TzBPokGgARn+y0MaM2hAnX3jFrJ
RMhprYNbFv1EhXgOWs3r8Bt27xBwYScLZ/NS5/jd4GjUI0l0O2BGwAb2s8l7uFMS9tuwHZH88u17
eAiemLvlETuYikEGpZl3LuiVYwLwOTcaXjjDJOH0l6aKOOYsCJSzB7rrc/C1C3Gg+2gOiRIqcitD
F+umrLgAuTkhNDaU1H1QeLrwsPhththEQHuIVB2mEuNPYh/ZXPJmJshVwoI2w3lXKtB1MAzw25tK
5LDjjoXUAVYhZsU/9rx1QeE5pOWyDBV58GPDZuYAzja48tu4sTS8/fKHf/kJ7oTrmy3hFZp4o9TX
0wEpckZcRkdm0DNwTJBSJZcEHCDy0M0E67G3U1sxc9obUnaGblN+FPLVusiBdJXlIwdEaXtQPmKx
TH3q7gx2IJDQM6QtXAkwUOYvvp1qS6aJ4/Ok0+dE0kUVIGLBA9zTPhFCAgmWknxnOSxRR6SoqWn/
CwR3FDP5FaW0Duv/BiH7+0aM3HWXHXehygjdXRzirJE3advMyFBJLy487rW36uLN93k49SWWtPRB
pmYjqUxKZXrLfbAZyEzABsROpUsXsb7XiXcCLc7JrNS7vZfiSAtDABkLMef/hXJ8ltlqBf4N4IOd
IVZ/jIx2VWbBAqAgfnrh2bFAa6Jjk+V0IGQiSqs89YzFn5olt3jqDAwJXWIavU/asa4gfoCs9LGN
85NXzctOaSkT5FZKxg+SwrNEYTSBu9umi7EX8Yz6vYA0pXpeTI4HxlzZS/aD0gQd5kKx+ikT+SPJ
zMGL8b/fEqnMcg24GYQHm6VaJseW9shz8x+G59eA6g43uLlP2SM2JsA43XeJoH2KqnG8twfWgVsQ
sLsaL2IBLDo2c/gAu1VL6RvV0YBSs6+flkh10ZLmXAIp+IgfteBn7ls0m7r0PaW0DqCjnxX6ulBe
TKV3oixHWqXk1s15nWng1aHsQMq396ZhVjQydBmCwd0C+TZNahKwcGWe2Dzme+qOnVC4RwYGu8z5
mBLTWeLJHSFjL2xIiq7IT6MsoutKh/rRVJOO5qbIcXcbNa2q5clktgSvacCL7sYhVBanZuTV/jwV
mZ+MRO6WzT6sgzj5a7pEVAQuPaTDJ09DKO8n7pCNa5B+MrOttrnKOgqqrhoTvuuy+WYM5KKdPl42
E4zRaBkKqVt8M0vto5qH4pKSZ7P4mKn5omtJXcUMq1D+8y3DwxluUc8GTj4ZfPcZCCyhEnfqKGrJ
Z9aLWoZWaedmld/TtJjGXKeTEk00VLeZunIiXQ3FWshPrbVrWtdXB1o5cAXE6uIioQG5b041A2XR
XAX9DP3ehGnU6YvW0qfvn7KxcL7LkLx6/5SaDyapkhyvta06RI6MOJqX5Ks9j6cTrKMUsuanYVoq
j0H1XVSmtFG1tLqD06OecZ73HYe06Wr/HLYoH8f8Zpb9DSARGbnTPkRnbTt05vzFQJ/l6wimai0p
vX0qqcFt+frIE1m4+2efXp8UqHmIbo82Z5Lex6NWQ47DecA/oe12ceO/e5GRQKO8idUMIYCYpCnz
ZkTxX5p7jVEJ3ZLGGG1cKw/ofnFkD8j3Twj7i/5ote1g3X7z8QM6FpBnjwzT3nA1bNMWaN4TH4Ly
X8wZpaOjtvOIjCBPr/jm0lOXDBZAPMGu1XY8RM7dl9PoFsT2AJOgNhH1gQjQcSQS53X1Twrv5dRG
Y9VXRmaJF0rzXd45pjWyGIJ7JjEs1k4F2FPOKURg3OzGCpFity3F/awa/B4aUEbWFrbLEtQixI6u
9SFKxO+t8h3a8nmyERlG8qeBx1WZdUl5ZzeWjmqlwzMeLx9lJr1R2Y8pOQBdno2r90y4t6HsboWV
ccI63oojUUzJJytkMh/cDXw9uyRex1dcXabth+MR0/oQMalfgu4mmi3OS4XdSpepCrjH3NuedIYW
KcbAjFLjzXUofvzTbMOcFj1IVctCEdKY/40CU82Vz1zYRmxJ3hRzm1NW0PXfyIFYAtaO/a6ie+Yk
e7TAcYVZSMMIxjaTO7aaaXMILTuc2TUMZMcGWEVYUKz8gx5SG1hpIIXiCHXy2XVDadDJyrMnIFCY
g4odtCnYCIHXq4/cukHcLfNVermS1h4amwM2KkaIH/oQ7zQkHPUAljjytcDNtT5n1WO1QPbPJmRE
C2Llx4+ZyG35iOg8cSyIIHgP/MiQiFSLRpUbgi29McgGpzb7srxTSdXDkFW/sj7DUWORiKBehJ6r
09XKiGTLr+TrzAllhQS76fGOXKkb/5f68fQ1aKj3b+jHoxXOTlNCNd2e0nfV4GMtWhzoqY25VMj5
3zfZLQXVoA4zGUxnrVkd6CAPnu4Q9DsFITtB85J1D0clQKjecHkhO+82avLP9nS9uAdN8aMgsIJx
Wrtv6Z3nE9nKrUSbqeGYiVDygrk3Y+h4jGG8KK5oQ/6K+7idvrQK5teEMhEut5GOAHbKP72h6tb0
4kIyqX4dPLLlESfxOXC5MkXEd/+nC9KI+YgOgHTBcosQiPR/h2kHIA9yvLVY+wROWSS/Qd6Wnaes
IsCavMqGJWYHVUuYEg1uFNZasSjJiL3uFBR9MhBOyZy8jCY8ZSiUxOnKSu9IiRgI0A+lKXFesUEA
5egEo0BOguHwylb9sZ/FqiKGvmNKI8JSKmeh4oR9PWLfAaY/MorPnUo4TmS5+FEMg+9xK/DrugeQ
WYAvRAt5fmfQ8NGfDU5P6l1YRI5sYTxsdiM0y8jAboZ1fJ6Ae5UwNzJ3gguj8uzQ7qUdsht7+iQy
Fl8KynvQljyuY63Aa31/5hmQ5xTNhd/pByPbj/SuVHFzqCDaRzhBKIzR0xrDkIQpdKiMv4lbrWsO
Rhk0zwQmvGdtGllXNl0dZiDJj1en7g4mQPmzD3nKFLfnn4LpByzkdNflNW1I9M4/BhKwt+faVCj+
e4KYsM4mym0aQ8DNNuPaGpLnq2DvOSaq7Osiasq64fZq5JIZzu/ZI7qS6+O5WZxL4Z2xmvG7tDb+
CxnqLxwFQcse64f8j4SFcabPxHFadvWrhVgxxgqZtqLQoyUdQhihqdfuiWpMCiWjAF/Vh7xNCNZQ
CANEelFYOgZoNQyjBmQGqTco+mcz4q5AFDG2Au0VwfPcts4UPMD2tnQeGV3fp5moCPLfMBuInnmq
XhnlzuTXAiaTI8hvry9bVndJ7QVDFEJNrx35L63mdqOlVkofis7uPMUjsrEzK/+G6aNeuEaz5Hv6
pBZxHnInfNG6sDXv+awqykjpBIOiGNfcvZG/MLjeKU2m4MG/og78n+5LuWvrqWkOkBiK+XwXGCaj
FU0/CiZGcARDnvuHzxE28KfrYg2SECKAWXZTrJJT7ue04RtQgIQGPiYec4GJW6BSY/DtjcOFbSnf
lF7d01l0Swh0PFzCCuOEhc3EuxAJ2XST85W11q1rB4BrkR066qjbXWm0C6Q676WZAOxBpiwB8RMX
Ati8K/O6qcyz53ZhBq+++fXwgKCaUnbk4R0YHe+eppO4WhBKkAQQISgN2KRz4J9YxLrjItLVLb04
i0f9ePFOr1vSlcTT5QxjzUsnVIGO3MuC0ec+ezGPAN1l4fUCgrgPh086y2m6qPFyxPU1OxRk3aeH
69SZX114yG8fnEN41GJsEz0IOCZxygzTKeVN3kaUvRPJmR4dOgVKp5e7zcXmvl1XXSzM10aRdQBR
Ia0L7z2LBfStY2fVoTA04sLs2qipy2LJvFiMMi1XWNEXKOxNEcFFFqAL0C11jfV9jt2T6bfcNxVw
sqEn1F5tish7+2abOttszKQXZiu/Xi19eHf3sIVCEDTVCo4CH9/uPvi+6jEH1RZXnHoj1IWE07EN
vg5hUbYhqdpG4BKwFKaLMKoNCR1bcNVQ4IfQHv4Bga/86hsyFfTYv3HcyO/o+8atYC6fyhegoRuQ
CNTJ9f+y8/t4DEtZk9ZxOI1aRCjrO2fQaTZL1pENZKM3F/aTpZfbfxzqfOD0E6IJzYYvFF7sLjhE
r8NZOnhQKJSWJVZyi1oslfgBeMc34sVciNkXglr9ucoB/WRiqqK7TTuH47KTekH9hD98XtErGCBH
wZUcgAVGMAaeW2nb9Us9vrz+ILCcbyeDvFv0D12aPXIyb8PVjaXc9CrNkz0335UVnQhHQWRzOLz9
ngHUlMrxn6+XXA7kcUDRmgJeRAuuKe6mUqs3aExgtdlzM0fybEfIuzHaII++RF0Tq9QoosNtnhZg
a1Z5SKjGJEGN3U3NfK/9Jrs4mryrxxzUVLQXM1ZYStjsbqAGaRdPRVJWwO6E9Ifz2+kqtxJvYR1R
4hMxqMnpK6TRTFJsVikd/Lo3Hotp2/Hz7f0jRLHOYWXpJNOVN+aWlhV28cXzQarulxZwqhMmeZis
ekkClaVUPoj4FvRnaRlpHDGoHP0xCnLGqmR46MIYebhlYGcAIBuumtJfpan0DJ+i1cvZbHsLeO98
WKGWhqHH8WhKAA6KLoPn4UzjZRcKm6408K6U5ivix8BPywvqRy0RhBr7ndbnQgLplgQLHFy0oF3N
Yu0wb50N6TgGq259AU0Gp0D406NOhuoJq1MIZL9FGZhcMT0efQL4oK05QFB/htxmMDu4oeVbl+g4
mH1VExqLEjOpdNjuXuxw+0xTH6Yj1anL+0GvOIq+mw5/jlAOdl3wxt8FsuYNcoCTx/Pr5LFdvx1c
MgY8MSbwQQ6AH+LWmiZHBLyUC12WxEKTHepaLLudwyYssYsoYF//Hnyt/J6p5dFUa4/Sar/lk5jq
h1awAo5GBv8pw1uz7Ue6x7X1jcCneljf7ZSC0nrgEhNi0H2cQU/urOJ4a2AzX+rpEMWyDMtLs1NB
trSWhxSiNNIHNHATVZ++4AaOuL6hESj+ZrREZdXzH8OgNFhawK52JrIEBHdYcmKPEmDx4sVHouMS
nuotV/eFMF9Ibn1Y93Ug5THz9adun//iSK5V8i15G1Op9q/pIGb3g1OwXLmgpkiAAe6v0VVYNfRf
KAgwpEyk4VR79CmtAW5RGbCGLG3bwMkGlh4V2TUt5zhEgdVd0M2L3rZBiov07AAOwd8ONIn7SyFo
4feApF8hOTrAulqvfIL9nI/tVcw9GFWoY5NZH/V8Cr6fIXkjoCpR0qq3ws766C/Xp+5BOsAJIByL
7UXUJojnITo/9E2uhPFC3aG4Z6qVhVZZ8ZCTEL3sLCFTKinZLJsze4CpwkuchJeTeQnd5AZCziVV
uTbJ/Quew5hmv7Nh+l5WBS1GJC7/NeHptZHcONUdh76NXUlEM1WyS5c/mRDe9WnBXLI2MoF8tGXL
Gwwis5tsV40F/HvXwsCBO2ya6ARnvFUEQv/veEYFiNMFQHFr+ks6tqQRG5qWcsAeVuqEjgO2tNji
ON0fLC4ByE708S4HZJsCEY0XlRCrwTH+V6/mGuaII6Kok3XSE6N4Vke8DZApAuL9zmPqI6S+aCdr
5LhF+6pzzA7AD02xnuaeKi1cYoWf7d2Iqx9UtjI3fKTn9iE2DpqnHmvV/TgXO4tqviyFD/EnWWFD
X9Vp3b2Lu38gHwuuZ+o5svE4s2tC5oOyhpDbGbrHFwqP+h9JdltVJJJ99CwTyePSdbEklj4f1VAp
NDqkPPmUcEKVvQafg6pRAxSmflrVyzlpN0YQTUl3poYWctcMI0CN2sZ3VJSTClhW/sWfweRRHYu4
O6xlwUrU/p/1fWs/4twaICmQUtuxgPRtmE2MuC9MaafNe/rW9LitiM1/vLeUg1d9BYC6wBrMvAaF
GunUbBypPiY5wDN7bc50VxHvXX7L1cecwnJwBCgPpEJCwXc2SwKiWGW+MlZVuHKubeVE54jOx7gY
TeyIQtjwBw6RtehOfxeT36sQCmRUzwzSC3fYG4DdkpGRe9GN+KOw+hYl941p/6MpfmiivFFfD0fk
hKJ2Zi4UCxss2CtD3b0dA6h2rKujJ4l4z9/EZcxqkzA5tzf2VkRcTuPN3UR9BZJ8NgN24xfKqVR0
Apjt3mC+i2IdmVBQzgAE+TqgbHuzKW90weoqSKDKPYmV4T2TbGiZQfJOyLaXkmbSfaJR7TKrZ1Ep
2A/B6mnC3LpuiL4FaxRPsMWFiFFi+0I04yG1U3/+0/mndLHuccZcmpV1CvHxV+14nfwJzZ1Ey8qB
rZAZErvx4l6T4cC566cu852hIuL5dHMauO1arOv4e2P7Isue93h8dTZ+UdkkqDWqBXJOkw1/d4fC
PBw6/uBOoP5C3WopUwVSjVt6gso1VKO0n2lSp8yDb4+14AlKMyYZ535OafyzrDaAz5tqlweGrX8o
BoTI1FOdEm7elYxjbtYps0T+qbEwIBFkfPqPWvVDe6MBIX0OgNeN/m8QY6J4+wLpHPGXi4Awu68u
O1YSS9jAiW7g0ME0/raSm7TkSXVc8zUXGPg1RwLchn30o0Ayh7PZiDtN0C8QXhh+ymHCvCbwFyLR
uo5sFTsgTI3/05RHrl1GT9C/Cl+Y33K6woZny6d+PgiWOHBEqW5tfmMchMyTr+2SOZ9gOhW8vsIR
xKGqlJglxDVa1LtkcDhkDRNaBTsAinbPKBr2VbKOj63FrfynZMOrBkTTUee/OJnX2hByY2AWyYcO
4AympVeG2Z36ei1v28P5rdIKLaT1kZVVlPSMwMNMeq8A3FxFweWpDIDLHdppesBEcN1p7DKvjMR4
H1/DHIV8Y6zxpa3R0dJVKFq00rjvNp5EAZHykOLopZEHhYg9GsWP46nvWL3R/G11thOJLdYQzeBU
Y+/vsGnAGqU6bglRziYHIaT2xd+Mg40oSMxmU8Eatdgz0yrsCza2UCrtQkJqb7ss06XInZ8bOJzd
kSPOL5ZozyYQORbAAjxw9HfXFfZNikuysNHR9Kos+v1E10jzgm+Z0uw/z3kETniMpgPuat0jgIwb
XE4pCuBvMcBsDfYRzISeFvtld8U1NQL1qhywGBx67cysk9hjxUwSckpJFGD/h0fYAuSbAUi92IkS
7+dclfPwE2tgqK9UX0SATUoIjA6Np/ngtsX4l5jhFtrl++NCL3ajPwRrnQDEek+htuLZdXqYCodA
PTTD4QRXxBgdaleZ+rQlxVtu9zl9XB+lCJVKlMmW346r6rFUIdcvR4smq1/SU5JqeB8V4LrFE050
EaSaCjf5fJTAKwYTG0HuQCkxU0wdeuSo0g4wlahxZBbLb05R5NkoTxW4kwlnVKt0g4Fsv9UFvE4f
lIPf8c+RVHlH9AWMDt2ujGIWIxqNsS7YQXo9Joke/15POzeszuyKS2Q4OZ44/ELjAxC2CjXk0QFI
GN9fkMeCooHrVhUK8eZ6O4yVFEpGZrEQTVaSkOch+wH+P8KEOAeHf2Fi/KqFBb6V0XkpiP2YZrlF
wWGEtdtJDBLYdovl6JRLq2TFUhbJTzP5Lovg6HqotYa9kb42ekW+yT7ps4QPbOk2Gp1mWWYx/wJo
lOWiPddnXVNQZINjmOwdedciceIG68hw1P8RLnoDbWyq+1bfkwaYJ95+M5ESFR3q+vSPlGu4hnIt
++dQ2rqR4C+g2aRE84Vwt8+KN/PLjelVs/aGq0ffv4gZ2TZF6Y8ZF8Z3aDQYW6hSsI6rXE6OFpar
QPxkVgTokoq99r+1UxuyXm9bCst0djSmQ/TtEuNiLjweLW7/yDvqtEom+7TVtoKLFw/LBfNM0gxi
15C11C46MROcTePee9pETLkR12dNDJhAInwaj6OFa7ROHgoKYjIajV3sKmepo3aajBy6P4aX/t05
fehYroUTZW3zP+xVUGVDvsPbIJDZaAJXLbJ+pdesQSm5okcyHCpe4BumDwsRc8KXgFEXthwly5sO
r0yOu7SaPU24wDu8k5jmRFj4njLxlEm4UzuhXtVnQ5WnKiIrvC8LxQWvEZvR/BiFVClK0Qa2j6jJ
z+cuv/MYsYCc8eFWxLFzS4yMJ4w2HWlkxiz4VcioJDgYSfxuUAJMtn6zbQb2HrP8Ln5Fe0Y4XgGS
2ZNxEgDwirEWOzTtP0wcrtiHS2/K434ZrrSRH1PaeoOifGZ/93c9I/5ZM+v68TpN32zNXCgEySYh
AAafEXMOJ8KZx5DaDSk2ipq4gBnF8VLeHYft0CSCGhqIawFsEqivrMQkg/NezYmr4YKTNfflBf7k
XE679H42WbGbV2MvB1bb8ZvYB2NzJKUxXeJMV9pl/R6sXbN9kPnYp7+O075jgjTtscwEuQYtJrzj
RO3A6w5oqkCL05dCEOgeblBKizaoo5fciwBNvhgbcktrk3snkD1iHxN9X0jx8nQ8ZQoeyRUhgIvR
F2VPgcs97APbAvIMaBoNs+tdaY0ERmlqz5LpSgB54vlfBGgQnwnCb5rDFanJ2IsfTiEOutoKMaLT
j8JG2LrdJLQ5gAV7tQnPyPUVFg/lBEGcuxtEw882NcRnL2PvgmZr33dDAP+N12oGEownnTxp2/9g
W9olhJRAMOSqIGKJsfTTlwtcTqKgnMbQXdSi7Y1BTU+xo+1FTQZ/Vp4+5HLjeKwjRFMAw5Yi2QeZ
Iq5MCeU6KkQU3x5RdCPapNwNN5b3JGpYD1fQ8ielABfo+bQkk41cbu+EZIIoQhz5ERVbPI1ddQvT
gdEmoVcE/Kbr4LaUSU8awQ6o5sirD/+M067CHZPx4wGhWgTJ+ItTBjE8fn5whMJiwrIhObAq4dT2
tzT3n4kO1QEKHmMp+d7nm8fE9yXvZdGGfjFbIzBI+9CEZ7knja9tjIrKXXeLm9MXrdisqoQ/HtSw
p6Wr1ogBrqi+FOQumNum7iQWrz9EfxPD2RN1HWFS52jeYYgv78vpGlZfIjPVShJmPuSY7U7rmXjz
6eFuKN+EicI5Cu2JViJXG54SNF+wPhDtnbhkT5p3OMR2KB71l51PwPqwMl4FMYAkWFXHRDtZewdo
QNIqXXnHQBehL9jFTv6e677hjdsvrCM5Mu16QWshqDjSt55KvHb1RA+QD8ZCUnQ0vxRLZ5HlhKze
J/iXMX77rAEzCF5CEgz2HBbGDxksIk/Be/k4lF6IPI7kXeiGeuejTGEOwcYSs7BZBzHml05xqd/g
11LyO3fHMFq+PPsJdReYfTqDr4sBaar+ssTsJgIuC48H2ABcLN2I3BF0nGeQ9jZnPL6c6amCvDoI
5seuKlvQhSeiYGm7mRhdPgQw9ocou2zulXfzy7RNY9WVlpQS0kTFP4Kx/uZDHZ4GB3kZqizKdrJo
SruwWVrMS8/FRRMMWFHbcJKiPPjJSTZLD/qfXHDMK5kL3IJaHo7mL72TUh1Doo6f7w84X8q1ahhz
woRzOMJA4RSZQXgF4SIGAbC6jc2ufL4mB1GcEKUjCx9amNy8feO3GZmXD5HnsB8CG1U3x16GpjTg
58utMQ6l8AzbbD7gXBpUVx33uKDn2m4qlxAEXopIbXua+SKDj4k6le58C4hsoFd++vOeGWcl0kGI
TpI7gW3jfHCMGH8z1ASd3c+NU7UBqltGRHC4lUNGtpkRCkepa+uW8oQFF+neHaKIkBGlrUypXaaK
1rsMGOw+yphjwIdqgtkWKxpMWLEWtyZiVNAKiNUZMP+m02LRREQZ8LSYQ1e8lgEYBnVo0k8ZSBTJ
73RINuQYeviTsUP3bHu0UAERQ57a0TN17czzAmoWRJj8xQ3zRGx12lrLXkd42kqjLk5I2aAXHhkb
Ydp0fg4Up06Qml9PsSgKAqKGhTRV+0wt34OvX3ul0mVMLN/W2Uj+Vq57fXOB/68V93/uTkR6v2vo
69r+VPVsme252Te2ZwXrXt36Ibh6sTGPUcuXhFfxRtfWdK+Viz6kqpMzEzceEgmJc5tH3gu5EjPP
FKvyG1uO6EsVmuzc04kGSDePb7G5d/Ir8YlR58e9bhusY/U/udRinWg81oR6ItjbR+qJJZC+98if
qDGZ86yFY/xOEEfRKyoSV5kCB6en48IIDxa4nkkGA8+ZuXXR0n3iO6w7gsujRWasGLt084PxO1Z9
aB7D+SEFyqINBkMpvpy+O6vkm/xWc0eCjLZ9vyg+SwsIPdZedlW1fJFzVtgACWR2z0sEOj6Y4uIE
z+VFn8DmEs38v6yFstY22Cj34vUR8qxPMC8Z2VUI8c/HnDzQfC67LB/Yihkhc51nJMhKbLYRaM7W
beEZpEvxxr6AQlN2leIUehGnNruqo4KMq/TSgOnGF4VW0OVCDERmXpWsG93Yc5Veu/RTGbKK4Edc
tz63tEiOQrtUn8x1bZKSTl03kZxjlAMJYo5dazakY4f9mzkHs0d6vz2YY2a0GckoNxuAkKzBv0Qn
6iAVG1e0cZnSXPc0kHRKDGEjcgoEz3d3beRpk/MHB8C7GW+D6C23oc/aPMSUszC5iMlwxaSNt6oD
Fsty42aBygAwMYgimP8M0LaNipmYe94f2v3DP5cWcbSJzqAu0N8oMS+sskngzjkW+9ACGssgt5Rt
I+PlzoeSlhSkOV6aB07vb4knT+2hWIU4F6v0HwGHZm96wsXKm7m04QgNKauEylgHu8hnJadGqnCx
ymWBOIM9mohM7FHLeHP9OZ24CLiU6uYhSzvyMcmzMRkhwByHfas8j9ihuXqLF+A99nINpEU/vCem
TCq+Q0mIZSvVLe31YF3fjhWcAnScexZpQhutoTNQkrlKjYee9xWGRVMP3w3p/EcJgJCchhsj+GHh
XZD5RaTmm7zxGRfYMiTQ8Ta32Sxzqa4t8DxmwHiZo/tzIiPcLyJReVS/czvEAGlKjGLMImFROh48
uAiOXhCkpaJeQax6ZnXLHOsk997CZICTC5k8mqcR3o4tJ9Nh3zsWEnMhpaWMdP7rGRVp8VZovdh0
9dIzOIeUSBUSNqSPJiX4sSJLfkJmKwE5A7VzARSFo5NnUvlPj/+7Dts8iGLFkfz/H/P8HzWNseD7
//d894Iwzm41Jcu+y5jGc+NjTrix8ZpFgbAUdWKbydknJw1jH7sbjo7FFFCI+dk+K+4tRu2eLbUp
D8UCL2fpbF72gtW7d1S+4G3CjajEMo/ti/9iT4AKafl8KTZzT9R93pbHQ57YnF6KgsdYJWGOzc/s
YG7M59YfhNDSm1+Z8yVKDvNHaU3Df6qKECmdWZl0PUL9kpgTtcqz8Sby/t0l5/i1QsLT/+OpACdW
LKpD4l2kzGyPxuHqBrCKLiI0ZrNTKYCL0zFra7dXxBLuAsEjuePr1yC5mih0rHH3HjrImZwOrIoi
3fWeTWb7Cxfm1E0O2Dzf0kjp7k1OXNCnJ5maSQnwqC+LyCezJDauIk7XqUVa38bhKOS6XBsBvmZk
+I8FfQv7jsYLDaLjimn1ryG9PW770S5VHB+VFQbTUCW3bgPrWa2DPPIB/prsbNdGGdYZ8gvhcR8F
Q0HLZhQx6fF1Gzn/1/id6sspEINp9Ctjl57uFmZS9M8kK8dTVKCHVsPx3/eq5+WkDXomjkJ1x2la
HnbpibSTG2DjOQp/kJ4ha7iv/DjaJh7IzBzUxldOdNAqJhSYJp4a+/lBykmjIXa3etEmR2nGuiCk
igWyt8xAKD6RKQjgmHEljhzyaBzUibdq/m6gkQ8snck2EArSEdWHBEvCPLm0GHTt2czH6LTMmF1G
25K/dVWVVVHqe7jRIAMzg82LarLJtJ47i63RdJSETWYfrNvlW1wpaYAdY2/+wuLa6vArU1073EYY
dcGs55fQbcY8+bv3lZKTCfE+qxkzVVKWlIJ6GZHY+ztXc2cF9zrpHnafzDG86tgciTrkB5XhsKrG
gJpUrqdvCJ2MILH0Rws80mCd/G61KGrDAkAfklFkBNtVKxqUGzUTZ8gLlZ7auGWUKapJN56Zxlg6
koOs6VkkrILmzZ3KAKTdIRJm505KVI/5DOZC8DuSnpKADdzBsTlRjPjO8dVduKUO3b0bmeaWQRCQ
4zcByqWNEJPKAlw2x4B9X7M6P5y3KiF5XyBYlYSh13lbHfvWXqoHYcaVzi0EcI4sWdVwA79FS4ge
ADtnn134i7KBIRzbKuCDGin3x6tUsyNd8LKAQBzOjjTMFtBE6PQInv96k9YP5PY0sXC4kIPngkPi
0GbEjKFmedNV0bjWMlh0izBaH52UJ6xL8vo7kdq7IYeBYKRSmaxeVjP7FqE06HLCpnqg5sWH7/6U
HLM9VG+r33XKDZc2VcOY9+N7yYNfVjeJsgrDPVwYy6ShR6SXTEQDq02WbGEUnTDhTbvSOBiWfA+D
0GlQjZNN4InGDbF98NdBJUCUh8Mna40xmX37HnkKG8T2f+ivjt3D43wQq0thhcF1ffUBsQH22xb5
Hw2uktBox9+t+/BpNfmuT50B3gruRCbSFf2vgS3lwRJCw73tDq2cgVGrocWo6z5oITLZXswW9L2s
R38525SoMLXxsb1qYc+Swj8ZE2NJ6v/TPGvPbvC7BjxehtCRJyO4wQyVeo2jXRFsxSM318rKkcac
PUD/etITW5FLtHZqkjYpaTtKAtR0SZCim6uuxuNDH9M6kCMJI8fYkkI9r1Ntk189a+Da6i/YBmTk
pRf5O5BX3ZM1sSP5ER6kBFrnBUxmDGXW2hX4EhU6eD7br+wtqmWd5KJLMji4qM6e4lbUUudY+2Lt
+4JVJjOzi/+DIYZafSk4YHy1q648ZCwQ7KlWJGmsRdFYiW0ZKfHjGZQ8gP7EezbTsShzBnRGLiNj
dfS99a8o4rqArPIs4dqxIKcjzG7IIsbL/Sm/gSucbOSch6oYvK7tcl8G2QVYaMci3rvyaDW/8v+L
p+cE1ZjD2osC7kR+trFvx/e5xf9uOIz9EukiBUDTJflFApsIyOWQl58LyqsJbQrwGprFh5nC1fXW
/4Hm/djbK33vnmqpsz12f5rbV6FNQA+W0NBqgk0zSrIcjkXV5t+cT+TqjVJTcsStGHvjS6h443pH
9YXbeIfat6AVusqkejmcah07isW2WDjJ79E91pm8X+cdSmA10un+h06m7eAmRum/K5Wy2VMDY3Pr
QXRBnQfoUHBuJIeQXNimJMYfX1q6DIQrRuolI6tGEPvprRp7RGLS59EsJdudbCmuI0GDhy8IuuVI
lK1UKg58MpsAFOhM36o2fNDWiBGek/mmtokJFH27vjiUsQJZATgvWMmWoeScX9SBCpa7DzKgAIsU
gnFsZvt2bkCuL3vZzBqaWLQkiLT9sXlQndfdHQDJQimgCX3+N8QhhO0fKHKFrG06FXd/qmrPGNvh
mfvVRJuin5N5HzIU2QTI20CepNzjUPNSbFjY8PwVzZNqzPW70OlSoUHTbx8sIbrt/s079o0NgZCu
2svMcF9KZo7tUw51OLYzOq6odsgY6WNdAI2M74nozY6j3zjTa3IuptPIZ7VgxVuKrVuwyRXyxeUO
3zDg6xgg1rexDup02F6C3KSpvjSvwXOMHv6eDX8vVXpLJNU/G5CcNf3agB8o5bW1znkti9D6xBmn
IePPPVAjFfyhmhrPAu3VYphQUrbVKrTU6NiDVcpUFShbaSvs1isKKDlYy8zLdsaHCtvKSPwePraO
sJrwS5TnbrQjLjahHTwAxmm6TRUbsIvVVeo8+U8L6RFvMARKmR9rWizyAu6dV4+pKE1GVqsCZsZW
3axrHoXeiTKngif+oKbFKo8B5NPntoEISdxJC+/AOaAkh++RUO1qsZavM5oZjd7ZjfxKOjmankA6
+57g0VTlciV2Y19nH9KQyS6Wrz8rsoE81+FIRUpdbzF0R03XzyyGZzp/TGkkFq+rZDMacZmh+jNV
1UE4QWCCYwclOxRPUtFXkNwvzXryj4ubUMWorFUvZ/J+p766h+PPfCs1U+R+I8Ts7FCN7mIIyLAE
0T7nhOm2qvfqBgbCKByX/avNduem9xd/KFQiXKbargNATFdqV+dcgtQ+99/suUACXbL1zG3k2w69
MLDF5Kg/naZnlcxcmbYnuutPDHlz5WzYDua/kWAxkNvEQqckvqmtE2SbNfo5iNclzfzPASYvX/Ml
DRDNM3rVXxcbCvACul/l8eRP2P6N/QMSz8GtUr0vYJoTkM5ZqIQPT/pRIBPo3ZCMXLq94Xeoc453
h9xJMeYdbIANDlxoCaXpNDjcsYPoHbvs5g/NmgFE5X2rlmN5vU3lc8zxu4a/aleg9kA7nRUYHelD
4UF4hzd27PiWkgM2BDiRf6mJIZDhrr7K+WxW9KLChreLPZhUqw8tapbKNeh/gLszSiLtAERPBAi4
FGfPEGvt620dZgvg87OuI6YfFi43cJbcBxG4SZibM/T/YbUvNTrWEjFAP3i7EJ46dUS9DgWo8XOq
Cqzyr47cxyWaUx78osbYZswCvcY6WQRgBnlUy7zNlKtuAwQkgB2AJoHOt9yGIOXPSeGKm/DBUEuK
zsXoGPzzyhO3fZT9aTlZxq6dbmpCEYov8Hz6l1a66wzRvzZbzsNShy+QAVwHVw2pqZy1eAMV1jME
oRvHceagZdFdacKl7gpL/Xx159NkvPmzbz4DlbK+Ex+99/KSOxjYhL2A8yf5Sj9f3ZgG1VshbluZ
LpeOg7ydDoDB/yJUr9WCMXuunDpyw1swt+hWoKruN5lojuGtSr3zemTDi7QbgQ2sLXSbwrVP8lJc
0umOB8+r4Qb4jZrZAovPf1j5J4Qe89q4+Hla61I5s99rBxGw5J4Sp0OA/wBkbN5r3Z4/hld99EeZ
RIkYZpa8K8RCwXJaTV7kQNljNHmx1bXTmRqLy5578oxsZ1RwxGyGuzpwk9rczumlgbOcps6NfQV1
K5Ctpt2lH/5uvSgU91G+YgoYCZRK2+tpDn62q13WwR8ZeIwd1P9Jh2C16toa0AAkJ/SZFAfrAtwF
VGZHJtKGw7KLpg2Wya26Nd4i1Q2rUWZRlYq2GiRvOaQnMApuBrEfGmb5FVKJNwWMZuYPL9KbOWAg
SbDWPV/wTUs31fciKVUfAJOfpscP0Hg4hYbttc5DiKFcT3U9OKmTJNnmMHF4yXCRlczYdTWlXJ6I
hVhibj/SNpOALra3Rne+bkN0FqCgu8fjDgI206NyqaN9YwkMXyu5ctALTB6LmLGnId6um19mS3Cb
5lepWJR6MA4iiJDHXnr5jo4byhW+eFdUDxc2SuDaOsvU5NlAhJj/AYOaTD4W9jO/vJYbsZAqQHcc
t/5kuOjQvwcMumlH1yKdvdN4kdRDs3pSUqr/lzc6SuNe7R1Iuv9zxQzvu8nTA0sVtgBqmJwOnHJD
dwW8nH21ZAaRw4WgMzfWC3OAOHoMzmbHfafRNar38d/7PPwLpZKwGqv0VWcHZpYDu0uCaEqSFfMg
Aw/lvPF3WGADgB4JHyOCWr0MiNmuiUUIxOKbiDMFTUvbx6bATMWPYTBzed5rG3qAwIEHw6i8/FGM
atFntjCDXiaBn/Omwve5GgdFR36HJXx5x/Pv6CCscP/D7vyDAriHhIquyQr4HlJCnyqbt9lawGWO
DfQCcs2wIOrm6nykbqlutI/eQlxUNSYMhjQU++TFx1GwXcW3b4go5oYbqrBBw22uWejTlJSSeVlA
3CDZXTO2DneyeMDAGJ19wgwRGMLrm6zRE3dQ/S//guze3dCBALK84SBBInKUjxm7fa2uj0QJ0FGY
fZK0RnSVqN+DQNVDjPBbnoxYGKedMBffXBePjckwMLc7HtJNupEHlEUloyYv3ZMzBGKd7mLIAdlo
AbAJaq4S5z6dW5/9YMSb5g+ULAZLO/hlOLY7F2HEv0TINlCgCLvbHqA+wT/JTRP8tEY1aCz9RZBc
sRPX0WtEjKFTCdr7+dOQZk1kAu1bg+d+Fr8TpKPiWtpQkKBQKDyn3mg0GbCK+7IWKv1QEURhrvX5
DL+qeuTkkAo5C8vfi6q5EfQK5vGWL9fqDzPOk1hfEExnNpQ4dxuPAfEUgsnDSw3bMn67njsCC2cA
JNLhrGgnVNjsGsEl3uxeai2OMVOqgufqwuYfgs9jdmw4m5eTceWrNTiv9xIzi/4/SnFXEWFVxrIo
vzUv1ZAPd1VY3uQWnFXtdnwZfkJMeRSOEajuXyTrs5/H4MKniZYWRtfDEZfE5twyB6kiDhu5YeFY
N36YbYRSY13WSdFYngkGv25JmhepauE6dRM0r5H+z5wtr/UbbtTleGWfzx6xJgOmAJ17PQO+Oar/
nYeiSZykxZ5vrwt5DFTx31gXlGJbt2IbqKHba8awUQO7A5Um2CCRkQx5GLx+or7RpFLq8rKAipvQ
RFCH53LbCA1dlihV3tLFz9Tt6S7kPFgYDASROB2nmfT3Jnz/prREHFxWv3vU9RNk2Hv/hPbPc7J5
kIGVgyhzHptmdZgsQjqvKPr1FFCPND1pBEnYqGHwcvAqnuMV7vlh4i5k8Wj+PjCayPTcdVhVyjOU
hfVupOG1fL+ccV9u4TORY+tGBL6L8eHG5B8kvOcf3+ABfAx/vl4pWfSw7UwkdvmWZpLaKxwlR05o
NSS+JYmRUVlbhoLIdrnPLas4PydDiqwsACIOPWRFoFWmwzH/VS+kpQrM/VliNhQTzVKJLX3RCviE
cZ5h1rsigT6yohB+I1nl5/wzykYp4znzh3o9rO9RuFV/elKJiYcay+TY+bDwK8jZj8cK6i5Mp8bT
cAC2Gwecj/qMKTH82K51RkULzej/bwJ3D87AnntEPcDBY7ZDXzKI4dtcaPfZ4yBQ4x9B2CFoMs/A
os+au0MokNB5YA1U+4Vi9nQbtHhuIsz7VkPgcbzx6rCdmnv5tnVXZHO33a0pi7xBbQjSVjji1NTZ
Lak+q0NWdRTtah3BcIjANWxBPN1mKv/FuIlZi2L33GjRtCYuLgIl5xdcv3nmVagqfHhkHoVefbPW
ESALk7Q4ZZujLrQR2+OJUDUSEhroqV8/VnyjFrMNv5eAkqjYHpkAhsus/JtHcaMZA6s4Oh6qwD/1
NvB7Wk+bZOq9mOE/xQ/anwmZCKTvyGRrbgrqW7CIb/Pq7gpBbIo/aoYXJBqqMYfkkCGtkhaJMea6
R+d959Ju8Miuajj0unlTbhq8QVrRvYsCDSmZTwxUvRmfpX4i+8r9Cr3rajXSCAQJjoMh++e+/dn+
UD3GKusPXjKbnQobLfKnhJC3a0LNuym7Rr/eh59bKynxcabHZj9FnpA+qtHEly9CXC9cbdCdwAgf
Xk33e+c9VaK2xN/obZVeaMCtWQj51zO+irH0j/VzlO9VO4m8a4vw4NpdYXXhCZWV+8/16p8cvoRZ
jpO3T1VHlpUwuvKQ6pPoC63uJWCD15ixBt7pKaBOv9fLIPPerLUoLpn3ICQA4YLJntwEmib60Kv9
dROAtRbWDWVF0+0707ikyUPqC4tJ/11y4nAKCEQ/YFfQvDLjxFXtoU6DAfowTrnDVhlo/mAqtXWg
7PSqCNzcoxsBN33ejmEs+zit9a/iRTKnLovkUJej0BmChTo0+7EoIINqQd0DJLZV7O9bF824zh+K
s2hPAS2JnDNGDjSLjt/2pBCbiurYDXEkVx9RFJ1mrZAwZmshQnqE+NoPoTClR0alvtJQUBkGXxVs
ooxBiz6J48Ie17POo/QGjvnt26Tc3wEJR/JvBxMGrgAwrWlVQS1zPBgJj/x67mYmez/zl+HReaW3
xkL577EYmfNQ8S1twD3OoeI2RkPbLwbaaHOwmzDywc7zSp2PhTsewFZikTq3G5AJhlGmJspnFK0H
fpKkRF5Owb4V375FLqbcaXmjZGV00NSXAlea/QSp64Rz6ex05DOnKY0wV/3GXJptPUNQodLxth9P
DVB+6MAzId1a+MPaHuXBCqCnK+IjrkDoGeXkYsw6yHdjjgyQXM4RxAvsMqP65ylSxuxjWmneR82R
MEvHy5XNb/rVLdIJvFDbNgpXdmWvicWmRBUEQFSsO490rNg3YUfeE/1SiZAqmhKG7GdIyrH3WyRP
opuLGbpB+X6qr7FD3BeeLQFKAVscDmVxFy4ouzeSk9c2cWShTCfWBZmMk8gXKpciVjGRZDkogyr0
16VGQ3jfToFQy9QbF3Iwif5p5hAi5La7nbDGZmx+gV1Y2w/wCyebzGuzJrTN49rg1u1BAsZvA3ZG
YjKKyykT4pkx9Y6dlti0KMw5Ti2b0ELegRg+kjFrNjFJmBYRTPHXYJOiItP4X44QlFjqnn3zsD9s
TMiQRHC3IP19G7IKC9hN7CO5ENLWOIWFiVzCS16gHymktpPqooWPbRW0zXcx6v5KLcF6oDGjIUML
XDoH+SM37dGjvnw6kIBs77Bvwhb6hB44DOxb3eZnHPGnyL3eZh4nA4izSQsCu7Ks+i/aaaR1tdxU
pR6vrYfrJaCZnDSCAPPStHcXgJchpH9YwoMvuYjSZ/qyKXdXuxM5CBncTfZQG7waQqyxRvN7suMx
trvCzX+/JU9PSLcXDtlftTo4fyl2tJ73d0AoPhBTqAfb322k3Ea7oPcVvWTu/c02NlHg1dK9Qtlh
KNJTU6ruwR+JlA1sTj7L8N7qmM067w4vmUTlBl2aNMSsmzkc5lNoL+5+S3Awek0J7TlKSZJ4IeNE
dFCgcQVS1UQunLyBaqX/Z6fSESJOFMJH55SoZodGS46JBHWZTjjDdd0Kl6z6U/S6c4gJHzjTfucx
xnZhcWfUCBuwKuHHdjnyWju1b+7ASmLVqBUJjZN6RlW+xvk0mZ76Wc6B4cPwxksHu+ITEHHhcFl/
fJxt27HUH4qQbPu5HZqFKuFEwNtM5D3PEw/sjf68BQjCxBDaOqQdTbheQPzHm1zb+u0+Rz05b2+U
M1v7vOVynrZaDG3zdJU5xwkPQ/nCdPUCJxDUnZDJJeEwJYIi8n+hIewplOCTkMj/0sfKO+Jv5mMN
eOb3lTSoL0OWFULIgUAFmWgP4VN4MxYj/+9Y/6WrbbhEedm3g/409SjnX5fiLm4DTRSNdqGCMo8Y
dkAxXT7IqpI9wkqq66ClhL90RyQ+7k3VL7gQiDnlGzWdXS2s/YgBOhPsBoJ8Eq1Xgg35sNGOkc5K
DhIppmshVoh1ypdHS/cdLdMGc0VG2F5Knns42jMYkwoq8a+Dp0Z7tS+s5dCT72bkqa7bkWBVwHWO
kCoUNrVpEzlDyic4vGvhp3zyH+3tIZFc+dnY1b+/LS1RLmK+ZUHfcx4ugQB5axgQ8gh9qh5p7RIS
Yug5dlWE70Kdbunt21GiJ0w40tXf7XasJjMWu40/7qfn9BMG/VlQHChgWBaPTZREeJN3xcayD9mT
DejmBGC8fajIdnTbvL+SMvJZPSEDNf5IbuHnWpW0S3G6vV7dc7ZIgjiOnxtYKp3OojlHENTOAjX4
1Z5lE/LZnTMPrVYeXNX2KisCd2HN4TnwlLuA7XmS0H/icFFNXHrt0ilHgCPMa3fIh3ZCZwasVuFq
ld1TQaQmAVnshCoZbA0tCaCRRMQKdgCogi6aGKQc20z2pnfeKbbZ13r0PvmBThdUydF5siqFi2LK
PCzRRhghcLFRhTQu/NttsvoK7XHFyo0N9FnFYerNVgi2OequH2LniJ/Go0bZzLvhu+65h0NhFxeX
lPuqWHoLhNe51eMVkyOPK+HvrU4RRCCeBlF9VIg3dM8dSlAbQhr0fkEcZB1ePrmH2Vv5gWwld1/Z
WE+ppOuWTpM9ZLXN4KKRth0ilJbwlZBS8B2s3hkNGtdakWE+M06T3duplbZo4ZhZ+l22cXY+D8eY
XobRDC3DWGNHO9OeQhhrIcaN5KsPtkPmeDDt9eRL7+3Eh4KOCACz/NfhJbdRYWSulikU76hD/8kR
OLAAhGbB1x4Qayez/EfSFua598uAMmZPzUlWyTF0EL/4wW6ut/HGX+DThFY2or5o87RkQZFhxeGU
V+3FxyIkhozPgGi0cwvu6T0wetQQn8BAeof7zS60PgDenCOd9lTIMwQcIsw8zt/sqGwLvtZQDGn7
q14zh8SfxxO9tCYx7aL3519J8zuAy+WhRKNw389eZLXUJIkMvX5gz+jJCCtwiVYsa98kyN2Pbeik
wCmhdFssg5eTfxyu0SrIhNiakVBGDSItQ9VqlYluOFJbg6rMSFGT68YAP3PU19nAHK7UtnUKo1IO
7RRdTS9kw8LeTiiHs44TS/tDIqYa6U4HWwj8oytKJrS06MSqm4qyP9ftHZORQREMTQ3CBZLCr9T1
1hHbRNhyMtfUjLd7oAdt+QUV2udMApsVhvAscxv8c5Bpo5dWh5u20qMzLa8rWWnE4O7hVr8uobgQ
9n+fkJqJ9zymyJxmAztyQDt/hoIkDM1mEERCkz3W24Kn5+yegwqH5qvHhYcMdG7SLmiycfy7nISu
EjJkfTKeGDGWg/wHxzLtYgHc54G0g69XVlXKKPWJh45yjR1WHZr3HKg3X97CxhnwLlXEUmfoWWfE
CX1abvKPWjS5NhqT1q/T1RTjZg+FJ4AKkKwJrEaIQMH0C+LBA9b2OXJq/oSdzFZHKT1robEtnVxS
DF9OzTsDYPG55y21NdzEBuosEiS3PD8+pP2p/MsTaeNLR72zw3kf0TYCVePwH9LaZAyGo9qUs8RW
qhfJE891RrGVhb4l9RLkft5uxd8WfJ5j1Q47ro01kZkG6kO5qdc+fW2XdyG7QkNms+hMp64MtDgD
CZoGMEuIGAAhYAay/X01moGyaNy53v4Dqnf0r4EAwFfoMSyS010BlLxA4AkPQ2vFzG7fbXDkinWh
SUUAFCHJDRQVfYp1jdxbJbIeVOzcoNt8FgvakoBPDJVvQLkpOA3z+qXJ3TmYy0nSep5oU5hTkWuF
ArZb+T8Z9vFtP0X6PzAJdNuwWafvSrpRxt30GCffNp+S8l1pBAXTmwONh5e+qgdcHha/H4jkN6aj
/bMaal7HjsSu+8TwXH6AFaCWVdBty+CcQZ2AaN6FdUhBkTeoTdXU+Vl+OyT7kSW7090mmDKZq0WJ
fY+iCjpE17HmhM5q9yv78dryVnacUkJi2IWi7vEpR7t3ypRbjTK50y4hyyAdDqx9fW8f3DuHKXwh
NDengidiFrSjfneCxtyol5SLnz6oJ4xUnPw9/TKEVIyQyWlJRYetaxhIIRS7YvKelGqBewVjvXzz
kfA2Pl9lktyKF6K0ChUwW2LtvZLHWAhhJbh3a0RcidhX1nDNuWVLviSFtx4USy5KOOd5Iq5niLxx
zclVmIoDWqs76lwwYU/6FitPTyOZT0f1PjrXPggIiwS4+B7EHrqZiCl9uBAGX3FHwnxzqNpIxvrR
BgT/44dymHHMjJXxbRmvtpa2XKi8aWbXiHWOIr98buXNVQ0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zyncoscope_oscope_0_0_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_blk_mem_gen_0 : entity is "blk_mem_gen_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of zyncoscope_oscope_0_0_blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of zyncoscope_oscope_0_0_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_6,Vivado 2023.1";
end zyncoscope_oscope_0_0_blk_mem_gen_0;

architecture STRUCTURE of zyncoscope_oscope_0_0_blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.7745 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.zyncoscope_oscope_0_0_blk_mem_gen_v8_4_6
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_U0_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zyncoscope_oscope_0_0_blk_mem_gen_0__1\ is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \zyncoscope_oscope_0_0_blk_mem_gen_0__1\ : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zyncoscope_oscope_0_0_blk_mem_gen_0__1\ : entity is "blk_mem_gen_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \zyncoscope_oscope_0_0_blk_mem_gen_0__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \zyncoscope_oscope_0_0_blk_mem_gen_0__1\ : entity is "blk_mem_gen_v8_4_6,Vivado 2023.1";
end \zyncoscope_oscope_0_0_blk_mem_gen_0__1\;

architecture STRUCTURE of \zyncoscope_oscope_0_0_blk_mem_gen_0__1\ is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.7745 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\zyncoscope_oscope_0_0_blk_mem_gen_v8_4_6__1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_U0_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_acquireToHDMI_datapath is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    \tmp_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    storing_reg_0 : out STD_LOGIC;
    \tmp_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \v_cnt_reg[7]\ : out STD_LOGIC;
    \h_cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]\ : out STD_LOGIC;
    \tmp_reg[7]\ : out STD_LOGIC;
    \tmp_reg[4]_0\ : out STD_LOGIC;
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    storing_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    storing_reg_2 : out STD_LOGIC;
    storing_reg_3 : out STD_LOGIC;
    \axi_araddr_reg[5]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    plusOp : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \h_cnt_reg[8]\ : out STD_LOGIC;
    \h_cnt_reg[5]\ : out STD_LOGIC;
    \v_cnt_reg[10]\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \v_cnt_reg[4]\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    de0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_out_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    hs_reg : in STD_LOGIC;
    vs_reg : in STD_LOGIC;
    v_activeArea_reg : in STD_LOGIC;
    h_activeArea_reg : in STD_LOGIC;
    storing_reg_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_reg[9]\ : in STD_LOGIC;
    \tmp_reg[7]_0\ : in STD_LOGIC;
    \ltOp_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_acquireToHDMI_datapath : entity is "acquireToHDMI_datapath";
end zyncoscope_oscope_0_0_acquireToHDMI_datapath;

architecture STRUCTURE of zyncoscope_oscope_0_0_acquireToHDMI_datapath is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal L : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addyCounter_n_13 : STD_LOGIC;
  signal addyCounter_n_14 : STD_LOGIC;
  signal addyCounter_n_15 : STD_LOGIC;
  signal addyCounter_n_16 : STD_LOGIC;
  signal addyCounter_n_17 : STD_LOGIC;
  signal addyCounter_n_18 : STD_LOGIC;
  signal addyCounter_n_19 : STD_LOGIC;
  signal addyCounter_n_20 : STD_LOGIC;
  signal addyCounter_n_21 : STD_LOGIC;
  signal addyCounter_n_22 : STD_LOGIC;
  signal addyCounter_n_23 : STD_LOGIC;
  signal addyCounter_n_24 : STD_LOGIC;
  signal addyCounter_n_27 : STD_LOGIC;
  signal addyCounter_n_28 : STD_LOGIC;
  signal addyCounter_n_29 : STD_LOGIC;
  signal addyCounter_n_30 : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal blue : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch1Comparator_n_2 : STD_LOGIC;
  signal ch2Comparator_n_2 : STD_LOGIC;
  signal clkLocked : STD_LOGIC;
  signal currGtrCh1 : STD_LOGIC;
  signal currRegisterCh1_n_0 : STD_LOGIC;
  signal currRegisterCh1_n_1 : STD_LOGIC;
  signal currRegisterCh1_n_2 : STD_LOGIC;
  signal currRegisterCh1_n_20 : STD_LOGIC;
  signal currRegisterCh1_n_21 : STD_LOGIC;
  signal currRegisterCh1_n_22 : STD_LOGIC;
  signal currRegisterCh1_n_23 : STD_LOGIC;
  signal currRegisterCh1_n_24 : STD_LOGIC;
  signal currRegisterCh1_n_25 : STD_LOGIC;
  signal currRegisterCh1_n_26 : STD_LOGIC;
  signal currRegisterCh1_n_27 : STD_LOGIC;
  signal currRegisterCh1_n_28 : STD_LOGIC;
  signal currRegisterCh1_n_29 : STD_LOGIC;
  signal currRegisterCh1_n_3 : STD_LOGIC;
  signal currRegisterCh1_n_30 : STD_LOGIC;
  signal currRegisterCh1_n_31 : STD_LOGIC;
  signal de : STD_LOGIC;
  signal green : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gtOp : STD_LOGIC;
  signal gtOp_0 : STD_LOGIC;
  signal gtOp_2 : STD_LOGIC;
  signal \^hsync\ : STD_LOGIC;
  signal longCounter_n_0 : STD_LOGIC;
  signal longCounter_n_1 : STD_LOGIC;
  signal longCounter_n_10 : STD_LOGIC;
  signal longCounter_n_11 : STD_LOGIC;
  signal longCounter_n_12 : STD_LOGIC;
  signal longCounter_n_13 : STD_LOGIC;
  signal longCounter_n_14 : STD_LOGIC;
  signal longCounter_n_15 : STD_LOGIC;
  signal longCounter_n_16 : STD_LOGIC;
  signal longCounter_n_17 : STD_LOGIC;
  signal longCounter_n_18 : STD_LOGIC;
  signal longCounter_n_19 : STD_LOGIC;
  signal longCounter_n_2 : STD_LOGIC;
  signal longCounter_n_20 : STD_LOGIC;
  signal longCounter_n_21 : STD_LOGIC;
  signal longCounter_n_22 : STD_LOGIC;
  signal longCounter_n_23 : STD_LOGIC;
  signal longCounter_n_24 : STD_LOGIC;
  signal longCounter_n_26 : STD_LOGIC;
  signal longCounter_n_27 : STD_LOGIC;
  signal longCounter_n_28 : STD_LOGIC;
  signal longCounter_n_29 : STD_LOGIC;
  signal longCounter_n_3 : STD_LOGIC;
  signal longCounter_n_5 : STD_LOGIC;
  signal longCounter_n_6 : STD_LOGIC;
  signal longCounter_n_7 : STD_LOGIC;
  signal longCounter_n_8 : STD_LOGIC;
  signal longCounter_n_9 : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp_1 : STD_LOGIC;
  signal ltOp_3 : STD_LOGIC;
  signal \p_0_out__0_n_100\ : STD_LOGIC;
  signal \p_0_out__0_n_101\ : STD_LOGIC;
  signal \p_0_out__0_n_102\ : STD_LOGIC;
  signal \p_0_out__0_n_103\ : STD_LOGIC;
  signal \p_0_out__0_n_104\ : STD_LOGIC;
  signal \p_0_out__0_n_105\ : STD_LOGIC;
  signal \p_0_out__0_n_79\ : STD_LOGIC;
  signal \p_0_out__0_n_80\ : STD_LOGIC;
  signal \p_0_out__0_n_81\ : STD_LOGIC;
  signal \p_0_out__0_n_82\ : STD_LOGIC;
  signal \p_0_out__0_n_83\ : STD_LOGIC;
  signal \p_0_out__0_n_84\ : STD_LOGIC;
  signal \p_0_out__0_n_85\ : STD_LOGIC;
  signal \p_0_out__0_n_86\ : STD_LOGIC;
  signal \p_0_out__0_n_87\ : STD_LOGIC;
  signal \p_0_out__0_n_88\ : STD_LOGIC;
  signal \p_0_out__0_n_89\ : STD_LOGIC;
  signal \p_0_out__0_n_90\ : STD_LOGIC;
  signal \p_0_out__0_n_91\ : STD_LOGIC;
  signal \p_0_out__0_n_92\ : STD_LOGIC;
  signal \p_0_out__0_n_93\ : STD_LOGIC;
  signal \p_0_out__0_n_94\ : STD_LOGIC;
  signal \p_0_out__0_n_95\ : STD_LOGIC;
  signal \p_0_out__0_n_96\ : STD_LOGIC;
  signal \p_0_out__0_n_97\ : STD_LOGIC;
  signal \p_0_out__0_n_98\ : STD_LOGIC;
  signal \p_0_out__0_n_99\ : STD_LOGIC;
  signal \p_0_out__1_n_100\ : STD_LOGIC;
  signal \p_0_out__1_n_101\ : STD_LOGIC;
  signal \p_0_out__1_n_102\ : STD_LOGIC;
  signal \p_0_out__1_n_103\ : STD_LOGIC;
  signal \p_0_out__1_n_104\ : STD_LOGIC;
  signal \p_0_out__1_n_105\ : STD_LOGIC;
  signal \p_0_out__1_n_79\ : STD_LOGIC;
  signal \p_0_out__1_n_80\ : STD_LOGIC;
  signal \p_0_out__1_n_81\ : STD_LOGIC;
  signal \p_0_out__1_n_82\ : STD_LOGIC;
  signal \p_0_out__1_n_83\ : STD_LOGIC;
  signal \p_0_out__1_n_84\ : STD_LOGIC;
  signal \p_0_out__1_n_85\ : STD_LOGIC;
  signal \p_0_out__1_n_86\ : STD_LOGIC;
  signal \p_0_out__1_n_87\ : STD_LOGIC;
  signal \p_0_out__1_n_88\ : STD_LOGIC;
  signal \p_0_out__1_n_89\ : STD_LOGIC;
  signal \p_0_out__1_n_90\ : STD_LOGIC;
  signal \p_0_out__1_n_91\ : STD_LOGIC;
  signal \p_0_out__1_n_92\ : STD_LOGIC;
  signal \p_0_out__1_n_93\ : STD_LOGIC;
  signal \p_0_out__1_n_94\ : STD_LOGIC;
  signal \p_0_out__1_n_95\ : STD_LOGIC;
  signal \p_0_out__1_n_96\ : STD_LOGIC;
  signal \p_0_out__1_n_97\ : STD_LOGIC;
  signal \p_0_out__1_n_98\ : STD_LOGIC;
  signal \p_0_out__1_n_99\ : STD_LOGIC;
  signal p_0_out_n_100 : STD_LOGIC;
  signal p_0_out_n_101 : STD_LOGIC;
  signal p_0_out_n_102 : STD_LOGIC;
  signal p_0_out_n_103 : STD_LOGIC;
  signal p_0_out_n_104 : STD_LOGIC;
  signal p_0_out_n_105 : STD_LOGIC;
  signal p_0_out_n_90 : STD_LOGIC;
  signal p_0_out_n_91 : STD_LOGIC;
  signal p_0_out_n_92 : STD_LOGIC;
  signal p_0_out_n_93 : STD_LOGIC;
  signal p_0_out_n_94 : STD_LOGIC;
  signal p_0_out_n_95 : STD_LOGIC;
  signal p_0_out_n_96 : STD_LOGIC;
  signal p_0_out_n_97 : STD_LOGIC;
  signal p_0_out_n_98 : STD_LOGIC;
  signal p_0_out_n_99 : STD_LOGIC;
  signal pixelHorz : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pixelTrigVolt : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal prevLessCh1 : STD_LOGIC;
  signal prevRegisterCh1_n_0 : STD_LOGIC;
  signal prevRegisterCh1_n_1 : STD_LOGIC;
  signal prevRegisterCh1_n_10 : STD_LOGIC;
  signal prevRegisterCh1_n_11 : STD_LOGIC;
  signal prevRegisterCh1_n_12 : STD_LOGIC;
  signal prevRegisterCh1_n_13 : STD_LOGIC;
  signal prevRegisterCh1_n_14 : STD_LOGIC;
  signal prevRegisterCh1_n_15 : STD_LOGIC;
  signal prevRegisterCh1_n_2 : STD_LOGIC;
  signal prevRegisterCh1_n_3 : STD_LOGIC;
  signal prevRegisterCh1_n_4 : STD_LOGIC;
  signal prevRegisterCh1_n_5 : STD_LOGIC;
  signal prevRegisterCh1_n_6 : STD_LOGIC;
  signal prevRegisterCh1_n_7 : STD_LOGIC;
  signal prevRegisterCh1_n_8 : STD_LOGIC;
  signal prevRegisterCh1_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rateCounter_n_0 : STD_LOGIC;
  signal rateCounter_n_1 : STD_LOGIC;
  signal rateCounter_n_10 : STD_LOGIC;
  signal rateCounter_n_11 : STD_LOGIC;
  signal rateCounter_n_12 : STD_LOGIC;
  signal rateCounter_n_13 : STD_LOGIC;
  signal rateCounter_n_14 : STD_LOGIC;
  signal rateCounter_n_15 : STD_LOGIC;
  signal rateCounter_n_16 : STD_LOGIC;
  signal rateCounter_n_17 : STD_LOGIC;
  signal rateCounter_n_18 : STD_LOGIC;
  signal rateCounter_n_19 : STD_LOGIC;
  signal rateCounter_n_2 : STD_LOGIC;
  signal rateCounter_n_20 : STD_LOGIC;
  signal rateCounter_n_22 : STD_LOGIC;
  signal rateCounter_n_23 : STD_LOGIC;
  signal rateCounter_n_24 : STD_LOGIC;
  signal rateCounter_n_25 : STD_LOGIC;
  signal rateCounter_n_26 : STD_LOGIC;
  signal rateCounter_n_27 : STD_LOGIC;
  signal rateCounter_n_28 : STD_LOGIC;
  signal rateCounter_n_29 : STD_LOGIC;
  signal rateCounter_n_3 : STD_LOGIC;
  signal rateCounter_n_30 : STD_LOGIC;
  signal rateCounter_n_31 : STD_LOGIC;
  signal rateCounter_n_32 : STD_LOGIC;
  signal rateCounter_n_33 : STD_LOGIC;
  signal rateCounter_n_34 : STD_LOGIC;
  signal rateCounter_n_35 : STD_LOGIC;
  signal rateCounter_n_36 : STD_LOGIC;
  signal rateCounter_n_37 : STD_LOGIC;
  signal rateCounter_n_38 : STD_LOGIC;
  signal rateCounter_n_39 : STD_LOGIC;
  signal rateCounter_n_4 : STD_LOGIC;
  signal rateCounter_n_40 : STD_LOGIC;
  signal rateCounter_n_41 : STD_LOGIC;
  signal rateCounter_n_42 : STD_LOGIC;
  signal rateCounter_n_43 : STD_LOGIC;
  signal rateCounter_n_44 : STD_LOGIC;
  signal rateCounter_n_45 : STD_LOGIC;
  signal rateCounter_n_46 : STD_LOGIC;
  signal rateCounter_n_47 : STD_LOGIC;
  signal rateCounter_n_48 : STD_LOGIC;
  signal rateCounter_n_49 : STD_LOGIC;
  signal rateCounter_n_5 : STD_LOGIC;
  signal rateCounter_n_50 : STD_LOGIC;
  signal rateCounter_n_51 : STD_LOGIC;
  signal rateCounter_n_52 : STD_LOGIC;
  signal rateCounter_n_53 : STD_LOGIC;
  signal rateCounter_n_6 : STD_LOGIC;
  signal rateCounter_n_7 : STD_LOGIC;
  signal rateCounter_n_8 : STD_LOGIC;
  signal rateCounter_n_9 : STD_LOGIC;
  signal red : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampCh1_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sampCh2_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sampReadyFlag_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scoFace_n_0 : STD_LOGIC;
  signal scoFace_n_1 : STD_LOGIC;
  signal scoFace_n_10 : STD_LOGIC;
  signal scoFace_n_11 : STD_LOGIC;
  signal scoFace_n_12 : STD_LOGIC;
  signal scoFace_n_13 : STD_LOGIC;
  signal scoFace_n_14 : STD_LOGIC;
  signal scoFace_n_15 : STD_LOGIC;
  signal scoFace_n_16 : STD_LOGIC;
  signal scoFace_n_17 : STD_LOGIC;
  signal scoFace_n_18 : STD_LOGIC;
  signal scoFace_n_19 : STD_LOGIC;
  signal scoFace_n_2 : STD_LOGIC;
  signal scoFace_n_20 : STD_LOGIC;
  signal scoFace_n_21 : STD_LOGIC;
  signal scoFace_n_22 : STD_LOGIC;
  signal scoFace_n_23 : STD_LOGIC;
  signal scoFace_n_24 : STD_LOGIC;
  signal scoFace_n_25 : STD_LOGIC;
  signal scoFace_n_26 : STD_LOGIC;
  signal scoFace_n_27 : STD_LOGIC;
  signal scoFace_n_28 : STD_LOGIC;
  signal scoFace_n_29 : STD_LOGIC;
  signal scoFace_n_3 : STD_LOGIC;
  signal scoFace_n_30 : STD_LOGIC;
  signal scoFace_n_31 : STD_LOGIC;
  signal scoFace_n_32 : STD_LOGIC;
  signal scoFace_n_33 : STD_LOGIC;
  signal scoFace_n_34 : STD_LOGIC;
  signal scoFace_n_35 : STD_LOGIC;
  signal scoFace_n_36 : STD_LOGIC;
  signal scoFace_n_37 : STD_LOGIC;
  signal scoFace_n_38 : STD_LOGIC;
  signal scoFace_n_39 : STD_LOGIC;
  signal scoFace_n_4 : STD_LOGIC;
  signal scoFace_n_40 : STD_LOGIC;
  signal scoFace_n_41 : STD_LOGIC;
  signal scoFace_n_42 : STD_LOGIC;
  signal scoFace_n_43 : STD_LOGIC;
  signal scoFace_n_44 : STD_LOGIC;
  signal scoFace_n_45 : STD_LOGIC;
  signal scoFace_n_46 : STD_LOGIC;
  signal scoFace_n_47 : STD_LOGIC;
  signal scoFace_n_48 : STD_LOGIC;
  signal scoFace_n_49 : STD_LOGIC;
  signal scoFace_n_5 : STD_LOGIC;
  signal scoFace_n_50 : STD_LOGIC;
  signal scoFace_n_51 : STD_LOGIC;
  signal scoFace_n_52 : STD_LOGIC;
  signal scoFace_n_53 : STD_LOGIC;
  signal scoFace_n_54 : STD_LOGIC;
  signal scoFace_n_55 : STD_LOGIC;
  signal scoFace_n_56 : STD_LOGIC;
  signal scoFace_n_57 : STD_LOGIC;
  signal scoFace_n_58 : STD_LOGIC;
  signal scoFace_n_6 : STD_LOGIC;
  signal scoFace_n_7 : STD_LOGIC;
  signal scoFace_n_8 : STD_LOGIC;
  signal scoFace_n_9 : STD_LOGIC;
  signal shortCounter_n_0 : STD_LOGIC;
  signal shortCounter_n_10 : STD_LOGIC;
  signal shortCounter_n_2 : STD_LOGIC;
  signal shortCounter_n_3 : STD_LOGIC;
  signal shortCounter_n_4 : STD_LOGIC;
  signal shortCounter_n_5 : STD_LOGIC;
  signal shortCounter_n_6 : STD_LOGIC;
  signal shortCounter_n_7 : STD_LOGIC;
  signal shortCounter_n_8 : STD_LOGIC;
  signal shortCounter_n_9 : STD_LOGIC;
  signal shortd0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal signalBRAMCh1_i_11_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_12_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_6_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_7_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_8_n_0 : STD_LOGIC;
  signal signalBRAMCh1_i_9_n_0 : STD_LOGIC;
  signal \^storing_reg_0\ : STD_LOGIC;
  signal \^tmp_reg[10]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tmp_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trigVolt2Pix_n_4 : STD_LOGIC;
  signal trigVolt2Pix_n_5 : STD_LOGIC;
  signal trigVolt2Pix_n_6 : STD_LOGIC;
  signal trigVolt2Pix_n_7 : STD_LOGIC;
  signal \triggeredCh10_carry__0_n_1\ : STD_LOGIC;
  signal \triggeredCh10_carry__0_n_2\ : STD_LOGIC;
  signal \triggeredCh10_carry__0_n_3\ : STD_LOGIC;
  signal triggeredCh10_carry_n_0 : STD_LOGIC;
  signal triggeredCh10_carry_n_1 : STD_LOGIC;
  signal triggeredCh10_carry_n_2 : STD_LOGIC;
  signal triggeredCh10_carry_n_3 : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \triggeredCh10_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal vidSigGen_n_14 : STD_LOGIC;
  signal vidSigGen_n_15 : STD_LOGIC;
  signal vidSigGen_n_16 : STD_LOGIC;
  signal vidSigGen_n_17 : STD_LOGIC;
  signal vidSigGen_n_18 : STD_LOGIC;
  signal vidSigGen_n_19 : STD_LOGIC;
  signal vidSigGen_n_25 : STD_LOGIC;
  signal vidSigGen_n_26 : STD_LOGIC;
  signal vidSigGen_n_27 : STD_LOGIC;
  signal vidSigGen_n_28 : STD_LOGIC;
  signal vidSigGen_n_29 : STD_LOGIC;
  signal vidSigGen_n_30 : STD_LOGIC;
  signal vidSigGen_n_31 : STD_LOGIC;
  signal vidSigGen_n_32 : STD_LOGIC;
  signal vidSigGen_n_33 : STD_LOGIC;
  signal vidSigGen_n_34 : STD_LOGIC;
  signal vidSigGen_n_35 : STD_LOGIC;
  signal vidSigGen_n_36 : STD_LOGIC;
  signal vidSigGen_n_37 : STD_LOGIC;
  signal vidSigGen_n_38 : STD_LOGIC;
  signal vidSigGen_n_39 : STD_LOGIC;
  signal vidSigGen_n_40 : STD_LOGIC;
  signal vidSigGen_n_41 : STD_LOGIC;
  signal vidSigGen_n_42 : STD_LOGIC;
  signal vidSigGen_n_43 : STD_LOGIC;
  signal vidSigGen_n_44 : STD_LOGIC;
  signal vidSigGen_n_45 : STD_LOGIC;
  signal vidSigGen_n_46 : STD_LOGIC;
  signal vidSigGen_n_47 : STD_LOGIC;
  signal vidSigGen_n_48 : STD_LOGIC;
  signal vidSigGen_n_49 : STD_LOGIC;
  signal vidSigGen_n_5 : STD_LOGIC;
  signal vidSigGen_n_50 : STD_LOGIC;
  signal vidSigGen_n_51 : STD_LOGIC;
  signal vidSigGen_n_52 : STD_LOGIC;
  signal vidSigGen_n_53 : STD_LOGIC;
  signal vidSigGen_n_54 : STD_LOGIC;
  signal vidSigGen_n_55 : STD_LOGIC;
  signal vidSigGen_n_56 : STD_LOGIC;
  signal vidSigGen_n_57 : STD_LOGIC;
  signal vidSigGen_n_58 : STD_LOGIC;
  signal vidSigGen_n_59 : STD_LOGIC;
  signal vidSigGen_n_6 : STD_LOGIC;
  signal vidSigGen_n_60 : STD_LOGIC;
  signal vidSigGen_n_61 : STD_LOGIC;
  signal vidSigGen_n_62 : STD_LOGIC;
  signal vidSigGen_n_63 : STD_LOGIC;
  signal vidSigGen_n_64 : STD_LOGIC;
  signal vidSigGen_n_65 : STD_LOGIC;
  signal vidSigGen_n_66 : STD_LOGIC;
  signal vidSigGen_n_67 : STD_LOGIC;
  signal vidSigGen_n_68 : STD_LOGIC;
  signal vidSigGen_n_69 : STD_LOGIC;
  signal vidSigGen_n_7 : STD_LOGIC;
  signal vidSigGen_n_70 : STD_LOGIC;
  signal vidSigGen_n_71 : STD_LOGIC;
  signal vidSigGen_n_72 : STD_LOGIC;
  signal vidSigGen_n_73 : STD_LOGIC;
  signal vidSigGen_n_74 : STD_LOGIC;
  signal vidSigGen_n_75 : STD_LOGIC;
  signal vidSigGen_n_76 : STD_LOGIC;
  signal videoClk : STD_LOGIC;
  signal videoClkx5 : STD_LOGIC;
  signal \^vsync\ : STD_LOGIC;
  signal writeAddress : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal NLW_p_0_out_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_0_out_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_0_out_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_0_out_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_0_out_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_0_out_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_0_out__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_0_out__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_0_out__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal \NLW_p_0_out__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_0_out__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_0_out__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_0_out__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_0_out__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal \NLW_p_0_out__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_triggeredCh10_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_triggeredCh10_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_triggeredCh10_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_triggeredCh10_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \FSM_onehot_state[16]_i_1\ : label is "soft_lutpair175";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of signalBRAMCh1 : label is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of signalBRAMCh1 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of signalBRAMCh1 : label is "blk_mem_gen_v8_4_6,Vivado 2023.1";
  attribute CHECK_LICENSE_TYPE of signalBRAMCh2 : label is "blk_mem_gen_0,blk_mem_gen_v8_4_6,{}";
  attribute DowngradeIPIdentifiedWarnings of signalBRAMCh2 : label is "yes";
  attribute X_CORE_INFO of signalBRAMCh2 : label is "blk_mem_gen_v8_4_6,Vivado 2023.1";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of triggeredCh10_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \triggeredCh10_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \triggeredCh10_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \triggeredCh10_inferred__0/i__carry__0\ : label is 11;
  attribute CHECK_LICENSE_TYPE of vgaToHdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings of vgaToHdmi : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vgaToHdmi : label is "package_project";
  attribute X_CORE_INFO of vgaToHdmi : label is "hdmi_tx_v1_0,Vivado 2023.1";
begin
  CO(0) <= \^co\(0);
  SR(0) <= \^sr\(0);
  hsync <= \^hsync\;
  storing_reg_0 <= \^storing_reg_0\;
  \tmp_reg[10]\(6 downto 0) <= \^tmp_reg[10]\(6 downto 0);
  \tmp_reg[10]_0\(0) <= \^tmp_reg[10]_0\(0);
  \tmp_reg[30]\(0) <= \^tmp_reg[30]\(0);
  \tmp_reg[31]\(0) <= \^tmp_reg[31]\(0);
  vsync <= \^vsync\;
\FSM_onehot_state[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^storing_reg_0\,
      I1 => Q(4),
      O => storing_reg_1(2)
    );
\FSM_onehot_state[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^storing_reg_0\,
      I1 => Q(7),
      O => storing_reg_1(3)
    );
addyComparator: entity work.zyncoscope_oscope_0_0_genericCompare
     port map (
      CO(0) => \^co\(0),
      DI(1) => addyCounter_n_13,
      DI(0) => addyCounter_n_14,
      \FSM_onehot_state_reg[3]\(0) => addyCounter_n_15,
      \FSM_onehot_state_reg[3]_0\(0) => addyCounter_n_23,
      \FSM_onehot_state_reg[3]_1\(0) => addyCounter_n_24,
      Q(1) => \^tmp_reg[10]\(6),
      Q(0) => writeAddress(3),
      S(3) => addyCounter_n_27,
      S(2) => addyCounter_n_28,
      S(1) => addyCounter_n_29,
      S(0) => addyCounter_n_30,
      \gtOp_carry__0_0\(2) => addyCounter_n_16,
      \gtOp_carry__0_0\(1) => addyCounter_n_17,
      \gtOp_carry__0_0\(0) => addyCounter_n_18,
      \gtOp_carry__0_1\(3) => addyCounter_n_19,
      \gtOp_carry__0_1\(2) => addyCounter_n_20,
      \gtOp_carry__0_1\(1) => addyCounter_n_21,
      \gtOp_carry__0_1\(0) => addyCounter_n_22,
      \tmp_reg[10]\(0) => \^tmp_reg[10]_0\(0)
    );
addyCounter: entity work.zyncoscope_oscope_0_0_genericCounter
     port map (
      CO(0) => \^co\(0),
      D(5 downto 0) => D(5 downto 0),
      DI(1) => addyCounter_n_13,
      DI(0) => addyCounter_n_14,
      E(0) => E(0),
      \FSM_onehot_state_reg[2]\(0) => storing_reg_1(0),
      \FSM_onehot_state_reg[3]\(1) => Q(9),
      \FSM_onehot_state_reg[3]\(0) => Q(2),
      \FSM_onehot_state_reg[3]_0\ => \^storing_reg_0\,
      \FSM_onehot_state_reg[3]_1\(0) => \^tmp_reg[10]_0\(0),
      Q(10 downto 9) => \^tmp_reg[10]\(6 downto 5),
      Q(8) => writeAddress(8),
      Q(7 downto 6) => \^tmp_reg[10]\(4 downto 3),
      Q(5 downto 3) => writeAddress(5 downto 3),
      Q(2 downto 0) => \^tmp_reg[10]\(2 downto 0),
      S(3) => addyCounter_n_27,
      S(2) => addyCounter_n_28,
      S(1) => addyCounter_n_29,
      S(0) => addyCounter_n_30,
      s00_axi_aclk => s00_axi_aclk,
      storing_reg => storing_reg_2,
      \tmp_reg[0]_0\ => \^sr\(0),
      \tmp_reg[10]_0\(0) => addyCounter_n_15,
      \tmp_reg[4]_0\ => \tmp_reg[4]_0\,
      \tmp_reg[7]_0\ => \tmp_reg[7]\,
      \tmp_reg[7]_1\(2) => addyCounter_n_16,
      \tmp_reg[7]_1\(1) => addyCounter_n_17,
      \tmp_reg[7]_1\(0) => addyCounter_n_18,
      \tmp_reg[7]_2\(3) => addyCounter_n_19,
      \tmp_reg[7]_2\(2) => addyCounter_n_20,
      \tmp_reg[7]_2\(1) => addyCounter_n_21,
      \tmp_reg[7]_2\(0) => addyCounter_n_22,
      \tmp_reg[8]_0\(0) => addyCounter_n_24,
      \tmp_reg[9]_0\(0) => addyCounter_n_23,
      \tmp_reg[9]_1\ => \tmp_reg[9]\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(10),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(10),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(11),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(11),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(12),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(12),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(13),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(13),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(14),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(14),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(15),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(15),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(1),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(1),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(2),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(2),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(3),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(3),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(4),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(4),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(5),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(5),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(6),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(6),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(7),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(7),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(8),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(8),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sampCh2_int(9),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => sampCh1_int(9),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[15]_i_2_0\(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]\,
      O => \axi_araddr_reg[5]\(10),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[10]_0\,
      I1 => \axi_rdata[10]_i_5_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]\,
      O => \axi_araddr_reg[5]\(11),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[11]_0\,
      I1 => \axi_rdata[11]_i_5_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => \axi_rdata_reg[12]\,
      O => \axi_araddr_reg[5]\(12),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[12]_0\,
      I1 => \axi_rdata[12]_i_5_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => \axi_rdata_reg[13]\,
      O => \axi_araddr_reg[5]\(13),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[13]_0\,
      I1 => \axi_rdata[13]_i_5_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => \axi_rdata_reg[14]\,
      O => \axi_araddr_reg[5]\(14),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[14]_0\,
      I1 => \axi_rdata[14]_i_5_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => \axi_rdata_reg[15]\,
      O => \axi_araddr_reg[5]\(15),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[15]_0\,
      I1 => \axi_rdata[15]_i_5_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]\,
      O => \axi_araddr_reg[5]\(1),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[1]_0\,
      I1 => \axi_rdata[1]_i_5_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]\,
      O => \axi_araddr_reg[5]\(2),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[2]_0\,
      I1 => \axi_rdata[2]_i_5_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]\,
      O => \axi_araddr_reg[5]\(3),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[3]_0\,
      I1 => \axi_rdata[3]_i_5_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]\,
      O => \axi_araddr_reg[5]\(4),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[4]_0\,
      I1 => \axi_rdata[4]_i_5_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]\,
      O => \axi_araddr_reg[5]\(5),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[5]_0\,
      I1 => \axi_rdata[5]_i_5_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]\,
      O => \axi_araddr_reg[5]\(6),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[6]_0\,
      I1 => \axi_rdata[6]_i_5_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]\,
      O => \axi_araddr_reg[5]\(7),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[7]_0\,
      I1 => \axi_rdata[7]_i_5_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]\,
      O => \axi_araddr_reg[5]\(8),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[8]_0\,
      I1 => \axi_rdata[8]_i_5_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]\,
      O => \axi_araddr_reg[5]\(9),
      S => \axi_rdata_reg[0]\(3)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata_reg[9]_0\,
      I1 => \axi_rdata[9]_i_5_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => \axi_rdata_reg[0]\(2)
    );
ch1Comparator: entity work.zyncoscope_oscope_0_0_genericCompare_0
     port map (
      CO(0) => ltOp,
      DI(3) => vidSigGen_n_30,
      DI(2) => vidSigGen_n_31,
      DI(1) => vidSigGen_n_32,
      DI(0) => vidSigGen_n_33,
      P(2) => \p_0_out__0_n_84\,
      P(1) => \p_0_out__0_n_85\,
      P(0) => \p_0_out__0_n_86\,
      S(3) => vidSigGen_n_62,
      S(2) => vidSigGen_n_63,
      S(1) => vidSigGen_n_64,
      S(0) => vidSigGen_n_65,
      \gtOp_carry__0_0\(3) => vidSigGen_n_34,
      \gtOp_carry__0_0\(2) => vidSigGen_n_35,
      \gtOp_carry__0_0\(1) => vidSigGen_n_36,
      \gtOp_carry__0_0\(0) => vidSigGen_n_37,
      \gtOp_carry__0_1\(3) => vidSigGen_n_26,
      \gtOp_carry__0_1\(2) => vidSigGen_n_27,
      \gtOp_carry__0_1\(1) => vidSigGen_n_28,
      \gtOp_carry__0_1\(0) => vidSigGen_n_29,
      \p_0_out__0\ => ch1Comparator_n_2,
      \pixelVert_reg[10]\(0) => gtOp,
      \red_reg[1]\(1) => vidSigGen_n_38,
      \red_reg[1]\(0) => vidSigGen_n_39,
      \red_reg[1]_0\(1) => vidSigGen_n_66,
      \red_reg[1]_0\(0) => vidSigGen_n_67,
      \red_reg[1]_1\(1) => vidSigGen_n_40,
      \red_reg[1]_1\(0) => vidSigGen_n_41,
      \red_reg[1]_2\(1) => vidSigGen_n_42,
      \red_reg[1]_2\(0) => vidSigGen_n_43
    );
ch2Comparator: entity work.zyncoscope_oscope_0_0_genericCompare_1
     port map (
      CO(0) => ltOp_1,
      DI(3) => vidSigGen_n_48,
      DI(2) => vidSigGen_n_49,
      DI(1) => vidSigGen_n_50,
      DI(0) => vidSigGen_n_51,
      P(2) => \p_0_out__1_n_84\,
      P(1) => \p_0_out__1_n_85\,
      P(0) => \p_0_out__1_n_86\,
      S(3) => vidSigGen_n_68,
      S(2) => vidSigGen_n_69,
      S(1) => vidSigGen_n_70,
      S(0) => vidSigGen_n_71,
      \gtOp_carry__0_0\(3) => vidSigGen_n_52,
      \gtOp_carry__0_0\(2) => vidSigGen_n_53,
      \gtOp_carry__0_0\(1) => vidSigGen_n_54,
      \gtOp_carry__0_0\(0) => vidSigGen_n_55,
      \gtOp_carry__0_1\(3) => vidSigGen_n_44,
      \gtOp_carry__0_1\(2) => vidSigGen_n_45,
      \gtOp_carry__0_1\(1) => vidSigGen_n_46,
      \gtOp_carry__0_1\(0) => vidSigGen_n_47,
      \p_0_out__1\ => ch2Comparator_n_2,
      \pixelVert_reg[10]\(0) => gtOp_0,
      \red[1]_i_3\(1) => vidSigGen_n_56,
      \red[1]_i_3\(0) => vidSigGen_n_57,
      \red[1]_i_3_0\(1) => vidSigGen_n_72,
      \red[1]_i_3_0\(0) => vidSigGen_n_73,
      \red[1]_i_3_1\(1) => vidSigGen_n_58,
      \red[1]_i_3_1\(0) => vidSigGen_n_59,
      \red[1]_i_3_2\(1) => vidSigGen_n_60,
      \red[1]_i_3_2\(0) => vidSigGen_n_61
    );
currRegisterCh1: entity work.zyncoscope_oscope_0_0_genericRegister
     port map (
      CO(0) => currGtrCh1,
      DI(3) => currRegisterCh1_n_20,
      DI(2) => currRegisterCh1_n_21,
      DI(1) => currRegisterCh1_n_22,
      DI(0) => currRegisterCh1_n_23,
      \FSM_onehot_state_reg[4]\ => \^storing_reg_0\,
      \FSM_onehot_state_reg[4]_0\(0) => prevLessCh1,
      \FSM_onehot_state_reg[4]_1\(2) => Q(10),
      \FSM_onehot_state_reg[4]_1\(1) => Q(5),
      \FSM_onehot_state_reg[4]_1\(0) => Q(3),
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]\,
      Q(15 downto 0) => \^q\(15 downto 0),
      S(3) => currRegisterCh1_n_0,
      S(2) => currRegisterCh1_n_1,
      S(1) => currRegisterCh1_n_2,
      S(0) => currRegisterCh1_n_3,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      \q_reg[0]_0\ => \^sr\(0),
      \q_reg[15]_0\(3) => currRegisterCh1_n_24,
      \q_reg[15]_0\(2) => currRegisterCh1_n_25,
      \q_reg[15]_0\(1) => currRegisterCh1_n_26,
      \q_reg[15]_0\(0) => currRegisterCh1_n_27,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[15]\(3) => currRegisterCh1_n_28,
      \slv_reg1_reg[15]\(2) => currRegisterCh1_n_29,
      \slv_reg1_reg[15]\(1) => currRegisterCh1_n_30,
      \slv_reg1_reg[15]\(0) => currRegisterCh1_n_31,
      storing_reg(0) => storing_reg_1(1),
      storing_reg_0 => storing_reg_3,
      \triggeredCh10_inferred__0/i__carry__0\(15 downto 0) => p_0_out_0(15 downto 0)
    );
longComparitor: entity work.\zyncoscope_oscope_0_0_genericCompare__parameterized4\
     port map (
      CO(0) => ltOp_3,
      DI(3) => longCounter_n_0,
      DI(2) => longCounter_n_1,
      DI(1) => longCounter_n_2,
      DI(0) => longCounter_n_3,
      \FSM_onehot_state[2]_i_4\(3) => longCounter_n_26,
      \FSM_onehot_state[2]_i_4\(2) => longCounter_n_27,
      \FSM_onehot_state[2]_i_4\(1) => longCounter_n_28,
      \FSM_onehot_state[2]_i_4\(0) => longCounter_n_29,
      \FSM_onehot_state[2]_i_4_0\(3) => longCounter_n_17,
      \FSM_onehot_state[2]_i_4_0\(2) => longCounter_n_18,
      \FSM_onehot_state[2]_i_4_0\(1) => longCounter_n_19,
      \FSM_onehot_state[2]_i_4_0\(0) => longCounter_n_20,
      \FSM_onehot_state[2]_i_4_1\(3) => longCounter_n_21,
      \FSM_onehot_state[2]_i_4_1\(2) => longCounter_n_22,
      \FSM_onehot_state[2]_i_4_1\(1) => longCounter_n_23,
      \FSM_onehot_state[2]_i_4_1\(0) => longCounter_n_24,
      S(3) => longCounter_n_5,
      S(2) => longCounter_n_6,
      S(1) => longCounter_n_7,
      S(0) => longCounter_n_8,
      \ltOp_carry__1_0\(3) => longCounter_n_9,
      \ltOp_carry__1_0\(2) => longCounter_n_10,
      \ltOp_carry__1_0\(1) => longCounter_n_11,
      \ltOp_carry__1_0\(0) => longCounter_n_12,
      \ltOp_carry__1_1\(3) => longCounter_n_13,
      \ltOp_carry__1_1\(2) => longCounter_n_14,
      \ltOp_carry__1_1\(1) => longCounter_n_15,
      \ltOp_carry__1_1\(0) => longCounter_n_16,
      \tmp_reg[23]\(0) => gtOp_2
    );
longCounter: entity work.\zyncoscope_oscope_0_0_genericCounter__parameterized3\
     port map (
      CO(0) => ltOp_3,
      DI(3) => longCounter_n_0,
      DI(2) => longCounter_n_1,
      DI(1) => longCounter_n_2,
      DI(0) => longCounter_n_3,
      \FSM_onehot_state_reg[0]\(1 downto 0) => Q(1 downto 0),
      \FSM_onehot_state_reg[0]_0\(0) => gtOp_2,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      Q(0) => \tmp_reg[0]\(0),
      S(3) => longCounter_n_5,
      S(2) => longCounter_n_6,
      S(1) => longCounter_n_7,
      S(0) => longCounter_n_8,
      s00_axi_aclk => s00_axi_aclk,
      \tmp_reg[0]_0\ => \^sr\(0),
      \tmp_reg[0]_1\(0) => \tmp_reg[0]_3\(0),
      \tmp_reg[0]_2\(0) => \tmp_reg[0]_1\(0),
      \tmp_reg[14]_0\(3) => longCounter_n_13,
      \tmp_reg[14]_0\(2) => longCounter_n_14,
      \tmp_reg[14]_0\(1) => longCounter_n_15,
      \tmp_reg[14]_0\(0) => longCounter_n_16,
      \tmp_reg[15]_0\(3) => longCounter_n_9,
      \tmp_reg[15]_0\(2) => longCounter_n_10,
      \tmp_reg[15]_0\(1) => longCounter_n_11,
      \tmp_reg[15]_0\(0) => longCounter_n_12,
      \tmp_reg[22]_0\(3) => longCounter_n_21,
      \tmp_reg[22]_0\(2) => longCounter_n_22,
      \tmp_reg[22]_0\(1) => longCounter_n_23,
      \tmp_reg[22]_0\(0) => longCounter_n_24,
      \tmp_reg[22]_1\(3) => longCounter_n_26,
      \tmp_reg[22]_1\(2) => longCounter_n_27,
      \tmp_reg[22]_1\(1) => longCounter_n_28,
      \tmp_reg[22]_1\(0) => longCounter_n_29,
      \tmp_reg[23]_0\(3) => longCounter_n_17,
      \tmp_reg[23]_0\(2) => longCounter_n_18,
      \tmp_reg[23]_0\(1) => longCounter_n_19,
      \tmp_reg[23]_0\(0) => longCounter_n_20
    );
p_0_out: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_0_out_0(15),
      A(28) => p_0_out_0(15),
      A(27) => p_0_out_0(15),
      A(26) => p_0_out_0(15),
      A(25) => p_0_out_0(15),
      A(24) => p_0_out_0(15),
      A(23) => p_0_out_0(15),
      A(22) => p_0_out_0(15),
      A(21) => p_0_out_0(15),
      A(20) => p_0_out_0(15),
      A(19) => p_0_out_0(15),
      A(18) => p_0_out_0(15),
      A(17) => p_0_out_0(15),
      A(16) => p_0_out_0(15),
      A(15 downto 0) => p_0_out_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_0_out_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000001010010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_0_out_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_0_out_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_0_out_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_0_out_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_0_out_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_0_out_P_UNCONNECTED(47 downto 27),
      P(26 downto 16) => L(10 downto 0),
      P(15) => p_0_out_n_90,
      P(14) => p_0_out_n_91,
      P(13) => p_0_out_n_92,
      P(12) => p_0_out_n_93,
      P(11) => p_0_out_n_94,
      P(10) => p_0_out_n_95,
      P(9) => p_0_out_n_96,
      P(8) => p_0_out_n_97,
      P(7) => p_0_out_n_98,
      P(6) => p_0_out_n_99,
      P(5) => p_0_out_n_100,
      P(4) => p_0_out_n_101,
      P(3) => p_0_out_n_102,
      P(2) => p_0_out_n_103,
      P(1) => p_0_out_n_104,
      P(0) => p_0_out_n_105,
      PATTERNBDETECT => NLW_p_0_out_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_0_out_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_0_out_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_0_out_UNDERFLOW_UNCONNECTED
    );
\p_0_out__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => sampCh1_int(15),
      A(28) => sampCh1_int(15),
      A(27) => sampCh1_int(15),
      A(26) => sampCh1_int(15),
      A(25) => sampCh1_int(15),
      A(24) => sampCh1_int(15),
      A(23) => sampCh1_int(15),
      A(22) => sampCh1_int(15),
      A(21) => sampCh1_int(15),
      A(20) => sampCh1_int(15),
      A(19) => sampCh1_int(15),
      A(18) => sampCh1_int(15),
      A(17) => sampCh1_int(15),
      A(16) => sampCh1_int(15),
      A(15 downto 0) => sampCh1_int(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_0_out__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000001010010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_0_out__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_0_out__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_0_out__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_0_out__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_p_0_out__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 27) => \NLW_p_0_out__0_P_UNCONNECTED\(47 downto 27),
      P(26) => \p_0_out__0_n_79\,
      P(25) => \p_0_out__0_n_80\,
      P(24) => \p_0_out__0_n_81\,
      P(23) => \p_0_out__0_n_82\,
      P(22) => \p_0_out__0_n_83\,
      P(21) => \p_0_out__0_n_84\,
      P(20) => \p_0_out__0_n_85\,
      P(19) => \p_0_out__0_n_86\,
      P(18) => \p_0_out__0_n_87\,
      P(17) => \p_0_out__0_n_88\,
      P(16) => \p_0_out__0_n_89\,
      P(15) => \p_0_out__0_n_90\,
      P(14) => \p_0_out__0_n_91\,
      P(13) => \p_0_out__0_n_92\,
      P(12) => \p_0_out__0_n_93\,
      P(11) => \p_0_out__0_n_94\,
      P(10) => \p_0_out__0_n_95\,
      P(9) => \p_0_out__0_n_96\,
      P(8) => \p_0_out__0_n_97\,
      P(7) => \p_0_out__0_n_98\,
      P(6) => \p_0_out__0_n_99\,
      P(5) => \p_0_out__0_n_100\,
      P(4) => \p_0_out__0_n_101\,
      P(3) => \p_0_out__0_n_102\,
      P(2) => \p_0_out__0_n_103\,
      P(1) => \p_0_out__0_n_104\,
      P(0) => \p_0_out__0_n_105\,
      PATTERNBDETECT => \NLW_p_0_out__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_0_out__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_p_0_out__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_0_out__0_UNDERFLOW_UNCONNECTED\
    );
\p_0_out__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => sampCh2_int(15),
      A(28) => sampCh2_int(15),
      A(27) => sampCh2_int(15),
      A(26) => sampCh2_int(15),
      A(25) => sampCh2_int(15),
      A(24) => sampCh2_int(15),
      A(23) => sampCh2_int(15),
      A(22) => sampCh2_int(15),
      A(21) => sampCh2_int(15),
      A(20) => sampCh2_int(15),
      A(19) => sampCh2_int(15),
      A(18) => sampCh2_int(15),
      A(17) => sampCh2_int(15),
      A(16) => sampCh2_int(15),
      A(15 downto 0) => sampCh2_int(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_0_out__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0011",
      B(17 downto 0) => B"000000001010010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_0_out__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_0_out__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_0_out__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_0_out__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_p_0_out__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 27) => \NLW_p_0_out__1_P_UNCONNECTED\(47 downto 27),
      P(26) => \p_0_out__1_n_79\,
      P(25) => \p_0_out__1_n_80\,
      P(24) => \p_0_out__1_n_81\,
      P(23) => \p_0_out__1_n_82\,
      P(22) => \p_0_out__1_n_83\,
      P(21) => \p_0_out__1_n_84\,
      P(20) => \p_0_out__1_n_85\,
      P(19) => \p_0_out__1_n_86\,
      P(18) => \p_0_out__1_n_87\,
      P(17) => \p_0_out__1_n_88\,
      P(16) => \p_0_out__1_n_89\,
      P(15) => \p_0_out__1_n_90\,
      P(14) => \p_0_out__1_n_91\,
      P(13) => \p_0_out__1_n_92\,
      P(12) => \p_0_out__1_n_93\,
      P(11) => \p_0_out__1_n_94\,
      P(10) => \p_0_out__1_n_95\,
      P(9) => \p_0_out__1_n_96\,
      P(8) => \p_0_out__1_n_97\,
      P(7) => \p_0_out__1_n_98\,
      P(6) => \p_0_out__1_n_99\,
      P(5) => \p_0_out__1_n_100\,
      P(4) => \p_0_out__1_n_101\,
      P(3) => \p_0_out__1_n_102\,
      P(2) => \p_0_out__1_n_103\,
      P(1) => \p_0_out__1_n_104\,
      P(0) => \p_0_out__1_n_105\,
      PATTERNBDETECT => \NLW_p_0_out__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_0_out__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_p_0_out__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_0_out__1_UNDERFLOW_UNCONNECTED\
    );
prevRegisterCh1: entity work.zyncoscope_oscope_0_0_genericRegister_2
     port map (
      D(15 downto 0) => \^q\(15 downto 0),
      DI(3) => prevRegisterCh1_n_4,
      DI(2) => prevRegisterCh1_n_5,
      DI(1) => prevRegisterCh1_n_6,
      DI(0) => prevRegisterCh1_n_7,
      Q(0) => Q(5),
      S(3) => prevRegisterCh1_n_0,
      S(2) => prevRegisterCh1_n_1,
      S(1) => prevRegisterCh1_n_2,
      S(0) => prevRegisterCh1_n_3,
      \q_reg[0]_0\ => \^sr\(0),
      \q_reg[15]_0\(3) => prevRegisterCh1_n_12,
      \q_reg[15]_0\(2) => prevRegisterCh1_n_13,
      \q_reg[15]_0\(1) => prevRegisterCh1_n_14,
      \q_reg[15]_0\(0) => prevRegisterCh1_n_15,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[15]\(3) => prevRegisterCh1_n_8,
      \slv_reg1_reg[15]\(2) => prevRegisterCh1_n_9,
      \slv_reg1_reg[15]\(1) => prevRegisterCh1_n_10,
      \slv_reg1_reg[15]\(0) => prevRegisterCh1_n_11,
      \triggeredCh10_carry__0\(15 downto 0) => p_0_out_0(15 downto 0)
    );
rateComparitor: entity work.\zyncoscope_oscope_0_0_genericCompare__parameterized6\
     port map (
      DI(3) => rateCounter_n_8,
      DI(2) => rateCounter_n_9,
      DI(1) => rateCounter_n_10,
      DI(0) => rateCounter_n_11,
      S(3) => rateCounter_n_39,
      S(2) => rateCounter_n_40,
      S(1) => rateCounter_n_41,
      S(0) => rateCounter_n_42,
      \gtOp_carry__0_0\(3) => rateCounter_n_4,
      \gtOp_carry__0_0\(2) => rateCounter_n_5,
      \gtOp_carry__0_0\(1) => rateCounter_n_6,
      \gtOp_carry__0_0\(0) => rateCounter_n_7,
      \gtOp_carry__0_1\(3) => rateCounter_n_0,
      \gtOp_carry__0_1\(2) => rateCounter_n_1,
      \gtOp_carry__0_1\(1) => rateCounter_n_2,
      \gtOp_carry__0_1\(0) => rateCounter_n_3,
      \gtOp_carry__1_0\(3) => rateCounter_n_16,
      \gtOp_carry__1_0\(2) => rateCounter_n_17,
      \gtOp_carry__1_0\(1) => rateCounter_n_18,
      \gtOp_carry__1_0\(0) => rateCounter_n_19,
      \gtOp_carry__1_1\(3) => rateCounter_n_12,
      \gtOp_carry__1_1\(2) => rateCounter_n_13,
      \gtOp_carry__1_1\(1) => rateCounter_n_14,
      \gtOp_carry__1_1\(0) => rateCounter_n_15,
      \gtOp_carry__2_0\(3) => rateCounter_n_22,
      \gtOp_carry__2_0\(2) => rateCounter_n_23,
      \gtOp_carry__2_0\(1) => rateCounter_n_24,
      \gtOp_carry__2_0\(0) => rateCounter_n_25,
      \gtOp_carry__2_1\(3) => rateCounter_n_26,
      \gtOp_carry__2_1\(2) => rateCounter_n_27,
      \gtOp_carry__2_1\(1) => rateCounter_n_28,
      \gtOp_carry__2_1\(0) => rateCounter_n_29,
      \ltOp_carry__1_0\(0) => rateCounter_n_20,
      \ltOp_carry__1_1\(3) => rateCounter_n_43,
      \ltOp_carry__1_1\(2) => rateCounter_n_44,
      \ltOp_carry__1_1\(1) => rateCounter_n_45,
      \ltOp_carry__1_1\(0) => rateCounter_n_46,
      \ltOp_carry__2_0\(3) => rateCounter_n_47,
      \ltOp_carry__2_0\(2) => rateCounter_n_48,
      \ltOp_carry__2_0\(1) => rateCounter_n_49,
      \ltOp_carry__2_0\(0) => rateCounter_n_50,
      \processQ_reg[0]\(2) => rateCounter_n_51,
      \processQ_reg[0]\(1) => rateCounter_n_52,
      \processQ_reg[0]\(0) => rateCounter_n_53,
      \processQ_reg[0]_0\(3) => rateCounter_n_30,
      \processQ_reg[0]_0\(2) => rateCounter_n_31,
      \processQ_reg[0]_0\(1) => rateCounter_n_32,
      \processQ_reg[0]_0\(0) => rateCounter_n_33,
      \processQ_reg[0]_1\(3) => rateCounter_n_34,
      \processQ_reg[0]_1\(2) => rateCounter_n_35,
      \processQ_reg[0]_1\(1) => rateCounter_n_36,
      \processQ_reg[0]_1\(0) => rateCounter_n_37,
      \tmp_reg[30]\(0) => \^tmp_reg[30]\(0),
      \tmp_reg[31]\(0) => \^tmp_reg[31]\(0)
    );
rateCounter: entity work.\zyncoscope_oscope_0_0_genericCounter__parameterized5\
     port map (
      DI(3) => rateCounter_n_8,
      DI(2) => rateCounter_n_9,
      DI(1) => rateCounter_n_10,
      DI(0) => rateCounter_n_11,
      Q(0) => \tmp_reg[0]_0\(0),
      S(3) => rateCounter_n_39,
      S(2) => rateCounter_n_40,
      S(1) => rateCounter_n_41,
      S(0) => rateCounter_n_42,
      \ltOp_carry__0\(1 downto 0) => \ltOp_carry__0\(1 downto 0),
      plusOp(30 downto 0) => plusOp(30 downto 0),
      \processQ_reg[0]\(0) => \axi_rdata_reg[15]_i_2_0\(0),
      \processQ_reg[0]_0\(0) => \^tmp_reg[30]\(0),
      \processQ_reg[0]_1\(0) => \^tmp_reg[31]\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \^sr\(0),
      sampReadyFlag_int(0) => sampReadyFlag_int(0),
      \slv_reg3_reg[1]\(0) => rateCounter_n_20,
      \slv_reg4_reg[0]\ => rateCounter_n_38,
      \tmp_reg[0]_0\(0) => \tmp_reg[0]_4\(0),
      \tmp_reg[14]_0\(3) => rateCounter_n_12,
      \tmp_reg[14]_0\(2) => rateCounter_n_13,
      \tmp_reg[14]_0\(1) => rateCounter_n_14,
      \tmp_reg[14]_0\(0) => rateCounter_n_15,
      \tmp_reg[15]_0\(3) => rateCounter_n_16,
      \tmp_reg[15]_0\(2) => rateCounter_n_17,
      \tmp_reg[15]_0\(1) => rateCounter_n_18,
      \tmp_reg[15]_0\(0) => rateCounter_n_19,
      \tmp_reg[16]_0\(3) => rateCounter_n_43,
      \tmp_reg[16]_0\(2) => rateCounter_n_44,
      \tmp_reg[16]_0\(1) => rateCounter_n_45,
      \tmp_reg[16]_0\(0) => rateCounter_n_46,
      \tmp_reg[22]_0\(3) => rateCounter_n_26,
      \tmp_reg[22]_0\(2) => rateCounter_n_27,
      \tmp_reg[22]_0\(1) => rateCounter_n_28,
      \tmp_reg[22]_0\(0) => rateCounter_n_29,
      \tmp_reg[23]_0\(3) => rateCounter_n_22,
      \tmp_reg[23]_0\(2) => rateCounter_n_23,
      \tmp_reg[23]_0\(1) => rateCounter_n_24,
      \tmp_reg[23]_0\(0) => rateCounter_n_25,
      \tmp_reg[24]_0\(3) => rateCounter_n_47,
      \tmp_reg[24]_0\(2) => rateCounter_n_48,
      \tmp_reg[24]_0\(1) => rateCounter_n_49,
      \tmp_reg[24]_0\(0) => rateCounter_n_50,
      \tmp_reg[30]_0\(3) => rateCounter_n_34,
      \tmp_reg[30]_0\(2) => rateCounter_n_35,
      \tmp_reg[30]_0\(1) => rateCounter_n_36,
      \tmp_reg[30]_0\(0) => rateCounter_n_37,
      \tmp_reg[30]_1\(2) => rateCounter_n_51,
      \tmp_reg[30]_1\(1) => rateCounter_n_52,
      \tmp_reg[30]_1\(0) => rateCounter_n_53,
      \tmp_reg[31]_0\(3) => rateCounter_n_30,
      \tmp_reg[31]_0\(2) => rateCounter_n_31,
      \tmp_reg[31]_0\(1) => rateCounter_n_32,
      \tmp_reg[31]_0\(0) => rateCounter_n_33,
      \tmp_reg[31]_1\(31 downto 0) => \tmp_reg[31]_0\(31 downto 0),
      \tmp_reg[6]_0\(3) => rateCounter_n_0,
      \tmp_reg[6]_0\(2) => rateCounter_n_1,
      \tmp_reg[6]_0\(1) => rateCounter_n_2,
      \tmp_reg[6]_0\(0) => rateCounter_n_3,
      \tmp_reg[6]_1\(3) => rateCounter_n_4,
      \tmp_reg[6]_1\(2) => rateCounter_n_5,
      \tmp_reg[6]_1\(1) => rateCounter_n_6,
      \tmp_reg[6]_1\(0) => rateCounter_n_7
    );
sampReadyReg: entity work.zyncoscope_oscope_0_0_flagRegister
     port map (
      \axi_araddr_reg[5]\(0) => \axi_araddr_reg[5]\(0),
      \axi_rdata_reg[0]\(3 downto 0) => \axi_rdata_reg[0]\(3 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_1\,
      \axi_rdata_reg[0]_i_2_0\(0) => sampCh1_int(0),
      \axi_rdata_reg[0]_i_2_1\(0) => \axi_rdata_reg[15]_i_2_0\(0),
      doutb(0) => sampCh2_int(0),
      \processQ_reg[0]_0\ => \^sr\(0),
      \processQ_reg[0]_1\ => rateCounter_n_38,
      s00_axi_aclk => s00_axi_aclk,
      sampReadyFlag_int(0) => sampReadyFlag_int(0)
    );
scoFace: entity work.zyncoscope_oscope_0_0_scopeFace
     port map (
      CLK => videoClk,
      D(1) => vidSigGen_n_74,
      D(0) => vidSigGen_n_75,
      P(9 downto 0) => L(9 downto 0),
      Q(1 downto 0) => red(1 downto 0),
      \blue_reg[0]_0\ => vidSigGen_n_25,
      \blue_reg[1]_0\(1 downto 0) => blue(1 downto 0),
      \blue_reg[1]_1\ => vidSigGen_n_76,
      \green_reg[3]_0\(2) => green(3),
      \green_reg[3]_0\(1 downto 0) => green(1 downto 0),
      \green_reg[3]_1\(2) => vidSigGen_n_5,
      \green_reg[3]_1\(1) => vidSigGen_n_6,
      \green_reg[3]_1\(0) => vidSigGen_n_7,
      \ltOp_carry__0_i_4\(3) => \p_0_out__0_n_83\,
      \ltOp_carry__0_i_4\(2) => \p_0_out__0_n_84\,
      \ltOp_carry__0_i_4\(1) => \p_0_out__0_n_85\,
      \ltOp_carry__0_i_4\(0) => \p_0_out__0_n_86\,
      \ltOp_carry__0_i_4__0\(3) => \p_0_out__1_n_83\,
      \ltOp_carry__0_i_4__0\(2) => \p_0_out__1_n_84\,
      \ltOp_carry__0_i_4__0\(1) => \p_0_out__1_n_85\,
      \ltOp_carry__0_i_4__0\(0) => \p_0_out__1_n_86\,
      p_0_out => scoFace_n_0,
      p_0_out_0 => scoFace_n_1,
      p_0_out_1 => scoFace_n_2,
      p_0_out_10 => scoFace_n_11,
      p_0_out_11 => scoFace_n_12,
      p_0_out_12 => scoFace_n_13,
      p_0_out_13 => scoFace_n_14,
      p_0_out_14 => scoFace_n_15,
      p_0_out_15 => scoFace_n_16,
      p_0_out_16 => scoFace_n_17,
      p_0_out_17 => scoFace_n_18,
      p_0_out_18 => scoFace_n_19,
      p_0_out_19 => scoFace_n_20,
      p_0_out_2 => scoFace_n_3,
      p_0_out_20 => scoFace_n_21,
      p_0_out_21 => scoFace_n_22,
      p_0_out_22 => scoFace_n_23,
      p_0_out_23 => scoFace_n_24,
      p_0_out_24 => scoFace_n_25,
      p_0_out_25 => scoFace_n_26,
      p_0_out_26 => scoFace_n_27,
      p_0_out_27 => scoFace_n_28,
      p_0_out_28 => scoFace_n_29,
      p_0_out_29 => scoFace_n_30,
      p_0_out_3 => scoFace_n_4,
      p_0_out_30 => scoFace_n_31,
      p_0_out_31 => scoFace_n_32,
      p_0_out_32 => scoFace_n_33,
      p_0_out_33 => scoFace_n_34,
      p_0_out_34 => scoFace_n_35,
      p_0_out_35 => scoFace_n_36,
      p_0_out_36 => scoFace_n_37,
      p_0_out_37 => scoFace_n_38,
      p_0_out_38 => scoFace_n_39,
      p_0_out_39 => scoFace_n_40,
      p_0_out_4 => scoFace_n_5,
      p_0_out_40 => scoFace_n_41,
      p_0_out_41 => scoFace_n_42,
      p_0_out_42 => scoFace_n_45,
      p_0_out_43 => scoFace_n_46,
      p_0_out_44 => scoFace_n_47,
      p_0_out_45 => scoFace_n_48,
      p_0_out_46 => scoFace_n_49,
      p_0_out_47 => scoFace_n_50,
      p_0_out_48 => scoFace_n_51,
      p_0_out_49 => scoFace_n_52,
      p_0_out_5 => scoFace_n_6,
      p_0_out_50 => scoFace_n_53,
      p_0_out_51 => scoFace_n_54,
      p_0_out_52 => scoFace_n_55,
      p_0_out_53 => scoFace_n_56,
      p_0_out_54 => scoFace_n_57,
      p_0_out_55 => scoFace_n_58,
      p_0_out_6 => scoFace_n_7,
      p_0_out_7 => scoFace_n_8,
      p_0_out_8 => scoFace_n_9,
      p_0_out_9 => scoFace_n_10,
      \p_0_out__0\ => scoFace_n_43,
      \p_0_out__1\ => scoFace_n_44,
      pixelTrigVolt(1) => pixelTrigVolt(9),
      pixelTrigVolt(0) => pixelTrigVolt(7),
      \red[1]_i_301\ => trigVolt2Pix_n_5,
      \red[1]_i_301_0\ => trigVolt2Pix_n_4,
      \red[1]_i_367\ => trigVolt2Pix_n_6,
      \red_reg[1]_0\ => \^sr\(0)
    );
shortComparitor: entity work.\zyncoscope_oscope_0_0_genericCompare__parameterized2\
     port map (
      DI(0) => shortCounter_n_4,
      \FSM_onehot_state_reg[0]\(3) => shortCounter_n_0,
      \FSM_onehot_state_reg[0]\(2) => shortd0(5),
      \FSM_onehot_state_reg[0]\(1) => shortCounter_n_2,
      \FSM_onehot_state_reg[0]\(0) => shortCounter_n_3,
      \FSM_onehot_state_reg[0]_0\(3) => shortCounter_n_5,
      \FSM_onehot_state_reg[0]_0\(2) => shortCounter_n_6,
      \FSM_onehot_state_reg[0]_0\(1) => shortCounter_n_7,
      \FSM_onehot_state_reg[0]_0\(0) => shortCounter_n_8,
      S(1) => shortCounter_n_9,
      S(0) => shortCounter_n_10,
      \tmp_reg[4]\(0) => \tmp_reg[4]\(0),
      \tmp_reg[5]\(0) => \tmp_reg[5]\(0)
    );
shortCounter: entity work.\zyncoscope_oscope_0_0_genericCounter__parameterized1\
     port map (
      DI(0) => shortCounter_n_4,
      S(1) => shortCounter_n_9,
      S(0) => shortCounter_n_10,
      s00_axi_aclk => s00_axi_aclk,
      \tmp_reg[0]_0\ => \^sr\(0),
      \tmp_reg[0]_1\(0) => \tmp_reg[0]_2\(0),
      \tmp_reg[6]_0\(3) => shortCounter_n_5,
      \tmp_reg[6]_0\(2) => shortCounter_n_6,
      \tmp_reg[6]_0\(1) => shortCounter_n_7,
      \tmp_reg[6]_0\(0) => shortCounter_n_8,
      \tmp_reg[7]_0\(3) => shortCounter_n_0,
      \tmp_reg[7]_0\(2) => shortd0(5),
      \tmp_reg[7]_0\(1) => shortCounter_n_2,
      \tmp_reg[7]_0\(0) => shortCounter_n_3,
      \tmp_reg[7]_1\ => \tmp_reg[7]_0\
    );
signalBRAMCh1: entity work.\zyncoscope_oscope_0_0_blk_mem_gen_0__1\
     port map (
      addra(10 downto 9) => \^tmp_reg[10]\(6 downto 5),
      addra(8) => writeAddress(8),
      addra(7 downto 6) => \^tmp_reg[10]\(4 downto 3),
      addra(5 downto 3) => writeAddress(5 downto 3),
      addra(2 downto 0) => \^tmp_reg[10]\(2 downto 0),
      addrb(10) => vidSigGen_n_14,
      addrb(9) => vidSigGen_n_15,
      addrb(8) => vidSigGen_n_16,
      addrb(7) => vidSigGen_n_17,
      addrb(6) => vidSigGen_n_18,
      addrb(5) => signalBRAMCh1_i_6_n_0,
      addrb(4) => signalBRAMCh1_i_7_n_0,
      addrb(3) => signalBRAMCh1_i_8_n_0,
      addrb(2) => signalBRAMCh1_i_9_n_0,
      addrb(1) => vidSigGen_n_19,
      addrb(0) => signalBRAMCh1_i_11_n_0,
      clka => s00_axi_aclk,
      clkb => videoClk,
      dina(15 downto 0) => an7606data_ext(15 downto 0),
      doutb(15 downto 0) => sampCh1_int(15 downto 0),
      ena => '1',
      enb => '1',
      wea(0) => Q(6)
    );
signalBRAMCh1_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixelHorz(0),
      O => signalBRAMCh1_i_11_n_0
    );
signalBRAMCh1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => pixelHorz(5),
      I1 => pixelHorz(3),
      I2 => pixelHorz(0),
      I3 => pixelHorz(1),
      I4 => pixelHorz(2),
      I5 => pixelHorz(4),
      O => signalBRAMCh1_i_12_n_0
    );
signalBRAMCh1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => pixelHorz(3),
      I1 => pixelHorz(0),
      I2 => pixelHorz(1),
      I3 => pixelHorz(2),
      I4 => pixelHorz(4),
      I5 => pixelHorz(5),
      O => signalBRAMCh1_i_6_n_0
    );
signalBRAMCh1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => pixelHorz(2),
      I1 => pixelHorz(1),
      I2 => pixelHorz(0),
      I3 => pixelHorz(3),
      I4 => pixelHorz(4),
      O => signalBRAMCh1_i_7_n_0
    );
signalBRAMCh1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => pixelHorz(0),
      I1 => pixelHorz(1),
      I2 => pixelHorz(2),
      I3 => pixelHorz(3),
      O => signalBRAMCh1_i_8_n_0
    );
signalBRAMCh1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => pixelHorz(1),
      I1 => pixelHorz(0),
      I2 => pixelHorz(2),
      O => signalBRAMCh1_i_9_n_0
    );
signalBRAMCh2: entity work.zyncoscope_oscope_0_0_blk_mem_gen_0
     port map (
      addra(10 downto 9) => \^tmp_reg[10]\(6 downto 5),
      addra(8) => writeAddress(8),
      addra(7 downto 6) => \^tmp_reg[10]\(4 downto 3),
      addra(5 downto 3) => writeAddress(5 downto 3),
      addra(2 downto 0) => \^tmp_reg[10]\(2 downto 0),
      addrb(10) => vidSigGen_n_14,
      addrb(9) => vidSigGen_n_15,
      addrb(8) => vidSigGen_n_16,
      addrb(7) => vidSigGen_n_17,
      addrb(6) => vidSigGen_n_18,
      addrb(5) => signalBRAMCh1_i_6_n_0,
      addrb(4) => signalBRAMCh1_i_7_n_0,
      addrb(3) => signalBRAMCh1_i_8_n_0,
      addrb(2) => signalBRAMCh1_i_9_n_0,
      addrb(1) => vidSigGen_n_19,
      addrb(0) => signalBRAMCh1_i_11_n_0,
      clka => s00_axi_aclk,
      clkb => videoClk,
      dina(15 downto 0) => an7606data_ext(15 downto 0),
      doutb(15 downto 0) => sampCh2_int(15 downto 0),
      ena => '1',
      enb => '1',
      wea(0) => Q(8)
    );
storing_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => storing_reg_4,
      Q => \^storing_reg_0\,
      R => \^sr\(0)
    );
trigVolt2Pix: entity work.zyncoscope_oscope_0_0_two2pix
     port map (
      P(7 downto 0) => L(10 downto 3),
      p_0_out => trigVolt2Pix_n_4,
      p_0_out_0 => trigVolt2Pix_n_5,
      p_0_out_1 => trigVolt2Pix_n_6,
      p_0_out_2 => trigVolt2Pix_n_7,
      pixelTrigVolt(3 downto 2) => pixelTrigVolt(10 downto 9),
      pixelTrigVolt(1) => pixelTrigVolt(7),
      pixelTrigVolt(0) => pixelTrigVolt(4)
    );
triggeredCh10_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => triggeredCh10_carry_n_0,
      CO(2) => triggeredCh10_carry_n_1,
      CO(1) => triggeredCh10_carry_n_2,
      CO(0) => triggeredCh10_carry_n_3,
      CYINIT => '0',
      DI(3) => prevRegisterCh1_n_4,
      DI(2) => prevRegisterCh1_n_5,
      DI(1) => prevRegisterCh1_n_6,
      DI(0) => prevRegisterCh1_n_7,
      O(3 downto 0) => NLW_triggeredCh10_carry_O_UNCONNECTED(3 downto 0),
      S(3) => prevRegisterCh1_n_0,
      S(2) => prevRegisterCh1_n_1,
      S(1) => prevRegisterCh1_n_2,
      S(0) => prevRegisterCh1_n_3
    );
\triggeredCh10_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => triggeredCh10_carry_n_0,
      CO(3) => prevLessCh1,
      CO(2) => \triggeredCh10_carry__0_n_1\,
      CO(1) => \triggeredCh10_carry__0_n_2\,
      CO(0) => \triggeredCh10_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => prevRegisterCh1_n_12,
      DI(2) => prevRegisterCh1_n_13,
      DI(1) => prevRegisterCh1_n_14,
      DI(0) => prevRegisterCh1_n_15,
      O(3 downto 0) => \NLW_triggeredCh10_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => prevRegisterCh1_n_8,
      S(2) => prevRegisterCh1_n_9,
      S(1) => prevRegisterCh1_n_10,
      S(0) => prevRegisterCh1_n_11
    );
\triggeredCh10_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \triggeredCh10_inferred__0/i__carry_n_0\,
      CO(2) => \triggeredCh10_inferred__0/i__carry_n_1\,
      CO(1) => \triggeredCh10_inferred__0/i__carry_n_2\,
      CO(0) => \triggeredCh10_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => currRegisterCh1_n_20,
      DI(2) => currRegisterCh1_n_21,
      DI(1) => currRegisterCh1_n_22,
      DI(0) => currRegisterCh1_n_23,
      O(3 downto 0) => \NLW_triggeredCh10_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => currRegisterCh1_n_0,
      S(2) => currRegisterCh1_n_1,
      S(1) => currRegisterCh1_n_2,
      S(0) => currRegisterCh1_n_3
    );
\triggeredCh10_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \triggeredCh10_inferred__0/i__carry_n_0\,
      CO(3) => currGtrCh1,
      CO(2) => \triggeredCh10_inferred__0/i__carry__0_n_1\,
      CO(1) => \triggeredCh10_inferred__0/i__carry__0_n_2\,
      CO(0) => \triggeredCh10_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => currRegisterCh1_n_28,
      DI(2) => currRegisterCh1_n_29,
      DI(1) => currRegisterCh1_n_30,
      DI(0) => currRegisterCh1_n_31,
      O(3 downto 0) => \NLW_triggeredCh10_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => currRegisterCh1_n_24,
      S(2) => currRegisterCh1_n_25,
      S(1) => currRegisterCh1_n_26,
      S(0) => currRegisterCh1_n_27
    );
vc: entity work.zyncoscope_oscope_0_0_clk_wiz_0
     port map (
      clk_in1 => s00_axi_aclk,
      clk_out1 => videoClk,
      clk_out2 => videoClkx5,
      locked => clkLocked,
      resetn => s00_axi_aresetn
    );
vgaToHdmi: entity work.zyncoscope_oscope_0_0_hdmi_tx_0
     port map (
      TMDS_CLK_N => tmdsClkN_ext,
      TMDS_CLK_P => tmdsClkP_ext,
      TMDS_DATA_N(2 downto 0) => tmdsDataN_ext(2 downto 0),
      TMDS_DATA_P(2 downto 0) => tmdsDataP_ext(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(7 downto 2) => B"000000",
      blue(1 downto 0) => blue(1 downto 0),
      green(7 downto 4) => B"0000",
      green(3) => green(3),
      green(2) => '0',
      green(1 downto 0) => green(1 downto 0),
      hsync => \^hsync\,
      pix_clk => videoClk,
      pix_clk_locked => clkLocked,
      pix_clkx5 => videoClkx5,
      red(7 downto 2) => B"000000",
      red(1 downto 0) => red(1 downto 0),
      rst => \^sr\(0),
      vde => de,
      vsync => \^vsync\
    );
vidSigGen: entity work.zyncoscope_oscope_0_0_videoSignalGenerator
     port map (
      CLK => videoClk,
      CO(0) => ltOp,
      D(1) => vidSigGen_n_74,
      D(0) => vidSigGen_n_75,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => signalBRAMCh1_i_12_n_0,
      DI(3) => vidSigGen_n_30,
      DI(2) => vidSigGen_n_31,
      DI(1) => vidSigGen_n_32,
      DI(0) => vidSigGen_n_33,
      E(0) => \h_cnt_reg[8]\,
      P(7 downto 6) => L(10 downto 9),
      P(5 downto 0) => L(5 downto 0),
      Q(5 downto 0) => pixelHorz(5 downto 0),
      S(3) => vidSigGen_n_62,
      S(2) => vidSigGen_n_63,
      S(1) => vidSigGen_n_64,
      S(0) => vidSigGen_n_65,
      addrb(5) => vidSigGen_n_14,
      addrb(4) => vidSigGen_n_15,
      addrb(3) => vidSigGen_n_16,
      addrb(2) => vidSigGen_n_17,
      addrb(1) => vidSigGen_n_18,
      addrb(0) => vidSigGen_n_19,
      \blue_reg[0]\(0) => gtOp_0,
      \blue_reg[0]_0\(0) => ltOp_1,
      de0 => de0,
      \gtOp_carry__0\(10) => \p_0_out__0_n_79\,
      \gtOp_carry__0\(9) => \p_0_out__0_n_80\,
      \gtOp_carry__0\(8) => \p_0_out__0_n_81\,
      \gtOp_carry__0\(7) => \p_0_out__0_n_82\,
      \gtOp_carry__0\(6) => \p_0_out__0_n_83\,
      \gtOp_carry__0\(5) => \p_0_out__0_n_84\,
      \gtOp_carry__0\(4) => \p_0_out__0_n_85\,
      \gtOp_carry__0\(3) => \p_0_out__0_n_86\,
      \gtOp_carry__0\(2) => \p_0_out__0_n_87\,
      \gtOp_carry__0\(1) => \p_0_out__0_n_88\,
      \gtOp_carry__0\(0) => \p_0_out__0_n_89\,
      \gtOp_carry__0_0\(10) => \p_0_out__1_n_79\,
      \gtOp_carry__0_0\(9) => \p_0_out__1_n_80\,
      \gtOp_carry__0_0\(8) => \p_0_out__1_n_81\,
      \gtOp_carry__0_0\(7) => \p_0_out__1_n_82\,
      \gtOp_carry__0_0\(6) => \p_0_out__1_n_83\,
      \gtOp_carry__0_0\(5) => \p_0_out__1_n_84\,
      \gtOp_carry__0_0\(4) => \p_0_out__1_n_85\,
      \gtOp_carry__0_0\(3) => \p_0_out__1_n_86\,
      \gtOp_carry__0_0\(2) => \p_0_out__1_n_87\,
      \gtOp_carry__0_0\(1) => \p_0_out__1_n_88\,
      \gtOp_carry__0_0\(0) => \p_0_out__1_n_89\,
      h_activeArea => h_activeArea,
      h_activeArea_reg_0 => h_activeArea_reg,
      \h_cnt_reg[0]_0\ => \h_cnt_reg[0]\,
      \h_cnt_reg[10]_0\(2 downto 0) => \h_cnt_reg[10]\(2 downto 0),
      \h_cnt_reg[5]_0\ => \h_cnt_reg[5]\,
      hs_reg_0 => hs_reg,
      hsync => \^hsync\,
      ltOp_carry => ch1Comparator_n_2,
      ltOp_carry_0 => ch2Comparator_n_2,
      \ltOp_carry__0\ => scoFace_n_43,
      \ltOp_carry__0_0\ => scoFace_n_44,
      \p_0_out__0\(3) => vidSigGen_n_26,
      \p_0_out__0\(2) => vidSigGen_n_27,
      \p_0_out__0\(1) => vidSigGen_n_28,
      \p_0_out__0\(0) => vidSigGen_n_29,
      \p_0_out__0_0\(3) => vidSigGen_n_34,
      \p_0_out__0_0\(2) => vidSigGen_n_35,
      \p_0_out__0_0\(1) => vidSigGen_n_36,
      \p_0_out__0_0\(0) => vidSigGen_n_37,
      \p_0_out__0_1\(1) => vidSigGen_n_38,
      \p_0_out__0_1\(0) => vidSigGen_n_39,
      \p_0_out__0_2\(1) => vidSigGen_n_42,
      \p_0_out__0_2\(0) => vidSigGen_n_43,
      \p_0_out__1\(3) => vidSigGen_n_44,
      \p_0_out__1\(2) => vidSigGen_n_45,
      \p_0_out__1\(1) => vidSigGen_n_46,
      \p_0_out__1\(0) => vidSigGen_n_47,
      \p_0_out__1_0\(3) => vidSigGen_n_52,
      \p_0_out__1_0\(2) => vidSigGen_n_53,
      \p_0_out__1_0\(1) => vidSigGen_n_54,
      \p_0_out__1_0\(0) => vidSigGen_n_55,
      \p_0_out__1_1\(1) => vidSigGen_n_56,
      \p_0_out__1_1\(0) => vidSigGen_n_57,
      \p_0_out__1_2\(1) => vidSigGen_n_60,
      \p_0_out__1_2\(0) => vidSigGen_n_61,
      \p_0_out__1_3\(3) => vidSigGen_n_68,
      \p_0_out__1_3\(2) => vidSigGen_n_69,
      \p_0_out__1_3\(1) => vidSigGen_n_70,
      \p_0_out__1_3\(0) => vidSigGen_n_71,
      pixelTrigVolt(3 downto 2) => pixelTrigVolt(10 downto 9),
      pixelTrigVolt(1) => pixelTrigVolt(7),
      pixelTrigVolt(0) => pixelTrigVolt(4),
      \pixelVert_reg[0]_0\ => \^sr\(0),
      \pixelVert_reg[10]_0\(1) => vidSigGen_n_40,
      \pixelVert_reg[10]_0\(0) => vidSigGen_n_41,
      \pixelVert_reg[10]_1\(1) => vidSigGen_n_58,
      \pixelVert_reg[10]_1\(0) => vidSigGen_n_59,
      \pixelVert_reg[10]_2\(1) => vidSigGen_n_66,
      \pixelVert_reg[10]_2\(0) => vidSigGen_n_67,
      \pixelVert_reg[10]_3\(1) => vidSigGen_n_72,
      \pixelVert_reg[10]_3\(0) => vidSigGen_n_73,
      \pixelVert_reg[6]_0\(3) => vidSigGen_n_48,
      \pixelVert_reg[6]_0\(2) => vidSigGen_n_49,
      \pixelVert_reg[6]_0\(1) => vidSigGen_n_50,
      \pixelVert_reg[6]_0\(0) => vidSigGen_n_51,
      \red[1]_i_147_0\ => scoFace_n_14,
      \red[1]_i_2_0\ => vidSigGen_n_25,
      \red[1]_i_2_1\ => vidSigGen_n_76,
      \red[1]_i_349_0\ => scoFace_n_25,
      \red[1]_i_392_0\ => scoFace_n_50,
      \red_reg[1]\(0) => gtOp,
      \red_reg[1]_i_124_0\ => scoFace_n_42,
      \red_reg[1]_i_125_0\ => scoFace_n_38,
      \red_reg[1]_i_125_1\ => scoFace_n_40,
      \red_reg[1]_i_137_0\ => scoFace_n_41,
      \red_reg[1]_i_140_0\ => scoFace_n_37,
      \red_reg[1]_i_140_1\ => scoFace_n_52,
      \red_reg[1]_i_141_0\ => scoFace_n_7,
      \red_reg[1]_i_143_0\ => scoFace_n_12,
      \red_reg[1]_i_148_0\ => scoFace_n_55,
      \red_reg[1]_i_148_1\ => scoFace_n_30,
      \red_reg[1]_i_155_0\ => scoFace_n_16,
      \red_reg[1]_i_155_1\ => scoFace_n_15,
      \red_reg[1]_i_160_0\ => scoFace_n_54,
      \red_reg[1]_i_160_1\ => scoFace_n_27,
      \red_reg[1]_i_166_0\ => scoFace_n_20,
      \red_reg[1]_i_168_0\ => scoFace_n_51,
      \red_reg[1]_i_169_0\ => scoFace_n_0,
      \red_reg[1]_i_180_0\ => trigVolt2Pix_n_4,
      \red_reg[1]_i_180_1\ => scoFace_n_36,
      \red_reg[1]_i_180_2\ => scoFace_n_19,
      \red_reg[1]_i_181_0\ => scoFace_n_8,
      \red_reg[1]_i_189_0\ => scoFace_n_49,
      \red_reg[1]_i_233_0\ => scoFace_n_4,
      \red_reg[1]_i_233_1\ => scoFace_n_5,
      \red_reg[1]_i_238_0\ => scoFace_n_1,
      \red_reg[1]_i_238_1\ => scoFace_n_56,
      \red_reg[1]_i_238_2\ => scoFace_n_34,
      \red_reg[1]_i_245_0\ => scoFace_n_17,
      \red_reg[1]_i_250_0\ => scoFace_n_35,
      \red_reg[1]_i_250_1\ => scoFace_n_31,
      \red_reg[1]_i_250_2\ => scoFace_n_24,
      \red_reg[1]_i_300_0\ => scoFace_n_39,
      \red_reg[1]_i_300_1\ => scoFace_n_10,
      \red_reg[1]_i_305_0\ => scoFace_n_13,
      \red_reg[1]_i_345_0\ => scoFace_n_22,
      \red_reg[1]_i_345_1\ => scoFace_n_26,
      \red_reg[1]_i_350_0\ => scoFace_n_45,
      \red_reg[1]_i_350_1\ => scoFace_n_9,
      \red_reg[1]_i_417_0\ => scoFace_n_53,
      \red_reg[1]_i_417_1\ => scoFace_n_21,
      \red_reg[1]_i_422_0\ => scoFace_n_2,
      \red_reg[1]_i_422_1\ => scoFace_n_3,
      \red_reg[1]_i_422_2\ => scoFace_n_46,
      \red_reg[1]_i_43_0\ => scoFace_n_28,
      \red_reg[1]_i_44_0\ => scoFace_n_11,
      \red_reg[1]_i_452_0\ => trigVolt2Pix_n_6,
      \red_reg[1]_i_452_1\ => trigVolt2Pix_n_7,
      \red_reg[1]_i_457_0\ => scoFace_n_58,
      \red_reg[1]_i_48_0\ => scoFace_n_47,
      \red_reg[1]_i_49_0\ => scoFace_n_32,
      \red_reg[1]_i_49_1\ => scoFace_n_29,
      \red_reg[1]_i_52_0\ => scoFace_n_48,
      \red_reg[1]_i_58_0\ => scoFace_n_6,
      \red_reg[1]_i_64_0\ => scoFace_n_23,
      \red_reg[1]_i_87_0\ => scoFace_n_57,
      \red_reg[1]_i_92_0\ => trigVolt2Pix_n_5,
      \red_reg[1]_i_92_1\ => scoFace_n_18,
      \red_reg[1]_i_93_0\ => scoFace_n_33,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(2) => vidSigGen_n_5,
      s00_axi_aresetn_0(1) => vidSigGen_n_6,
      s00_axi_aresetn_0(0) => vidSigGen_n_7,
      v_activeArea => v_activeArea,
      v_activeArea06_out => v_activeArea06_out,
      v_activeArea_reg_0 => v_activeArea_reg,
      \v_cnt_reg[10]_0\ => \v_cnt_reg[10]\,
      \v_cnt_reg[4]_0\ => \v_cnt_reg[4]\,
      \v_cnt_reg[7]_0\ => \v_cnt_reg[7]\,
      \v_cnt_reg[7]_1\ => \v_cnt_reg[7]_0\,
      vde => de,
      vs_reg_0 => vs_reg,
      vsync => \^vsync\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_acquireToHDMI is
  port (
    p_1_in : out STD_LOGIC;
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    currForceBtn : out STD_LOGIC;
    prevForceBtn : out STD_LOGIC;
    currModeBtn : out STD_LOGIC;
    prevModeBtn : out STD_LOGIC;
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    storing_reg : out STD_LOGIC;
    manual_reg_0 : out STD_LOGIC;
    \v_cnt_reg[7]\ : out STD_LOGIC;
    \h_cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \h_cnt_reg[5]\ : out STD_LOGIC;
    \v_cnt_reg[10]\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \v_cnt_reg[4]\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    de0 : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    currModeBtn_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    single0 : in STD_LOGIC;
    hs_reg : in STD_LOGIC;
    vs_reg : in STD_LOGIC;
    v_activeArea_reg : in STD_LOGIC;
    h_activeArea_reg : in STD_LOGIC;
    storing_reg_0 : in STD_LOGIC;
    manual_reg_1 : in STD_LOGIC;
    an7606busy_ext : in STD_LOGIC;
    \ltOp_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[12]_0\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_acquireToHDMI : entity is "acquireToHDMI";
end zyncoscope_oscope_0_0_acquireToHDMI;

architecture STRUCTURE of zyncoscope_oscope_0_0_acquireToHDMI is
  signal \^fsm_onehot_state_reg[21]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \addyComparator/gtOp\ : STD_LOGIC;
  signal \addyComparator/ltOp\ : STD_LOGIC;
  signal \addyCounter/p_2_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ctrlpath_n_10 : STD_LOGIC;
  signal ctrlpath_n_11 : STD_LOGIC;
  signal ctrlpath_n_12 : STD_LOGIC;
  signal ctrlpath_n_13 : STD_LOGIC;
  signal ctrlpath_n_15 : STD_LOGIC;
  signal ctrlpath_n_17 : STD_LOGIC;
  signal ctrlpath_n_18 : STD_LOGIC;
  signal ctrlpath_n_19 : STD_LOGIC;
  signal ctrlpath_n_20 : STD_LOGIC;
  signal ctrlpath_n_21 : STD_LOGIC;
  signal ctrlpath_n_22 : STD_LOGIC;
  signal ctrlpath_n_23 : STD_LOGIC;
  signal ctrlpath_n_29 : STD_LOGIC;
  signal ctrlpath_n_7 : STD_LOGIC;
  signal ctrlpath_n_8 : STD_LOGIC;
  signal ctrlpath_n_9 : STD_LOGIC;
  signal \^currforcebtn\ : STD_LOGIC;
  signal \^currmodebtn\ : STD_LOGIC;
  signal datapath_n_32 : STD_LOGIC;
  signal datapath_n_33 : STD_LOGIC;
  signal datapath_n_36 : STD_LOGIC;
  signal datapath_n_37 : STD_LOGIC;
  signal datapath_n_38 : STD_LOGIC;
  signal datapath_n_39 : STD_LOGIC;
  signal datapath_n_40 : STD_LOGIC;
  signal datapath_n_41 : STD_LOGIC;
  signal datapath_n_42 : STD_LOGIC;
  signal \longCounter/p_2_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal longd0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^manual_reg_0\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \rateComparitor/gtOp\ : STD_LOGIC;
  signal \rateComparitor/ltOp\ : STD_LOGIC;
  signal \rateCounter/p_2_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rateCounter/plusOp\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rated0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \shortComparitor/gtOp\ : STD_LOGIC;
  signal \shortComparitor/ltOp\ : STD_LOGIC;
  signal single : STD_LOGIC;
  signal \^storing_reg\ : STD_LOGIC;
  signal writeAddress : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  \FSM_onehot_state_reg[21]\(2 downto 0) <= \^fsm_onehot_state_reg[21]\(2 downto 0);
  currForceBtn <= \^currforcebtn\;
  currModeBtn <= \^currmodebtn\;
  manual_reg_0 <= \^manual_reg_0\;
  p_1_in <= \^p_1_in\;
  storing_reg <= \^storing_reg\;
ctrlpath: entity work.zyncoscope_oscope_0_0_acquireToHDMI_ctrlpath
     port map (
      CO(0) => \addyComparator/gtOp\,
      D(5) => \addyCounter/p_2_in\(10),
      D(4 downto 3) => \addyCounter/p_2_in\(7 downto 6),
      D(2 downto 0) => \addyCounter/p_2_in\(2 downto 0),
      E(0) => ctrlpath_n_19,
      \FSM_onehot_state_reg[0]_0\ => ctrlpath_n_20,
      \FSM_onehot_state_reg[0]_1\ => ctrlpath_n_23,
      \FSM_onehot_state_reg[0]_2\(0) => ctrlpath_n_29,
      \FSM_onehot_state_reg[0]_3\(0) => \longCounter/p_2_in\(0),
      \FSM_onehot_state_reg[0]_4\(0) => \shortComparitor/ltOp\,
      \FSM_onehot_state_reg[0]_5\(0) => \shortComparitor/gtOp\,
      \FSM_onehot_state_reg[0]_6\ => datapath_n_36,
      \FSM_onehot_state_reg[0]_7\(0) => \rateComparitor/ltOp\,
      \FSM_onehot_state_reg[0]_8\(0) => \rateComparitor/gtOp\,
      \FSM_onehot_state_reg[10]_0\ => \^storing_reg\,
      \FSM_onehot_state_reg[14]_0\(0) => ctrlpath_n_21,
      \FSM_onehot_state_reg[16]_0\(3) => datapath_n_37,
      \FSM_onehot_state_reg[16]_0\(2) => datapath_n_38,
      \FSM_onehot_state_reg[16]_0\(1) => datapath_n_39,
      \FSM_onehot_state_reg[16]_0\(0) => datapath_n_40,
      \FSM_onehot_state_reg[17]_0\(31 downto 0) => \rateCounter/p_2_in\(31 downto 0),
      \FSM_onehot_state_reg[19]_0\ => \^manual_reg_0\,
      \FSM_onehot_state_reg[21]_0\ => datapath_n_41,
      \FSM_onehot_state_reg[21]_1\ => datapath_n_42,
      \FSM_onehot_state_reg[5]_0\(0) => \addyComparator/ltOp\,
      \FSM_onehot_state_reg[8]_0\ => ctrlpath_n_22,
      Q(12) => \^fsm_onehot_state_reg[21]\(2),
      Q(11) => ctrlpath_n_7,
      Q(10) => ctrlpath_n_8,
      Q(9) => ctrlpath_n_9,
      Q(8) => ctrlpath_n_10,
      Q(7) => ctrlpath_n_11,
      Q(6) => ctrlpath_n_12,
      Q(5) => ctrlpath_n_13,
      Q(4) => \^fsm_onehot_state_reg[21]\(1),
      Q(3) => ctrlpath_n_15,
      Q(2) => \^fsm_onehot_state_reg[21]\(0),
      Q(1) => ctrlpath_n_17,
      Q(0) => ctrlpath_n_18,
      SR(0) => \^p_1_in\,
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606rd_ext => an7606rd_ext,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      plusOp(30 downto 0) => \rateCounter/plusOp\(31 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      single => single,
      \tmp_reg[0]\(0) => longd0(0),
      \tmp_reg[0]_0\(0) => rated0(0),
      \tmp_reg[10]\(6 downto 5) => writeAddress(10 downto 9),
      \tmp_reg[10]\(4 downto 3) => writeAddress(7 downto 6),
      \tmp_reg[10]\(2 downto 0) => writeAddress(2 downto 0),
      \tmp_reg[10]_0\ => datapath_n_32,
      \tmp_reg[6]\ => datapath_n_33
    );
currForceBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => currModeBtn_reg_0(0),
      Q => \^currforcebtn\,
      R => \^p_1_in\
    );
currModeBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => currModeBtn_reg_0(1),
      Q => \^currmodebtn\,
      R => \^p_1_in\
    );
datapath: entity work.zyncoscope_oscope_0_0_acquireToHDMI_datapath
     port map (
      CO(0) => \addyComparator/gtOp\,
      D(5) => \addyCounter/p_2_in\(10),
      D(4 downto 3) => \addyCounter/p_2_in\(7 downto 6),
      D(2 downto 0) => \addyCounter/p_2_in\(2 downto 0),
      E(0) => ctrlpath_n_19,
      \FSM_onehot_state_reg[1]\ => datapath_n_36,
      \FSM_onehot_state_reg[4]\ => \^manual_reg_0\,
      Q(10) => ctrlpath_n_7,
      Q(9) => ctrlpath_n_8,
      Q(8) => ctrlpath_n_9,
      Q(7) => ctrlpath_n_10,
      Q(6) => ctrlpath_n_11,
      Q(5) => ctrlpath_n_12,
      Q(4) => ctrlpath_n_13,
      Q(3) => ctrlpath_n_15,
      Q(2) => \^fsm_onehot_state_reg[21]\(0),
      Q(1) => ctrlpath_n_17,
      Q(0) => ctrlpath_n_18,
      SR(0) => \^p_1_in\,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      \axi_araddr_reg[5]\(15 downto 0) => D(15 downto 0),
      \axi_rdata_reg[0]\(3 downto 0) => \axi_rdata_reg[0]\(3 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_1\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]\,
      \axi_rdata_reg[10]_0\ => \axi_rdata_reg[10]_0\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]\,
      \axi_rdata_reg[11]_0\ => \axi_rdata_reg[11]_0\,
      \axi_rdata_reg[12]\ => \axi_rdata_reg[12]\,
      \axi_rdata_reg[12]_0\ => \axi_rdata_reg[12]_0\,
      \axi_rdata_reg[13]\ => \axi_rdata_reg[13]\,
      \axi_rdata_reg[13]_0\ => \axi_rdata_reg[13]_0\,
      \axi_rdata_reg[14]\ => \axi_rdata_reg[14]\,
      \axi_rdata_reg[14]_0\ => \axi_rdata_reg[14]_0\,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[15]\,
      \axi_rdata_reg[15]_0\ => \axi_rdata_reg[15]_0\,
      \axi_rdata_reg[15]_i_2_0\(15 downto 0) => \axi_rdata_reg[15]_i_2\(15 downto 0),
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      \axi_rdata_reg[1]_0\ => \axi_rdata_reg[1]_0\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]\,
      \axi_rdata_reg[2]_0\ => \axi_rdata_reg[2]_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      \axi_rdata_reg[3]_0\ => \axi_rdata_reg[3]_0\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]\,
      \axi_rdata_reg[4]_0\ => \axi_rdata_reg[4]_0\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]\,
      \axi_rdata_reg[5]_0\ => \axi_rdata_reg[5]_0\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]\,
      \axi_rdata_reg[6]_0\ => \axi_rdata_reg[6]_0\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]\,
      \axi_rdata_reg[7]_0\ => \axi_rdata_reg[7]_0\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]\,
      \axi_rdata_reg[8]_0\ => \axi_rdata_reg[8]_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      \axi_rdata_reg[9]_0\ => \axi_rdata_reg[9]_0\,
      de0 => de0,
      h_activeArea => h_activeArea,
      h_activeArea_reg => h_activeArea_reg,
      \h_cnt_reg[0]\ => \h_cnt_reg[0]\,
      \h_cnt_reg[10]\(2 downto 0) => \h_cnt_reg[10]\(2 downto 0),
      \h_cnt_reg[5]\ => \h_cnt_reg[5]\,
      \h_cnt_reg[8]\ => E(0),
      hs_reg => hs_reg,
      hsync => hsync,
      \ltOp_carry__0\(1 downto 0) => \ltOp_carry__0\(1 downto 0),
      p_0_out_0(15 downto 0) => Q(15 downto 0),
      plusOp(30 downto 0) => \rateCounter/plusOp\(31 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      storing_reg_0 => \^storing_reg\,
      storing_reg_1(3) => datapath_n_37,
      storing_reg_1(2) => datapath_n_38,
      storing_reg_1(1) => datapath_n_39,
      storing_reg_1(0) => datapath_n_40,
      storing_reg_2 => datapath_n_41,
      storing_reg_3 => datapath_n_42,
      storing_reg_4 => storing_reg_0,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0),
      \tmp_reg[0]\(0) => longd0(0),
      \tmp_reg[0]_0\(0) => rated0(0),
      \tmp_reg[0]_1\(0) => \longCounter/p_2_in\(0),
      \tmp_reg[0]_2\(0) => ctrlpath_n_21,
      \tmp_reg[0]_3\(0) => ctrlpath_n_23,
      \tmp_reg[0]_4\(0) => ctrlpath_n_29,
      \tmp_reg[10]\(6 downto 5) => writeAddress(10 downto 9),
      \tmp_reg[10]\(4 downto 3) => writeAddress(7 downto 6),
      \tmp_reg[10]\(2 downto 0) => writeAddress(2 downto 0),
      \tmp_reg[10]_0\(0) => \addyComparator/ltOp\,
      \tmp_reg[30]\(0) => \rateComparitor/ltOp\,
      \tmp_reg[31]\(0) => \rateComparitor/gtOp\,
      \tmp_reg[31]_0\(31 downto 0) => \rateCounter/p_2_in\(31 downto 0),
      \tmp_reg[4]\(0) => \shortComparitor/ltOp\,
      \tmp_reg[4]_0\ => datapath_n_33,
      \tmp_reg[5]\(0) => \shortComparitor/gtOp\,
      \tmp_reg[7]\ => datapath_n_32,
      \tmp_reg[7]_0\ => ctrlpath_n_22,
      \tmp_reg[9]\ => ctrlpath_n_20,
      v_activeArea => v_activeArea,
      v_activeArea06_out => v_activeArea06_out,
      v_activeArea_reg => v_activeArea_reg,
      \v_cnt_reg[10]\ => \v_cnt_reg[10]\,
      \v_cnt_reg[4]\ => \v_cnt_reg[4]\,
      \v_cnt_reg[7]\ => \v_cnt_reg[7]\,
      \v_cnt_reg[7]_0\ => \v_cnt_reg[7]_0\,
      vs_reg => vs_reg,
      vsync => vsync
    );
manual_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => manual_reg_1,
      Q => \^manual_reg_0\,
      S => \^p_1_in\
    );
prevForceBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^currforcebtn\,
      Q => prevForceBtn,
      R => \^p_1_in\
    );
prevModeBtn_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^currmodebtn\,
      Q => prevModeBtn,
      R => \^p_1_in\
    );
single_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => single0,
      Q => single,
      R => \^p_1_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_oscilloscope_v1_0_S00_AXI is
  port (
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    currForceBtn : out STD_LOGIC;
    prevForceBtn : out STD_LOGIC;
    currModeBtn : out STD_LOGIC;
    prevModeBtn : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    v_activeArea : out STD_LOGIC;
    h_activeArea : out STD_LOGIC;
    storing_reg : out STD_LOGIC;
    manual_reg : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    aw_en_reg_0 : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    \v_cnt_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \h_cnt_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[21]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eqOp3_in : out STD_LOGIC;
    \h_cnt_reg[5]\ : out STD_LOGIC;
    \v_cnt_reg[10]\ : out STD_LOGIC;
    v_activeArea06_out : out STD_LOGIC;
    \v_cnt_reg[7]_0\ : out STD_LOGIC;
    \v_cnt_reg[4]\ : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    de0 : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    single0 : in STD_LOGIC;
    hs_reg : in STD_LOGIC;
    vs_reg : in STD_LOGIC;
    v_activeArea_reg : in STD_LOGIC;
    h_activeArea_reg : in STD_LOGIC;
    storing_reg_0 : in STD_LOGIC;
    manual_reg_0 : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    aw_en_reg_1 : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    an7606busy_ext : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_oscilloscope_v1_0_S00_AXI : entity is "oscilloscope_v1_0_S00_AXI";
end zyncoscope_oscope_0_0_oscilloscope_v1_0_S00_AXI;

architecture STRUCTURE of zyncoscope_oscope_0_0_oscilloscope_v1_0_S00_AXI is
  signal \^aw_en_reg_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal \datapath/scoFace/p_1_in\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal slv_reg4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axi_rdata[17]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axi_rdata[18]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axi_rdata[21]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axi_rdata[22]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axi_rdata[24]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axi_rdata[25]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axi_rdata[27]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_5\ : label is "soft_lutpair176";
begin
  aw_en_reg_0 <= \^aw_en_reg_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_reg_1,
      Q => \^aw_en_reg_0\,
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      S => \datapath/scoFace/p_1_in\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      S => \datapath/scoFace/p_1_in\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => \datapath/scoFace/p_1_in\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => \datapath/scoFace/p_1_in\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \datapath/scoFace/p_1_in\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => sel0(1),
      I3 => slv_reg9(0),
      I4 => sel0(0),
      I5 => slv_reg8(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => sel0(1),
      I3 => slv_reg13(0),
      I4 => sel0(0),
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => sel0(1),
      I3 => slv_reg9(10),
      I4 => sel0(0),
      I5 => slv_reg8(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(10),
      I1 => slv_reg14(10),
      I2 => sel0(1),
      I3 => slv_reg13(10),
      I4 => sel0(0),
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(11),
      I1 => \slv_reg2__0\(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => sel0(1),
      I3 => slv_reg9(11),
      I4 => sel0(0),
      I5 => slv_reg8(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(11),
      I1 => slv_reg14(11),
      I2 => sel0(1),
      I3 => slv_reg13(11),
      I4 => sel0(0),
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(12),
      I1 => \slv_reg2__0\(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => sel0(1),
      I3 => slv_reg9(12),
      I4 => sel0(0),
      I5 => slv_reg8(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(12),
      I1 => slv_reg14(12),
      I2 => sel0(1),
      I3 => slv_reg13(12),
      I4 => sel0(0),
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(13),
      I1 => \slv_reg2__0\(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => sel0(1),
      I3 => slv_reg9(13),
      I4 => sel0(0),
      I5 => slv_reg8(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(13),
      I1 => slv_reg14(13),
      I2 => sel0(1),
      I3 => slv_reg13(13),
      I4 => sel0(0),
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(14),
      I1 => \slv_reg2__0\(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => sel0(1),
      I3 => slv_reg9(14),
      I4 => sel0(0),
      I5 => slv_reg8(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(14),
      I1 => slv_reg14(14),
      I2 => sel0(1),
      I3 => slv_reg13(14),
      I4 => sel0(0),
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(15),
      I1 => \slv_reg2__0\(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(15),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => sel0(1),
      I3 => slv_reg9(15),
      I4 => sel0(0),
      I5 => slv_reg8(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(15),
      I1 => slv_reg14(15),
      I2 => sel0(1),
      I3 => slv_reg13(15),
      I4 => sel0(0),
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[16]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[16]_i_5_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => slv_reg9(16),
      I4 => sel0(0),
      I5 => slv_reg8(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(16),
      I2 => sel0(0),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(16),
      I1 => \slv_reg2__0\(16),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(16),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[17]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[17]_i_5_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => slv_reg9(17),
      I4 => sel0(0),
      I5 => slv_reg8(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(17),
      I2 => sel0(0),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(17),
      I1 => \slv_reg2__0\(17),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(17),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[18]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[18]_i_5_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => slv_reg9(18),
      I4 => sel0(0),
      I5 => slv_reg8(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(18),
      I2 => sel0(0),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(18),
      I1 => \slv_reg2__0\(18),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(18),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[19]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[19]_i_5_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => slv_reg9(19),
      I4 => sel0(0),
      I5 => slv_reg8(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(19),
      I2 => sel0(0),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(19),
      I1 => \slv_reg2__0\(19),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(19),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => sel0(1),
      I3 => slv_reg9(1),
      I4 => sel0(0),
      I5 => slv_reg8(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(1),
      I1 => slv_reg14(1),
      I2 => sel0(1),
      I3 => slv_reg13(1),
      I4 => sel0(0),
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[20]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[20]_i_5_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => slv_reg9(20),
      I4 => sel0(0),
      I5 => slv_reg8(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(20),
      I2 => sel0(0),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(20),
      I1 => \slv_reg2__0\(20),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(20),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[21]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[21]_i_5_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => slv_reg9(21),
      I4 => sel0(0),
      I5 => slv_reg8(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(21),
      I2 => sel0(0),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(21),
      I1 => \slv_reg2__0\(21),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(21),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[22]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[22]_i_5_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => slv_reg9(22),
      I4 => sel0(0),
      I5 => slv_reg8(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(22),
      I2 => sel0(0),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(22),
      I1 => \slv_reg2__0\(22),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(22),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[23]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[23]_i_5_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => slv_reg9(23),
      I4 => sel0(0),
      I5 => slv_reg8(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(23),
      I2 => sel0(0),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(23),
      I1 => \slv_reg2__0\(23),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(23),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[24]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[24]_i_5_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => slv_reg9(24),
      I4 => sel0(0),
      I5 => slv_reg8(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(24),
      I2 => sel0(0),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(24),
      I1 => \slv_reg2__0\(24),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(24),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(24),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[25]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[25]_i_5_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => slv_reg9(25),
      I4 => sel0(0),
      I5 => slv_reg8(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(25),
      I2 => sel0(0),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(25),
      I1 => \slv_reg2__0\(25),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(25),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[26]_i_5_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => slv_reg9(26),
      I4 => sel0(0),
      I5 => slv_reg8(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(26),
      I2 => sel0(0),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(26),
      I1 => \slv_reg2__0\(26),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(26),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[27]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[27]_i_5_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => slv_reg9(27),
      I4 => sel0(0),
      I5 => slv_reg8(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(27),
      I2 => sel0(0),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(27),
      I1 => \slv_reg2__0\(27),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(27),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[28]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[28]_i_5_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => slv_reg9(28),
      I4 => sel0(0),
      I5 => slv_reg8(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(28),
      I2 => sel0(0),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(28),
      I1 => \slv_reg2__0\(28),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(28),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[29]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[29]_i_5_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => slv_reg9(29),
      I4 => sel0(0),
      I5 => slv_reg8(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(29),
      I2 => sel0(0),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(29),
      I1 => \slv_reg2__0\(29),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(29),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(29),
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => sel0(1),
      I3 => slv_reg9(2),
      I4 => sel0(0),
      I5 => slv_reg8(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(2),
      I1 => slv_reg14(2),
      I2 => sel0(1),
      I3 => slv_reg13(2),
      I4 => sel0(0),
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[30]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[30]_i_5_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => slv_reg9(30),
      I4 => sel0(0),
      I5 => slv_reg8(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(30),
      I2 => sel0(0),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(30),
      I1 => \slv_reg2__0\(30),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(30),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => sel0(3),
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => sel0(2),
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => slv_reg9(31),
      I4 => sel0(0),
      I5 => slv_reg8(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(1),
      I1 => \slv_reg4__0\(31),
      I2 => sel0(0),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(31),
      I1 => \slv_reg2__0\(31),
      I2 => sel0(1),
      I3 => \slv_reg1__0\(31),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => sel0(1),
      I3 => slv_reg9(3),
      I4 => sel0(0),
      I5 => slv_reg8(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(3),
      I1 => slv_reg14(3),
      I2 => sel0(1),
      I3 => slv_reg13(3),
      I4 => sel0(0),
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => sel0(1),
      I3 => slv_reg9(4),
      I4 => sel0(0),
      I5 => slv_reg8(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(4),
      I1 => slv_reg14(4),
      I2 => sel0(1),
      I3 => slv_reg13(4),
      I4 => sel0(0),
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => sel0(1),
      I3 => slv_reg9(5),
      I4 => sel0(0),
      I5 => slv_reg8(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(5),
      I1 => slv_reg14(5),
      I2 => sel0(1),
      I3 => slv_reg13(5),
      I4 => sel0(0),
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => sel0(1),
      I3 => slv_reg9(6),
      I4 => sel0(0),
      I5 => slv_reg8(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(6),
      I1 => slv_reg14(6),
      I2 => sel0(1),
      I3 => slv_reg13(6),
      I4 => sel0(0),
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => sel0(1),
      I3 => slv_reg9(7),
      I4 => sel0(0),
      I5 => slv_reg8(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(7),
      I1 => slv_reg14(7),
      I2 => sel0(1),
      I3 => slv_reg13(7),
      I4 => sel0(0),
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => sel0(1),
      I3 => slv_reg9(8),
      I4 => sel0(0),
      I5 => slv_reg8(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(8),
      I1 => slv_reg14(8),
      I2 => sel0(1),
      I3 => slv_reg13(8),
      I4 => sel0(0),
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3__0\(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => sel0(1),
      I3 => slv_reg9(9),
      I4 => sel0(0),
      I5 => slv_reg8(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(9),
      I1 => slv_reg14(9),
      I2 => sel0(1),
      I3 => slv_reg13(9),
      I4 => sel0(0),
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_6_n_0\,
      I1 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_6_n_0\,
      I1 => \axi_rdata[12]_i_7_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_6_n_0\,
      I1 => \axi_rdata[13]_i_7_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_6_n_0\,
      I1 => \axi_rdata[14]_i_7_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => \axi_rdata[15]_i_7_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_6_n_0\,
      I1 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_6_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \datapath/scoFace/p_1_in\
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => \^s00_axi_rvalid\,
      R => \datapath/scoFace/p_1_in\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \datapath/scoFace/p_1_in\
    );
oscilloscope: entity work.zyncoscope_oscope_0_0_acquireToHDMI
     port map (
      D(15 downto 0) => reg_data_out(15 downto 0),
      E(0) => eqOp3_in,
      \FSM_onehot_state_reg[21]\(2 downto 0) => \FSM_onehot_state_reg[21]\(2 downto 0),
      Q(15 downto 0) => slv_reg1(15 downto 0),
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      an7606rd_ext => an7606rd_ext,
      \axi_rdata_reg[0]\(3 downto 0) => sel0(3 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_i_3_n_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata[0]_i_4_n_0\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]_i_3_n_0\,
      \axi_rdata_reg[10]_0\ => \axi_rdata[10]_i_4_n_0\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]_i_3_n_0\,
      \axi_rdata_reg[11]_0\ => \axi_rdata[11]_i_4_n_0\,
      \axi_rdata_reg[12]\ => \axi_rdata_reg[12]_i_3_n_0\,
      \axi_rdata_reg[12]_0\ => \axi_rdata[12]_i_4_n_0\,
      \axi_rdata_reg[13]\ => \axi_rdata_reg[13]_i_3_n_0\,
      \axi_rdata_reg[13]_0\ => \axi_rdata[13]_i_4_n_0\,
      \axi_rdata_reg[14]\ => \axi_rdata_reg[14]_i_3_n_0\,
      \axi_rdata_reg[14]_0\ => \axi_rdata[14]_i_4_n_0\,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[15]_i_3_n_0\,
      \axi_rdata_reg[15]_0\ => \axi_rdata[15]_i_4_n_0\,
      \axi_rdata_reg[15]_i_2\(15 downto 1) => \slv_reg4__0\(15 downto 1),
      \axi_rdata_reg[15]_i_2\(0) => slv_reg4(0),
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]_i_3_n_0\,
      \axi_rdata_reg[1]_0\ => \axi_rdata[1]_i_4_n_0\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]_i_3_n_0\,
      \axi_rdata_reg[2]_0\ => \axi_rdata[2]_i_4_n_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]_i_3_n_0\,
      \axi_rdata_reg[3]_0\ => \axi_rdata[3]_i_4_n_0\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]_i_3_n_0\,
      \axi_rdata_reg[4]_0\ => \axi_rdata[4]_i_4_n_0\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]_i_3_n_0\,
      \axi_rdata_reg[5]_0\ => \axi_rdata[5]_i_4_n_0\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]_i_3_n_0\,
      \axi_rdata_reg[6]_0\ => \axi_rdata[6]_i_4_n_0\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]_i_3_n_0\,
      \axi_rdata_reg[7]_0\ => \axi_rdata[7]_i_4_n_0\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]_i_3_n_0\,
      \axi_rdata_reg[8]_0\ => \axi_rdata[8]_i_4_n_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]_i_3_n_0\,
      \axi_rdata_reg[9]_0\ => \axi_rdata[9]_i_4_n_0\,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      currForceBtn => currForceBtn,
      currModeBtn => currModeBtn,
      currModeBtn_reg_0(1 downto 0) => slv_reg0(1 downto 0),
      de0 => de0,
      h_activeArea => h_activeArea,
      h_activeArea_reg => h_activeArea_reg,
      \h_cnt_reg[0]\ => \h_cnt_reg[0]\,
      \h_cnt_reg[10]\(2 downto 0) => Q(2 downto 0),
      \h_cnt_reg[5]\ => \h_cnt_reg[5]\,
      hs_reg => hs_reg,
      hsync => hsync,
      \ltOp_carry__0\(1 downto 0) => slv_reg3(1 downto 0),
      manual_reg_0 => manual_reg,
      manual_reg_1 => manual_reg_0,
      p_1_in => \datapath/scoFace/p_1_in\,
      prevForceBtn => prevForceBtn,
      prevModeBtn => prevModeBtn,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      single0 => single0,
      storing_reg => storing_reg,
      storing_reg_0 => storing_reg_0,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0),
      v_activeArea => v_activeArea,
      v_activeArea06_out => v_activeArea06_out,
      v_activeArea_reg => v_activeArea_reg,
      \v_cnt_reg[10]\ => \v_cnt_reg[10]\,
      \v_cnt_reg[4]\ => \v_cnt_reg[4]\,
      \v_cnt_reg[7]\ => \v_cnt_reg[7]\,
      \v_cnt_reg[7]_0\ => \v_cnt_reg[7]_0\,
      vs_reg => vs_reg,
      vsync => vsync
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \slv_reg0__0\(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \slv_reg0__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => \slv_reg0__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => \slv_reg0__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => \slv_reg0__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => \slv_reg0__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg0__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg0__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg0__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg0__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg0__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg0__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg0__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg0__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg0__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg0__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg0__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg0__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg0__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => \slv_reg0__0\(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => \slv_reg0__0\(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => \slv_reg0__0\(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => \slv_reg0__0\(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => \slv_reg0__0\(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => \slv_reg0__0\(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \slv_reg0__0\(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg10(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg10(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg10(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg10(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg10(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg10(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg10(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg10(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg10(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg10(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg10(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg10(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg10(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg10(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg10(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg10(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg10(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg10(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg10(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg10(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg10(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg10(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg10(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg10(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg10(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg10(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg10(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg10(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg10(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg10(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg10(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg10(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg11(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg11(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg11(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg11(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg11(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg11(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg11(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg11(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg11(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg11(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg11(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg11(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg11(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg11(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg11(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg11(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg11(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg11(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg11(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg11(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg11(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg11(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg11(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg11(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg11(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg11(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg11(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg11(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg11(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg11(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg11(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg11(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg12(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg12(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg12(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg12(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg12(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg12(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg12(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg12(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg12(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg12(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg12(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg12(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg12(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg12(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg12(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg12(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg12(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg12(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg12(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg12(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg12(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg12(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg12(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg12(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg12(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg12(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg12(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg12(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg12(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg12(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg12(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg12(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(1),
      I5 => p_0_in(1),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(2),
      I5 => p_0_in(1),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(3),
      I5 => p_0_in(1),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(0),
      I5 => p_0_in(1),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg13(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg13(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg13(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg13(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg13(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg13(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg13(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg13(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg13(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg13(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg13(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg13(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg13(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg13(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg13(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg13(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg13(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg13(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg13(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg13(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg13(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg13(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg13(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg13(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg13(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg13(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg13(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg13(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg13(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg13(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg13(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg13(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg14(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg14(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg14(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg14(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg14(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg14(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg14(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg14(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg14(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg14(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg14(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg14(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg14(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg14(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg14(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg14(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg14(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg14(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg14(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg14(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg14(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg14(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg14(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg14(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg14(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg14(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg14(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg14(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg14(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg14(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg14(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg14(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg15(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg15(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg15(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg15(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg15(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg15(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg15(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg15(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg15(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg15(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg15(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg15(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg15(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg15(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg15(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg15(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg15(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg15(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg15(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg15(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg15(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg15(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg15(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg15(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg15(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg15(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg15(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg15(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg15(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg15(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg15(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg15(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg1__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg1__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg1__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg1__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3__0\(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg3__0\(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg3__0\(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg3__0\(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg3__0\(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg3__0\(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg3__0\(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg3__0\(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg4__0\(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg4__0\(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg4__0\(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg4__0\(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg4__0\(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg4__0\(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg4__0\(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg4__0\(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg4__0\(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg4__0\(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg4__0\(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg4__0\(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg4__0\(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg4__0\(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg4__0\(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg4__0\(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg4__0\(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg4__0\(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg4__0\(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg4__0\(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg4__0\(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg4__0\(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg4__0\(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg4__0\(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg4__0\(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg4__0\(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg4__0\(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg4__0\(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg4__0\(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg4__0\(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg4__0\(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg8(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg8(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg8(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg8(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg8(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg8(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg8(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg8(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg8(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg8(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg8(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg8(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg8(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg8(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg8(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg8(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg8(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg8(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg8(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg8(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg8(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg8(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg8(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg8(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg8(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg8(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg8(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg8(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg8(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg8(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg8(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg8(9),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg9(0),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg9(10),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg9(11),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg9(12),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg9(13),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg9(14),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg9(15),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg9(16),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg9(17),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg9(18),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg9(19),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg9(1),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg9(20),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg9(21),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg9(22),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg9(23),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg9(24),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg9(25),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg9(26),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg9(27),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg9(28),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg9(29),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg9(2),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg9(30),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg9(31),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg9(3),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg9(4),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg9(5),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg9(6),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg9(7),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg9(8),
      R => \datapath/scoFace/p_1_in\
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg9(9),
      R => \datapath/scoFace/p_1_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0_oscilloscope_v1_0 is
  port (
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    storing_reg : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    manual_reg : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    an7606busy_ext : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zyncoscope_oscope_0_0_oscilloscope_v1_0 : entity is "oscilloscope_v1_0";
end zyncoscope_oscope_0_0_oscilloscope_v1_0;

architecture STRUCTURE of zyncoscope_oscope_0_0_oscilloscope_v1_0 is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal h_activeArea_i_1_n_0 : STD_LOGIC;
  signal hs_i_1_n_0 : STD_LOGIC;
  signal manual_i_1_n_0 : STD_LOGIC;
  signal \^manual_reg\ : STD_LOGIC;
  signal \oscilloscope/currForceBtn\ : STD_LOGIC;
  signal \oscilloscope/currModeBtn\ : STD_LOGIC;
  signal \oscilloscope/datapath/hs\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/de0\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/eqOp3_in\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/h_activeArea\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/h_cnt_reg\ : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \oscilloscope/datapath/vidSigGen/v_activeArea\ : STD_LOGIC;
  signal \oscilloscope/datapath/vidSigGen/v_activeArea06_out\ : STD_LOGIC;
  signal \oscilloscope/datapath/vs\ : STD_LOGIC;
  signal \oscilloscope/prevForceBtn\ : STD_LOGIC;
  signal \oscilloscope/prevModeBtn\ : STD_LOGIC;
  signal \oscilloscope/single0\ : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_22 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_24 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_28 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_29 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_30 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_65 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_66 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_68 : STD_LOGIC;
  signal oscilloscope_v1_0_S00_AXI_inst_n_69 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal storing_i_1_n_0 : STD_LOGIC;
  signal \^storing_reg\ : STD_LOGIC;
  signal v_activeArea_i_1_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of de_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of v_activeArea_i_1 : label is "soft_lutpair184";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  manual_reg <= \^manual_reg\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  storing_reg <= \^storing_reg\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => oscilloscope_v1_0_S00_AXI_inst_n_22,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
de_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \oscilloscope/datapath/vidSigGen/h_activeArea\,
      I1 => \oscilloscope/datapath/vidSigGen/v_activeArea\,
      O => \oscilloscope/datapath/vidSigGen/de0\
    );
h_activeArea_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF1000"
    )
        port map (
      I0 => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(10),
      I1 => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(9),
      I2 => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(8),
      I3 => oscilloscope_v1_0_S00_AXI_inst_n_28,
      I4 => \oscilloscope/datapath/vidSigGen/h_activeArea\,
      O => h_activeArea_i_1_n_0
    );
hs_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \oscilloscope/datapath/vidSigGen/eqOp3_in\,
      I1 => oscilloscope_v1_0_S00_AXI_inst_n_65,
      I2 => \oscilloscope/datapath/hs\,
      O => hs_i_1_n_0
    );
manual_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \oscilloscope/currModeBtn\,
      I1 => \oscilloscope/prevModeBtn\,
      I2 => \^manual_reg\,
      O => manual_i_1_n_0
    );
oscilloscope_v1_0_S00_AXI_inst: entity work.zyncoscope_oscope_0_0_oscilloscope_v1_0_S00_AXI
     port map (
      \FSM_onehot_state_reg[21]\(2) => oscilloscope_v1_0_S00_AXI_inst_n_29,
      \FSM_onehot_state_reg[21]\(1) => oscilloscope_v1_0_S00_AXI_inst_n_30,
      \FSM_onehot_state_reg[21]\(0) => Q(0),
      Q(2 downto 0) => \oscilloscope/datapath/vidSigGen/h_cnt_reg\(10 downto 8),
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      an7606rd_ext => an7606rd_ext,
      aw_en_reg_0 => oscilloscope_v1_0_S00_AXI_inst_n_22,
      aw_en_reg_1 => aw_en_i_1_n_0,
      axi_arready_reg_0 => \^s_axi_arready\,
      axi_awready_reg_0 => \^s_axi_awready\,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^s_axi_wready\,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      currForceBtn => \oscilloscope/currForceBtn\,
      currModeBtn => \oscilloscope/currModeBtn\,
      de0 => \oscilloscope/datapath/vidSigGen/de0\,
      eqOp3_in => \oscilloscope/datapath/vidSigGen/eqOp3_in\,
      h_activeArea => \oscilloscope/datapath/vidSigGen/h_activeArea\,
      h_activeArea_reg => h_activeArea_i_1_n_0,
      \h_cnt_reg[0]\ => oscilloscope_v1_0_S00_AXI_inst_n_28,
      \h_cnt_reg[5]\ => oscilloscope_v1_0_S00_AXI_inst_n_65,
      hs_reg => hs_i_1_n_0,
      hsync => \oscilloscope/datapath/hs\,
      manual_reg => \^manual_reg\,
      manual_reg_0 => manual_i_1_n_0,
      prevForceBtn => \oscilloscope/prevForceBtn\,
      prevModeBtn => \oscilloscope/prevModeBtn\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      single0 => \oscilloscope/single0\,
      storing_reg => \^storing_reg\,
      storing_reg_0 => storing_i_1_n_0,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0),
      v_activeArea => \oscilloscope/datapath/vidSigGen/v_activeArea\,
      v_activeArea06_out => \oscilloscope/datapath/vidSigGen/v_activeArea06_out\,
      v_activeArea_reg => v_activeArea_i_1_n_0,
      \v_cnt_reg[10]\ => oscilloscope_v1_0_S00_AXI_inst_n_66,
      \v_cnt_reg[4]\ => oscilloscope_v1_0_S00_AXI_inst_n_69,
      \v_cnt_reg[7]\ => oscilloscope_v1_0_S00_AXI_inst_n_24,
      \v_cnt_reg[7]_0\ => oscilloscope_v1_0_S00_AXI_inst_n_68,
      vs_reg => vs_i_1_n_0,
      vsync => \oscilloscope/datapath/vs\
    );
single_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \oscilloscope/prevForceBtn\,
      I1 => \oscilloscope/currForceBtn\,
      O => \oscilloscope/single0\
    );
storing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => oscilloscope_v1_0_S00_AXI_inst_n_29,
      I1 => oscilloscope_v1_0_S00_AXI_inst_n_30,
      I2 => \^storing_reg\,
      O => storing_i_1_n_0
    );
v_activeArea_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => oscilloscope_v1_0_S00_AXI_inst_n_24,
      I1 => \oscilloscope/datapath/vidSigGen/v_activeArea06_out\,
      I2 => \oscilloscope/datapath/vidSigGen/v_activeArea\,
      O => v_activeArea_i_1_n_0
    );
vs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => oscilloscope_v1_0_S00_AXI_inst_n_66,
      I1 => oscilloscope_v1_0_S00_AXI_inst_n_68,
      I2 => oscilloscope_v1_0_S00_AXI_inst_n_69,
      I3 => \oscilloscope/datapath/vidSigGen/eqOp3_in\,
      I4 => \oscilloscope/datapath/vs\,
      O => vs_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zyncoscope_oscope_0_0 is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    conversionPlusReadoutTime_ext : out STD_LOGIC;
    sampleTimerRollover_ext : out STD_LOGIC;
    triggerCh1_ext : out STD_LOGIC;
    triggerCh2_ext : out STD_LOGIC;
    an7606data_ext : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an7606convst_ext : out STD_LOGIC;
    an7606cs_ext : out STD_LOGIC;
    an7606rd_ext : out STD_LOGIC;
    an7606reset_ext : out STD_LOGIC;
    an7606od_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    an7606busy_ext : in STD_LOGIC;
    tmdsDataP_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsDataN_ext : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmdsClkP_ext : out STD_LOGIC;
    tmdsClkN_ext : out STD_LOGIC;
    hdmiOen_ext : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zyncoscope_oscope_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zyncoscope_oscope_0_0 : entity is "zyncoscope_oscope_0_0,oscilloscope_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of zyncoscope_oscope_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of zyncoscope_oscope_0_0 : entity is "oscilloscope_v1_0,Vivado 2023.1";
end zyncoscope_oscope_0_0;

architecture STRUCTURE of zyncoscope_oscope_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zyncoscope_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN zyncoscope_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  an7606od_ext(2) <= \<const0>\;
  an7606od_ext(1) <= \<const0>\;
  an7606od_ext(0) <= \<const0>\;
  hdmiOen_ext <= \<const1>\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zyncoscope_oscope_0_0_oscilloscope_v1_0
     port map (
      Q(0) => an7606reset_ext,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      an7606busy_ext => an7606busy_ext,
      an7606convst_ext => an7606convst_ext,
      an7606cs_ext => an7606cs_ext,
      an7606data_ext(15 downto 0) => an7606data_ext(15 downto 0),
      an7606rd_ext => an7606rd_ext,
      conversionPlusReadoutTime_ext => conversionPlusReadoutTime_ext,
      manual_reg => triggerCh2_ext,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sampleTimerRollover_ext => sampleTimerRollover_ext,
      storing_reg => triggerCh1_ext,
      tmdsClkN_ext => tmdsClkN_ext,
      tmdsClkP_ext => tmdsClkP_ext,
      tmdsDataN_ext(2 downto 0) => tmdsDataN_ext(2 downto 0),
      tmdsDataP_ext(2 downto 0) => tmdsDataP_ext(2 downto 0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
