
---------- Begin Simulation Statistics ----------
final_tick                                85921034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    88768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1140.86                       # Real time elapsed on the host
host_tick_rate                               75312690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100916626                       # Number of instructions simulated
sim_ops                                     101271752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085921                       # Number of seconds simulated
sim_ticks                                 85921034000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.427180                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11252082                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13171548                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1572660                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17583827                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1753069                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1769919                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16850                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22583519                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       181003                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         88779                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           886332                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21268776                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3045368                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         267617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        4573998                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            87763232                       # Number of instructions committed
system.cpu0.commit.committedOps              87852130                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    151380223                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.580341                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.420401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    111386559     73.58%     73.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23455943     15.49%     89.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5744706      3.79%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4925908      3.25%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1507221      1.00%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       619361      0.41%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       225681      0.15%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       469476      0.31%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3045368      2.01%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    151380223                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1973247                       # Number of function calls committed.
system.cpu0.commit.int_insts                 85034781                       # Number of committed integer instructions.
system.cpu0.commit.loads                     27734677                       # Number of loads committed
system.cpu0.commit.membars                     177566                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       177575      0.20%      0.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        47676847     54.27%     54.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         677846      0.77%     55.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          176567      0.20%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       27823444     31.67%     87.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11319786     12.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         87852130                       # Class of committed instruction
system.cpu0.commit.refs                      39143265                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   87763232                       # Number of Instructions Simulated
system.cpu0.committedOps                     87852130                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.920951                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.920951                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             13855797                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               686746                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11190280                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              94331106                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                69628870                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 67967247                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                887570                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1257178                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               342885                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22583519                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17199654                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     82714044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               403903                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      96538116                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3147874                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133956                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68393949                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13005151                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572624                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         152682369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633584                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                82332035     53.92%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                53595674     35.10%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                10022575      6.56%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5088555      3.33%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  784606      0.51%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  642513      0.42%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   37193      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  177235      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1983      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           152682369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                       15906539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              888206                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                21926723                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542541                       # Inst execution rate
system.cpu0.iew.exec_refs                    41461254                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11680150                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10224167                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             29906458                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            148206                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           394508                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            11900432                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           92425360                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             29781104                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           229896                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             91466466                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                110097                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               249701                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                887570                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               455024                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1767283                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          639                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          931                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads       395731                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2171781                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       491844                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           931                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        14271                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        873935                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 37298795                       # num instructions consuming a value
system.cpu0.iew.wb_count                     90833611                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.862149                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32157135                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538788                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      90835855                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110732820                       # number of integer regfile reads
system.cpu0.int_regfile_writes               58047668                       # number of integer regfile writes
system.cpu0.ipc                              0.520575                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520575                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           178031      0.19%      0.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             49027320     53.47%     53.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              678036      0.74%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               176615      0.19%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            29955228     32.67%     87.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11681066     12.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91696363                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     110147                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001201                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  17037     15.47%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 79048     71.77%     87.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14059     12.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91628409                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         336186831                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90833544                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         96999434                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91983543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91696363                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             441817                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        4573226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             1727                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        174200                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      1711642                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    152682369                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600569                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795270                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           84502237     55.35%     55.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49329296     32.31%     87.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15429075     10.11%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2626694      1.72%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             416507      0.27%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             328787      0.22%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              34679      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               9954      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               5140      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      152682369                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543905                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1118519                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          137916                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            29906458                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           11900432                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    459                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                       168588908                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3253176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               11240633                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             55984817                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                528106                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                70858120                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                680223                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  286                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            113262367                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              93646570                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           60271077                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 67004667                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1377848                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                887570                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2631374                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 4286255                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       113262311                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         60005                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1414                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1231467                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1412                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   240755783                       # The number of ROB reads
system.cpu0.rob.rob_writes                  186154880                       # The number of ROB writes
system.cpu0.timesIdled                        2210886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  415                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.298499                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1026480                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1149493                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           171608                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1574402                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             23255                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          27032                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3777                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1824005                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3203                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         88562                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           115275                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1209936                       # Number of branches committed
system.cpu1.commit.bw_lim_events                90829                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         266354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1921475                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             4681248                       # Number of instructions committed
system.cpu1.commit.committedOps               4770004                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     17268895                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276219                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.971634                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     15150497     87.73%     87.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1067529      6.18%     93.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       376413      2.18%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       334095      1.93%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       132765      0.77%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        20894      0.12%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        85909      0.50%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9964      0.06%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        90829      0.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     17268895                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               32312                       # Number of function calls committed.
system.cpu1.commit.int_insts                  4479139                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1344997                       # Number of loads committed
system.cpu1.commit.membars                     177197                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       177197      3.71%      3.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2775963     58.20%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             40      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              80      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1433559     30.05%     91.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        383153      8.03%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4770004                       # Class of committed instruction
system.cpu1.commit.refs                       1816724                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    4681248                       # Number of Instructions Simulated
system.cpu1.committedOps                      4770004                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.788712                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.788712                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             12675131                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                56455                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              967535                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               7235745                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1257823                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3313158                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                115612                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               200891                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               231667                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1824005                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1103376                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     16140799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                41755                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       8012294                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 343890                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.102843                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1280632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1049735                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.451756                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          17593391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.471512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.944438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                12614116     71.70%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2995231     17.02%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1256241      7.14%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  422880      2.40%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  106996      0.61%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   96851      0.55%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  100755      0.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     197      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     124      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17593391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         142509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              117746                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1398252                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.300819                       # Inst execution rate
system.cpu1.iew.exec_refs                     1943657                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    510384                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9802808                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1898717                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            176223                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            67669                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              716127                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            6690795                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1433273                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            77668                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              5335299                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                102022                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               154021                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                115612                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               356320                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         5782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           48557                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1453                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       553720                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       244400                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           173                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        27506                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         90240                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2808983                       # num instructions consuming a value
system.cpu1.iew.wb_count                      5277717                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783789                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  2201651                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.297573                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       5280004                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6797900                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3300206                       # number of integer regfile writes
system.cpu1.ipc                              0.263942                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.263942                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           177409      3.28%      3.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3264615     60.31%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   80      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1541977     28.49%     92.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             428826      7.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5412967                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     107044                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019775                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  17563     16.41%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 76282     71.26%     87.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                13196     12.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               5342587                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          28529358                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      5277705                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          8611713                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   6163519                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5412967                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             527276                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1920790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             3016                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        260922                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1425043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     17593391                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.307670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.755455                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           14084190     80.05%     80.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2377903     13.52%     93.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             661678      3.76%     97.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             275330      1.56%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             130233      0.74%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              31681      0.18%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              22589      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               7449      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2338      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17593391                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305198                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1102361                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          181079                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1898717                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             716127                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu1.numCycles                        17735900                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   154100375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               10691973                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              3015418                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                503529                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1449757                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                119692                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1579                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              8682707                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               6924652                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            4393957                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3277590                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1364632                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                115612                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2034266                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1378539                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         8682695                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24193                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               772                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1059347                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           767                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    23868414                       # The number of ROB reads
system.cpu1.rob.rob_writes                   13707950                       # The number of ROB writes
system.cpu1.timesIdled                           2961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.286433                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                1013396                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1216760                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           132742                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1554981                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             28817                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          35785                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6968                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1811832                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         3588                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         88566                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            99550                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1387717                       # Number of branches committed
system.cpu2.commit.bw_lim_events               102649                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         266353                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         910651                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             5342321                       # Number of instructions committed
system.cpu2.commit.committedOps               5431061                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     18301287                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.296758                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.989984                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     15837705     86.54%     86.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1247185      6.81%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       458569      2.51%     95.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       387776      2.12%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       152379      0.83%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27538      0.15%     98.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        77390      0.42%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10096      0.06%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       102649      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     18301287                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               42775                       # Number of function calls committed.
system.cpu2.commit.int_insts                  5112740                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1489750                       # Number of loads committed
system.cpu2.commit.membars                     177167                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       177167      3.26%      3.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         3229176     59.46%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             40      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              80      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1578316     29.06%     91.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        446270      8.22%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          5431061                       # Class of committed instruction
system.cpu2.commit.refs                       2024598                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    5342321                       # Number of Instructions Simulated
system.cpu2.committedOps                      5431061                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.484586                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.484586                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             13689482                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                34423                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              956858                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               6755227                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1206659                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  3279219                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 99930                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                54462                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               201914                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1811832                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1041497                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     17142780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                23919                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       7182830                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 266244                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.097328                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1201263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           1042213                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.385846                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          18477204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.396131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.847859                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13854405     74.98%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2974915     16.10%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1029353      5.57%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  378732      2.05%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  114285      0.62%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   61076      0.33%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   64134      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     174      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            18477204                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         138571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              102735                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 1486281                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.314804                       # Inst execution rate
system.cpu2.iew.exec_refs                     2169288                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    577504                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10794281                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1724797                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            112235                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           100184                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              649234                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            6340932                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1591784                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            88018                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              5860326                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 68348                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               176262                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 99930                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               347619                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         6850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           51693                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1710                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       235047                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       114386                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           236                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        39333                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         63402                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2957199                       # num instructions consuming a value
system.cpu2.iew.wb_count                      5791681                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.807068                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  2386660                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.311117                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       5794144                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 7476878                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3664861                       # number of integer regfile writes
system.cpu2.ipc                              0.286978                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.286978                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           177396      2.98%      2.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              3570990     60.03%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   80      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.02% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1703114     28.63%     91.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             496703      8.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               5948344                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     110451                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018568                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  18553     16.80%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 78002     70.62%     87.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                13893     12.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               5881384                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          30488582                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      5791669                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          7250971                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   6008473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  5948344                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             332459                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         909870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             4266                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         66106                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       569427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     18477204                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.321929                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.768667                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           14644151     79.26%     79.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2546461     13.78%     93.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             777439      4.21%     97.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             305348      1.65%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             135071      0.73%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              34685      0.19%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              23762      0.13%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               7616      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2671      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       18477204                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.319532                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           791864                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          123400                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1724797                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             649234                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu2.numCycles                        18615775                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   153220677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               11673073                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              3440839                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                530625                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1351217                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                110664                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  587                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              8403542                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               6583499                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            4161449                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  3275798                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1383851                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 99930                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2052298                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  720610                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         8403530                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24888                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1180260                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           821                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    24539024                       # The number of ROB reads
system.cpu2.rob.rob_writes                   12859881                       # The number of ROB writes
system.cpu2.timesIdled                           3497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.404919                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 461359                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              527841                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            40467                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           748907                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             15839                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17469                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1630                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 839013                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2444                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         88553                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            31736                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    737028                       # Number of branches committed
system.cpu3.commit.bw_lim_events                79385                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         266305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         205997                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3129825                       # Number of instructions committed
system.cpu3.commit.committedOps               3218557                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     15579983                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.206583                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.899048                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     14258409     91.52%     91.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       662119      4.25%     95.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       203050      1.30%     97.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       197184      1.27%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        74183      0.48%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        14117      0.09%     98.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        84363      0.54%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         7173      0.05%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        79385      0.51%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     15579983                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24505                       # Number of function calls committed.
system.cpu3.commit.int_insts                  2999883                       # Number of committed integer instructions.
system.cpu3.commit.loads                       939508                       # Number of loads committed
system.cpu3.commit.membars                     177168                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       177168      5.50%      5.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1797091     55.84%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             40      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              80      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1028061     31.94%     93.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        216105      6.71%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3218557                       # Class of committed instruction
system.cpu3.commit.refs                       1244178                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3129825                       # Number of Instructions Simulated
system.cpu3.committedOps                      3218557                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.047456                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.047456                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             13744256                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8887                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              446262                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3536147                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  515212                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1135266                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 32058                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                19188                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               201318                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     839013                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   471055                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     15021240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 7731                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       3546990                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                  81578                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.053110                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            566080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            477198                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.224526                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          15628110                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.232690                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.680453                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                13425821     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1307732      8.37%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  537449      3.44%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  227168      1.45%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   90720      0.58%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   26138      0.17%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   12910      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      36      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            15628110                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         169543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               33224                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  764169                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.212819                       # Inst execution rate
system.cpu3.iew.exec_refs                     1297222                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    314449                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10953836                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               989323                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             89315                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            29846                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              321821                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3424173                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               982773                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            26917                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3362046                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 85730                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                99584                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 32058                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               291651                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           21790                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          586                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          146                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads        49815                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        17151                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           146                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        10989                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         22235                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1930122                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3336629                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.834491                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1610669                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.211210                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3337970                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 4190626                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2184247                       # number of integer regfile writes
system.cpu3.ipc                              0.198120                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.198120                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           177376      5.23%      5.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1905410     56.22%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   80      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     61.46% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1078259     31.82%     93.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             227782      6.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3388963                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     101487                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029946                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  15974     15.74%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 73705     72.63%     88.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11805     11.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3313059                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          22509608                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3336617                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          3629902                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3157568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3388963                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             266605                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         205615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             2112                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           300                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined        94368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     15628110                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.216850                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.683895                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           13544773     86.67%     86.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1380172      8.83%     95.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             373227      2.39%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             153066      0.98%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             120365      0.77%     99.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              27739      0.18%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              20305      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               6550      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1913      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       15628110                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.214523                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           568852                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           52614                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              989323                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             321821                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu3.numCycles                        15797653                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   156038370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               11837767                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2100189                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                578441                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  588601                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 92873                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  959                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              4366505                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3492349                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2281763                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1221037                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1239223                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 32058                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1924716                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  181574                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         4366493                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         23931                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               743                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1142640                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           736                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    18924060                       # The number of ROB reads
system.cpu3.rob.rob_writes                    6897570                       # The number of ROB writes
system.cpu3.timesIdled                           2851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       365449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        721383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        67813                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12078                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6168553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       376356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12372914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         388434                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             163902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       213153                       # Transaction distribution
system.membus.trans_dist::CleanEvict           142670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              832                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            487                       # Transaction distribution
system.membus.trans_dist::ReadExReq            200317                       # Transaction distribution
system.membus.trans_dist::ReadExResp           200273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        163902                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1085558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1085558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36948992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36948992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1234                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            365560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  365560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              365560                       # Request fanout histogram
system.membus.respLayer1.occupancy         1935308500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1665587003                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    600109708.661417                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   3335387889.842789                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28282552000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     9707101000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  76213933000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1036463                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1036463                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1036463                       # number of overall hits
system.cpu2.icache.overall_hits::total        1036463                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5034                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5034                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5034                       # number of overall misses
system.cpu2.icache.overall_misses::total         5034                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    167251500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    167251500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    167251500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    167251500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1041497                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1041497                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1041497                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1041497                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004833                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004833                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004833                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004833                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33224.374255                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33224.374255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33224.374255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33224.374255                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4437                       # number of writebacks
system.cpu2.icache.writebacks::total             4437                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          565                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          565                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4469                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4469                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4469                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4469                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    146852500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    146852500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    146852500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    146852500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004291                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004291                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004291                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004291                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 32860.259566                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32860.259566                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 32860.259566                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32860.259566                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4437                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1036463                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1036463                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5034                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5034                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    167251500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    167251500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1041497                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1041497                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004833                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004833                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33224.374255                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33224.374255                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          565                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          565                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4469                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4469                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    146852500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    146852500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004291                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004291                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 32860.259566                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32860.259566                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.959463                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1022768                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4437                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           230.508902                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        399292000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.959463                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.967483                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.967483                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2087463                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2087463                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1627876                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1627876                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1627876                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1627876                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       329341                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        329341                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       329341                       # number of overall misses
system.cpu2.dcache.overall_misses::total       329341                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  40405866980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40405866980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  40405866980                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40405866980                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1957217                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1957217                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1957217                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1957217                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.168270                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.168270                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.168270                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.168270                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 122687.023419                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122687.023419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 122687.023419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122687.023419                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       417976                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         8403                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             7256                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             96                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.604190                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.531250                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        86677                       # number of writebacks
system.cpu2.dcache.writebacks::total            86677                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       259176                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259176                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       259176                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259176                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        70165                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70165                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        70165                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70165                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   7731514570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7731514570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   7731514570                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7731514570                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035849                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035849                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035849                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035849                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110190.473455                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110190.473455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110190.473455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110190.473455                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 86677                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1317310                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1317310                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       194016                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       194016                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  19113727000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19113727000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1511326                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1511326                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.128375                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.128375                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98516.240929                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98516.240929                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       158805                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       158805                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        35211                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35211                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3592988500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3592988500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023298                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023298                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102041.648917                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102041.648917                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       310566                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        310566                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       135325                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       135325                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21292139980                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21292139980                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       445891                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       445891                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.303493                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.303493                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 157340.772067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 157340.772067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       100371                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       100371                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34954                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34954                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4138526070                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4138526070                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.078391                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.078391                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 118399.212393                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 118399.212393                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          304                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3628000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3628000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.402750                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.402750                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17697.560976                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17697.560976                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           99                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.208251                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.208251                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16448.113208                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16448.113208                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1109500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1109500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450980                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450980                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6891.304348                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6891.304348                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       975500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       975500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.439776                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.439776                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6213.375796                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6213.375796                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       248000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       248000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       225000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        68951                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          68951                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        19615                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        19615                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1520808000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1520808000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        88566                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        88566                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.221473                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.221473                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 77532.908488                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 77532.908488                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        19615                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        19615                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1501193000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1501193000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.221473                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.221473                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 76532.908488                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 76532.908488                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.461117                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1787090                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            89643                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.935634                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        399303500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.461117                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.889410                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.889410                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4182973                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4182973                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    625932995.967742                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3373451637.772200                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28282465500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     8305342500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  77615691500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       466994                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          466994                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       466994                       # number of overall hits
system.cpu3.icache.overall_hits::total         466994                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4061                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4061                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4061                       # number of overall misses
system.cpu3.icache.overall_misses::total         4061                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    177955000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    177955000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    177955000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    177955000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       471055                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       471055                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       471055                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       471055                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.008621                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008621                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.008621                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008621                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 43820.487565                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43820.487565                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 43820.487565                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43820.487565                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3587                       # number of writebacks
system.cpu3.icache.writebacks::total             3587                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          442                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          442                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          442                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          442                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3619                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3619                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3619                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3619                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    158599000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    158599000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    158599000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    158599000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007683                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007683                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007683                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007683                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 43823.984526                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43823.984526                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 43823.984526                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43823.984526                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3587                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       466994                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         466994                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    177955000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    177955000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       471055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       471055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.008621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 43820.487565                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43820.487565                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          442                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          442                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3619                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3619                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    158599000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    158599000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007683                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007683                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 43823.984526                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43823.984526                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.058141                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             456391                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3587                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           127.234737                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        406593000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.058141                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.939317                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.939317                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           945729                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          945729                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       900520                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          900520                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       900520                       # number of overall hits
system.cpu3.dcache.overall_hits::total         900520                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       266206                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        266206                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       266206                       # number of overall misses
system.cpu3.dcache.overall_misses::total       266206                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  35040918073                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  35040918073                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  35040918073                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  35040918073                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1166726                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1166726                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1166726                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1166726                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.228165                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.228165                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.228165                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.228165                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131630.835041                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131630.835041                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131630.835041                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131630.835041                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       152573                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        18576                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2594                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            143                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.817656                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   129.902098                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        77697                       # number of writebacks
system.cpu3.dcache.writebacks::total            77697                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       208005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       208005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       208005                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       208005                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        58201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        58201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58201                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6656078707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6656078707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6656078707                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6656078707                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.049884                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.049884                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.049884                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.049884                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114363.648511                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114363.648511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114363.648511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114363.648511                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 77697                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       796303                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         796303                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       154682                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       154682                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  16326720500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16326720500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       950985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       950985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105550.228857                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105550.228857                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       126747                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       126747                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        27935                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        27935                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3042513500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3042513500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029375                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029375                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108914.032576                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108914.032576                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       104217                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        104217                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       111524                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111524                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  18714197573                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18714197573                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       215741                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       215741                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.516935                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.516935                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 167804.217684                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 167804.217684                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30266                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30266                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3613565207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3613565207                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.140289                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.140289                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 119393.550750                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 119393.550750                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          292                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          292                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4261000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4261000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.386555                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.386555                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23157.608696                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23157.608696                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           94                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2680500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2680500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.189076                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.189076                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29783.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29783.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          156                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1120000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1120000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.445714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.445714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7179.487179                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7179.487179                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       995000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       995000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.431429                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.431429                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6589.403974                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6589.403974                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       321000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       321000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       295000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       295000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        67504                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          67504                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        21049                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        21049                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1700476000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1700476000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        88553                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        88553                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.237699                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.237699                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 80786.545679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 80786.545679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        21049                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        21049                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1679427000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1679427000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.237699                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.237699                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 79786.545679                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 79786.545679                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.845359                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1047643                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            79081                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.247721                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        406604500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.845359                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.838917                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.838917                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2591317                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2591317                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       101662250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   241624790.706031                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    943651000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    84294438000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1626596000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14275105                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14275105                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14275105                       # number of overall hits
system.cpu0.icache.overall_hits::total       14275105                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      2924549                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2924549                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      2924549                       # number of overall misses
system.cpu0.icache.overall_misses::total      2924549                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  39414963997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  39414963997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  39414963997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  39414963997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17199654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17199654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17199654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17199654                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.170035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.170035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.170035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.170035                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13477.279402                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13477.279402                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13477.279402                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13477.279402                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2519                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.479167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2578045                       # number of writebacks
system.cpu0.icache.writebacks::total          2578045                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       346468                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       346468                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       346468                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       346468                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2578081                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2578081                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2578081                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2578081                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  33807779499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  33807779499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  33807779499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  33807779499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149891                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149891                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149891                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149891                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13113.544337                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13113.544337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13113.544337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13113.544337                       # average overall mshr miss latency
system.cpu0.icache.replacements               2578045                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14275105                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14275105                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      2924549                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2924549                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  39414963997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  39414963997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17199654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17199654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.170035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.170035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13477.279402                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13477.279402                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       346468                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       346468                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2578081                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2578081                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  33807779499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  33807779499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13113.544337                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13113.544337                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999280                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16853013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2578047                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.537124                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999280                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36977387                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36977387                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34666551                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34666551                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34666551                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34666551                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4249230                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4249230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4249230                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4249230                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 101153876693                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 101153876693                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 101153876693                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 101153876693                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     38915781                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     38915781                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     38915781                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     38915781                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109190                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109190                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109190                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109190                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23805.225110                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23805.225110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23805.225110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23805.225110                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       340912                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22953                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             7578                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            190                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.987068                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   120.805263                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3341230                       # number of writebacks
system.cpu0.dcache.writebacks::total          3341230                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       926594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       926594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       926594                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       926594                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3322636                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3322636                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3322636                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3322636                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  53358129908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53358129908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  53358129908                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53358129908                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085380                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085380                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085380                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085380                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16058.975436                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16058.975436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16058.975436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16058.975436                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3341230                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     24298239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       24298239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3298581                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3298581                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  61672962500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61672962500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     27596820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     27596820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18696.816146                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18696.816146                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       498128                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       498128                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2800453                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2800453                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  39552418500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39552418500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.101477                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.101477                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14123.578757                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14123.578757                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10368312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10368312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       950649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       950649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  39480914193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  39480914193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     11318961                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     11318961                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083987                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083987                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41530.485166                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41530.485166                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       428466                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       428466                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       522183                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       522183                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13805711408                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13805711408                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.046133                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046133                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26438.454350                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26438.454350                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          726                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          726                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          204                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10343500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10343500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.219355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.219355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50703.431373                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50703.431373                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          179                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          179                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1039500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1039500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.026882                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.026882                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        41580                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41580                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       850500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       850500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          847                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          847                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.194805                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.194805                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5154.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5154.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       687500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       687500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.193625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.193625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4192.073171                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4192.073171                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        67613                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          67613                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        21166                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        21166                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1562165500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1562165500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        88779                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        88779                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.238412                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.238412                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 73805.419068                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 73805.419068                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        21166                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        21166                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1540999500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1540999500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.238412                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.238412                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 72805.419068                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 72805.419068                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.958256                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           38078788                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3343580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.388628                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.958256                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998695                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998695                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         81356285                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        81356285                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             2558291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3217412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               10508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               10662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                9777                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5814639                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            2558291                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3217412                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2468                       # number of overall hits
system.l2.overall_hits::.cpu1.data              10508                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3296                       # number of overall hits
system.l2.overall_hits::.cpu2.data              10662                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2225                       # number of overall hits
system.l2.overall_hits::.cpu3.data               9777                       # number of overall hits
system.l2.overall_hits::total                 5814639                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            123433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             74179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1173                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             76265                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             68109                       # number of demand (read+write) misses
system.l2.demand_misses::total                 365566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19787                       # number of overall misses
system.l2.overall_misses::.cpu0.data           123433                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1226                       # number of overall misses
system.l2.overall_misses::.cpu1.data            74179                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1173                       # number of overall misses
system.l2.overall_misses::.cpu2.data            76265                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1394                       # number of overall misses
system.l2.overall_misses::.cpu3.data            68109                       # number of overall misses
system.l2.overall_misses::total                365566                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1654732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  12443760499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    105482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8692987999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    102351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8914236999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    127117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   8063635499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40104303996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1654732500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  12443760499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    105482000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8692987999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    102351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8914236999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    127117500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   8063635499                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40104303996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2578078                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         3340845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           84687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           86927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           77886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6180205                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2578078                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        3340845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          84687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          86927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          77886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6180205                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.036947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.331890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.875920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.262475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.877345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.385189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.874470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059151                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.036947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.331890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.875920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.262475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.877345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.385189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.874470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059151                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83627.255269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100813.886878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86037.520392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117189.339287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87255.754476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116885.032440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91189.024390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118393.097814                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109704.688062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83627.255269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100813.886878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86037.520392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117189.339287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87255.754476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116885.032440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91189.024390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118393.097814                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109704.688062                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              213153                       # number of writebacks
system.l2.writebacks::total                    213153                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1390                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1390                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       123415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        74003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        76099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        67992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            364176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       123415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        74003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        76099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        67992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           364176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1455877502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  11208316999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     72385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7939138499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     72720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8141248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     98697501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   7375679499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36364063000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1455877502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  11208316999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     72385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7939138499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     72720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8141248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     98697501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   7375679499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36364063000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.036941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.240390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.873841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.196017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.875436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.316938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.872968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.036941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.240390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.873841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.196017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.875436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.316938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.872968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73692.928832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90818.109622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81514.639640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107281.306150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83013.698630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106982.325655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86048.387969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108478.637178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99852.991411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73692.928832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90818.109622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81514.639640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107281.306150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83013.698630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106982.325655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86048.387969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108478.637178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99852.991411                       # average overall mshr miss latency
system.l2.replacements                         742789                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       800873                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           800873                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       800873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       800873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5353326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5353326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5353326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5353326                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  140                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       336000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       456000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.254237                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.326531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.171875                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.363636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8842.105263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5363.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       773000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       304500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       325000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       219500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1622000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.254237                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.326531                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.171875                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20342.105263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20312.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20275                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.482759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.468750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.494949                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       123000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       285000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       294500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       309000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1011500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.482759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.468750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.494949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21035.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           478525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                495826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          63450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          45837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          46795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          44191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              200273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6571336999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5320488999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5450952999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   5117809499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22460588496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       541975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        51571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        52169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        50384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            696099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.117072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.896989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.877084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.287708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103567.170985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116074.110413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116485.799744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115811.126677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112149.857924                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        63450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        45837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        46795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        44191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         200273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5936836999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4862118999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4983002999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4675899499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20457858496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.117072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.888813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.896989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.877084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.287708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93567.170985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106074.110413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106485.799744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105811.126677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102149.857924                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       2558291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2566280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1654732500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    105482000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    102351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    127117500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1989683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2578078                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2589860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.331890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.262475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.385189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83627.255269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86037.520392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87255.754476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91189.024390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84380.110263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           913                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        22667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1455877502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     72385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     72720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     98697501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1699680003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.240390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.196017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.316938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73692.928832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81514.639640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83013.698630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86048.387969                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74984.779768                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2738887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         3584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2752533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        59983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        28342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        29470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        23918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5872423500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3372499000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3463284000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2945826000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15654032500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2798870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        33116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        34758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        27502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2894246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.855840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.847862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.869682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97901.463748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118992.978618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 117518.968442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123163.558826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110462.925067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          477                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        59965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        28166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        29304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        23801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       141236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5271480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3077019500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   3158245001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2699780000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14206524501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.850525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.843086                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.865428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87909.280414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109245.881559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107775.218434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113431.368430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100587.134307                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.764706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       251000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       424000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.764706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19307.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19272.727273                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998869                       # Cycle average of tags in use
system.l2.tags.total_refs                    12333086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    742793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.603665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.435509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.171883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.481736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.044914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.938351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.096980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.768809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.382527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99420849                       # Number of tag accesses
system.l2.tags.data_accesses                 99420849                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1264320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7898560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         56832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4736192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       4870336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         73408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       4351488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23307200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1264320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        73408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1450624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13641792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13641792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         123415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          74003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          76099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          67992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              364175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       213153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             213153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14714907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         91928130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           661445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55122614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           652506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         56683862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           854366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         50645201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271263030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14714907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       661445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       652506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       854366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16883223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      158771274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158771274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      158771274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14714907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        91928130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          661445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55122614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          652506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        56683862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          854366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        50645201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            430034303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    207861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    114813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     71330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     73860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     65790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001432097500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12804                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12804                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              743076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             195763                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      364175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     213153                       # Number of write requests accepted
system.mem_ctrls.readBursts                    364175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   213153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15716                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14786635500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1742295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21320241750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42434.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61184.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   200320                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  176266                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                364175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               213153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  130875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   79331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.118456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.409769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.276337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86213     47.98%     47.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52224     29.06%     77.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15210      8.46%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8118      4.52%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4296      2.39%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2611      1.45%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1878      1.05%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1352      0.75%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7793      4.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179695                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.210325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.158516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.826540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12789     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           12      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.217905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11410     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      1.37%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              961      7.51%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      1.48%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.35%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12804                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22301376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1005824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13301504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23307200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13641792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       259.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       154.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85920930500                       # Total gap between requests
system.mem_ctrls.avgGap                     148825.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1264320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7348032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        56832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4565120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        56064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      4727040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        73408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      4210560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13301504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14714906.713063998148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 85520758.514149174094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 661444.553844638402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53131576.605560876429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 652506.113927818951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 55016097.688023634255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 854365.882049324573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 49004996.843962565064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 154810799.879340380430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       123415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        74003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        76099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        67992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       213153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    638922000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6158566750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     35124250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4870232250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     35898750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4978236250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     50614250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4552647250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2065882987000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32342.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49901.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39554.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65811.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40980.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65417.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44127.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66958.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9692019.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            675729600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            359136030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1273261920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          607487940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6781937760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18951615360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17034422400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45683591010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.692752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44048901250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2868840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39003292750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            607392660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            322806495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1214735340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          477415980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6781937760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30434578290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7364558880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47203425405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.381487                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18805601750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2868840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64246592250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       613291452                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3360799537.810203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28282400500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     9259602500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  76661431500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1099223                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1099223                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1099223                       # number of overall hits
system.cpu1.icache.overall_hits::total        1099223                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4153                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4153                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4153                       # number of overall misses
system.cpu1.icache.overall_misses::total         4153                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    157249500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    157249500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    157249500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    157249500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1103376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1103376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1103376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1103376                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003764                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003764                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003764                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003764                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37864.074163                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37864.074163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37864.074163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37864.074163                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3662                       # number of writebacks
system.cpu1.icache.writebacks::total             3662                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          459                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          459                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3694                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3694                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3694                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3694                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    139796500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    139796500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    139796500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    139796500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003348                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003348                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003348                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003348                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37844.206822                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37844.206822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37844.206822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37844.206822                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3662                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1099223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1099223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4153                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4153                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    157249500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    157249500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1103376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1103376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003764                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003764                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37864.074163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37864.074163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          459                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3694                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3694                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    139796500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    139796500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003348                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003348                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37844.206822                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37844.206822                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.961981                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1086753                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3662                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           296.764883                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        391729000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.961981                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.967562                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.967562                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2210446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2210446                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1429467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1429467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1429467                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1429467                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       314808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        314808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       314808                       # number of overall misses
system.cpu1.dcache.overall_misses::total       314808                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  39351072076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39351072076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  39351072076                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39351072076                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1744275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1744275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1744275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1744275                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180481                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180481                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180481                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180481                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125000.228952                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125000.228952                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125000.228952                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125000.228952                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       362990                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        11462                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             6141                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            104                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.109266                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.211538                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        84687                       # number of writebacks
system.cpu1.dcache.writebacks::total            84687                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       247767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       247767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       247767                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       247767                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        67041                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        67041                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        67041                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        67041                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7458809549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7458809549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7458809549                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7458809549                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038435                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038435                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111257.432750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111257.432750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111257.432750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111257.432750                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 84687                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1176351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1176351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       185142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18424894500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18424894500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1361493                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1361493                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135985                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135985                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99517.637813                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99517.637813                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       151580                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       151580                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        33562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3492051000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3492051000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024651                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104047.762350                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104047.762350                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       253116                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        253116                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       129666                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       129666                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20926177576                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20926177576                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       382782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       382782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.338746                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.338746                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 161385.232644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 161385.232644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        96187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        96187                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33479                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33479                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3966758549                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3966758549                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.087462                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.087462                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118484.977120                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118484.977120                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4298000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4298000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.388330                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.388330                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22269.430052                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22269.430052                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           95                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.197183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.197183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23051.020408                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23051.020408                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1035000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1035000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435530                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435530                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6809.210526                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6809.210526                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.424069                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424069                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6216.216216                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6216.216216                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       390500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       390500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       357500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       357500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        66377                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          66377                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        22185                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        22185                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1583010500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1583010500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        88562                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        88562                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.250502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.250502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 71354.992112                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 71354.992112                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        22185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        22185                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1560825500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1560825500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.250502                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.250502                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 70354.992112                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 70354.992112                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.692263                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1585243                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            89101                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.791529                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        391740500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.692263                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.896633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.896633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3756495                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3756495                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85921034000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486321                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1014026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5379144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          529636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             972                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           537                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1509                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           83                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           83                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2589862                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2896463                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           26                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           26                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7734202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10026140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       258950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       235182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18553459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    329991808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    427652800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       470784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10839744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       569984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11110528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      9957312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              791054144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          755132                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14355584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6935683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6491027     93.59%     93.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 409686      5.91%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12614      0.18%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  17053      0.25%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5303      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6935683                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12366489469                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         134864623                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6860075                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         118971242                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5560159                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5015742196                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3870481254                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         134038629                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5717539                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               136907676500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                   154630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1741.30                       # Real time elapsed on the host
host_tick_rate                               29280729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   268860943                       # Number of instructions simulated
sim_ops                                     269257417                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050987                       # Number of seconds simulated
sim_ticks                                 50986642500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.101336                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                6550236                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6677010                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           309461                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7004495                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             45428                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55032                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9604                       # Number of indirect misses.
system.cpu0.branchPred.lookups                7141624                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7677                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9396                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           294000                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6071180                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1298797                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          36190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2867374                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            43628484                       # Number of instructions committed
system.cpu0.commit.committedOps              43637797                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     88912796                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.490793                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.701849                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     79518400     89.43%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2624046      2.95%     92.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       999117      1.12%     93.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       267371      0.30%     93.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       201192      0.23%     94.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       245294      0.28%     94.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       518263      0.58%     94.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3240316      3.64%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1298797      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     88912796                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  13196826                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               91598                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36849332                       # Number of committed integer instructions.
system.cpu0.commit.loads                     12004114                       # Number of loads committed
system.cpu0.commit.membars                      16048                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        16771      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        23562581     54.00%     54.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10241      0.02%     54.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1320      0.00%     54.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       5741692     13.16%     67.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     67.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        752469      1.72%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       262130      0.60%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        226289      0.52%     70.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       262429      0.60%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6568155     15.05%     85.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        281903      0.65%     86.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      5445355     12.48%     98.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       505756      1.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         43637797                       # Class of committed instruction
system.cpu0.commit.refs                      12801169                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   43628484                       # Number of Instructions Simulated
system.cpu0.committedOps                     43637797                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.310683                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.310683                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             68207552                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15542                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6186686                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              48635329                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4642370                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14207667                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                298659                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                28341                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2091755                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    7141624                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   900604                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     85595305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                18658                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      51308361                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 628240                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.070841                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           3538527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           6595664                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.508953                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          89448003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.573824                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.969980                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                55253209     61.77%     61.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                26402469     29.52%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  858804      0.96%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5957485      6.66%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  285620      0.32%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   29617      0.03%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  592580      0.66%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   56882      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11337      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            89448003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 13818780                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                12771114                       # number of floating regfile writes
system.cpu0.idleCycles                       11363583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              297375                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 6266437                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.480743                       # Inst execution rate
system.cpu0.iew.exec_refs                    16935846                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    802824                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               32896512                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12857482                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             21345                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           286401                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              818162                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           46476162                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             16133022                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           308418                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             48464447                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                257818                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15861596                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                298659                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16416568                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       603685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           15100                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1219                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       853368                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        21107                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1219                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        33756                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        263619                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 37481299                       # num instructions consuming a value
system.cpu0.iew.wb_count                     44449228                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31987393                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.440914                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      44474048                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                53263834                       # number of integer regfile reads
system.cpu0.int_regfile_writes               24687132                       # number of integer regfile writes
system.cpu0.ipc                              0.432773                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.432773                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            20425      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             24429126     50.09%     50.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10340      0.02%     50.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1320      0.00%     50.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            5769278     11.83%     61.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                711      0.00%     61.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             765255      1.57%     63.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            263841      0.54%     64.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             226289      0.46%     64.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            263771      0.54%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9120541     18.70%     83.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             288562      0.59%     84.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        7105958     14.57%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        507447      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              48772864                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               16448498                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           31351625                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     13277917                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14626590                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2732965                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.056035                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 597228     21.85%     21.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   60      0.00%     21.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1600      0.06%     21.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                 804      0.03%     21.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              1070711     39.18%     61.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 317      0.01%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                578638     21.17%     82.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11151      0.41%     82.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           472456     17.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              35036906                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         158406590                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31171311                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         34689156                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  46438184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 48772864                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              37978                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2838368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31518                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1788                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2504958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     89448003                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.545265                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.337638                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           69189526     77.35%     77.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            9438535     10.55%     87.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3809584      4.26%     92.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2505802      2.80%     94.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1874530      2.10%     97.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             758963      0.85%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             826433      0.92%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             410818      0.46%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             633812      0.71%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       89448003                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.483802                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           204076                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           98493                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12857482                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             818162                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               13774004                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7245715                       # number of misc regfile writes
system.cpu0.numCycles                       100811586                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1161798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               50974715                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             36818273                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2371672                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5897108                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14643392                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30620                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             67297237                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              47503507                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40194912                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14686161                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                239275                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                298659                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17167843                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3376644                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         14804734                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        52492503                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        423517                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12225                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11962088                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12013                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   134079182                       # The number of ROB reads
system.cpu0.rob.rob_writes                   93545697                       # The number of ROB writes
system.cpu0.timesIdled                         116208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3654                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.463864                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6234953                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6268561                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           236192                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6526308                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             19701                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21821                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2120                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6589137                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1524                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8087                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           227930                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5717034                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1027014                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          32924                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2177059                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41405264                       # Number of instructions committed
system.cpu1.commit.committedOps              41415854                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     85743733                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.483019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.697521                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     77189500     90.02%     90.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2188216      2.55%     92.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       823220      0.96%     93.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       201603      0.24%     93.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       163290      0.19%     93.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       194815      0.23%     94.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       559483      0.65%     94.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3396592      3.96%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1027014      1.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     85743733                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  12706539                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37646                       # Number of function calls committed.
system.cpu1.commit.int_insts                 34954438                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11508809                       # Number of loads committed
system.cpu1.commit.membars                      17130                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        17130      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22496697     54.32%     54.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            382      0.00%     54.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     54.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       5573647     13.46%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        650964      1.57%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       211846      0.51%     69.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        226240      0.55%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       211997      0.51%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6140120     14.83%     85.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         54506      0.13%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      5376776     12.98%     98.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       455069      1.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         41415854                       # Class of committed instruction
system.cpu1.commit.refs                      12026471                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41405264                       # Number of Instructions Simulated
system.cpu1.committedOps                     41415854                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.124490                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.124490                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             69421647                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8281                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5890936                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45359200                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2494046                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11826230                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                231180                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                21705                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2175351                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6589137                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   602568                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     84670347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 8000                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      47705940                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 478884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074906                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1238633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6254654                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.542328                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          86148454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.554114                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.938548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                53900402     62.57%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                25047276     29.07%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  737935      0.86%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5730899      6.65%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  201813      0.23%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   12976      0.02%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  473180      0.55%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   42815      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1158      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            86148454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 13163699                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                12315231                       # number of floating regfile writes
system.cpu1.idleCycles                        1816631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              231028                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5855948                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.529919                       # Inst execution rate
system.cpu1.iew.exec_refs                    16712091                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    521351                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               32114517                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12152904                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             17880                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           237176                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              531047                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43563956                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16190740                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           237741                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             46614339                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                268138                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17544103                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                231180                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18099267                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       700605                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6297                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          566                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       644095                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        13385                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           566                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        20441                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        210587                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36109681                       # num instructions consuming a value
system.cpu1.iew.wb_count                     42014398                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857985                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30981582                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.477626                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      42033273                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51164683                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23362386                       # number of integer regfile writes
system.cpu1.ipc                              0.470701                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.470701                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            19877      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             23142299     49.39%     49.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 389      0.00%     49.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     49.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            5595222     11.94%     61.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             660645      1.41%     62.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            212986      0.45%     63.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             226240      0.48%     63.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            212896      0.45%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8930809     19.06%     83.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              58042      0.12%     83.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        7336056     15.66%     99.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        456139      0.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              46852080                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               16251937                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30952827                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12770168                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          13811069                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2810028                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.059977                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 588002     20.93%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  121      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2382      0.08%     21.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                 531      0.02%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              1042632     37.10%     58.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 240      0.01%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                670214     23.85%     82.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   59      0.00%     82.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           505847     18.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              33390294                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         151741634                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     29244230                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         31901555                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  43528540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 46852080                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              35416                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2148102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            31819                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2492                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1914307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     86148454                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.543853                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.357274                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67403970     78.24%     78.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8314776      9.65%     87.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3476865      4.04%     91.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2436181      2.83%     94.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1898804      2.20%     96.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             740807      0.86%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             805927      0.94%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             428774      0.50%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             642350      0.75%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       86148454                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.532621                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           151766                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           68346                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12152904                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             531047                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               13167464                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               6874694                       # number of misc regfile writes
system.cpu1.numCycles                        87965085                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13874590                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               51884705                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35197983                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2467391                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3717303                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              15105483                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5294                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             63058630                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44411203                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           37827104                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12438776                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 72239                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                231180                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17533892                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2629121                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         13964061                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        49094569                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        342598                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              9822                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12513536                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          9794                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   128292381                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87590566                       # The number of ROB writes
system.cpu1.timesIdled                          23512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.313527                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6272836                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6316195                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           240538                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          6569241                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19817                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          22362                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2545                       # Number of indirect misses.
system.cpu2.branchPred.lookups                6633394                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1769                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          8398                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           232447                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5744375                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1050345                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          33800                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2220929                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41603604                       # Number of instructions committed
system.cpu2.commit.committedOps              41614493                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     85812577                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.484946                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.701113                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     77218680     89.99%     89.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2195432      2.56%     92.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       834035      0.97%     93.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       202919      0.24%     93.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       163730      0.19%     93.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       198685      0.23%     94.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       550128      0.64%     94.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3398623      3.96%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1050345      1.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     85812577                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  12780026                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               38071                       # Number of function calls committed.
system.cpu2.commit.int_insts                 35108715                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11560671                       # Number of loads committed
system.cpu2.commit.membars                      17517                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        17517      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        22589783     54.28%     54.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            390      0.00%     54.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     54.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       5603515     13.47%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        660132      1.59%     69.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       216433      0.52%     69.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        226240      0.54%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       216577      0.52%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6171589     14.83%     85.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         54708      0.13%     85.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      5397480     12.97%     98.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       459649      1.10%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         41614493                       # Class of committed instruction
system.cpu2.commit.refs                      12083426                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41603604                       # Number of Instructions Simulated
system.cpu2.committedOps                     41614493                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.112454                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.112454                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             69264453                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8110                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5922258                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              45635628                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2496607                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 12068385                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                235857                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                19344                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2160349                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    6633394                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   613531                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     84739970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 8098                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      48020913                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 487896                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.075478                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1241733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6292653                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.546402                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          86225651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.557292                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.941377                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                53788260     62.38%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                25187909     29.21%     91.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  741177      0.86%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5762254      6.68%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206486      0.24%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   12842      0.01%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  482657      0.56%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   42787      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1279      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            86225651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 13249646                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                12383143                       # number of floating regfile writes
system.cpu2.idleCycles                        1660049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              235468                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5885780                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.531323                       # Inst execution rate
system.cpu2.iew.exec_refs                    16644021                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    526504                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               32600263                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12217600                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             18510                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           239280                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              536514                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           43806312                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             16117517                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           243450                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             46695699                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                265562                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             17156490                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                235857                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             17710903                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       681567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            6443                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          561                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       656929                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        13759                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           561                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        20758                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        214710                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36260633                       # num instructions consuming a value
system.cpu2.iew.wb_count                     42220257                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.857708                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 31101030                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.480400                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      42239947                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                51249458                       # number of integer regfile reads
system.cpu2.int_regfile_writes               23466448                       # number of integer regfile writes
system.cpu2.ipc                              0.473383                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.473383                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            20422      0.04%      0.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             23247685     49.53%     49.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 398      0.00%     49.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     49.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            5624426     11.98%     61.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     61.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             669854      1.43%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            217568      0.46%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             226240      0.48%     63.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            217469      0.46%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8895613     18.95%     83.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              58374      0.12%     83.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        7299847     15.55%     99.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        460773      0.98%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              46939149                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               16274251                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           30991174                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     12842668                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          13902530                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2799491                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.059641                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 592009     21.15%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  148      0.01%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 2473      0.09%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                 548      0.02%     21.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              1053611     37.64%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 249      0.01%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     58.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                649339     23.19%     82.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   69      0.00%     82.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           501045     17.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              33443967                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151943909                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     29377589                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         32096162                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  43769800                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 46939149                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              36512                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2191819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            31643                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2712                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1958604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     86225651                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.544376                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.356884                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           67389850     78.16%     78.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8398105      9.74%     87.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3496603      4.06%     91.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2438469      2.83%     94.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1883016      2.18%     96.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             736716      0.85%     97.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             809342      0.94%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             427665      0.50%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             645885      0.75%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       86225651                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.534093                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           155223                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           70563                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12217600                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             536514                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               13248960                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               6922897                       # number of misc regfile writes
system.cpu2.numCycles                        87885700                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    13954005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               52003331                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             35364409                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2435175                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3722384                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              14802090                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6916                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             63427563                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              44671761                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38047403                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 12661263                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 73025                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                235857                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17221648                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2682994                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         14063162                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        49364401                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        381168                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10289                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12436277                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10260                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   128580286                       # The number of ROB reads
system.cpu2.rob.rob_writes                   88083945                       # The number of ROB writes
system.cpu2.timesIdled                          23049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.394326                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                6227802                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             6265752                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           238538                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6524444                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             19988                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          22581                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2593                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6589610                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2199                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          8162                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           230478                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5702575                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1042622                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          32971                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2206668                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            41306965                       # Number of instructions committed
system.cpu3.commit.committedOps              41317521                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     85999142                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.480441                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.693246                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     77446667     90.06%     90.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2201693      2.56%     92.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       822371      0.96%     93.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       221953      0.26%     93.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       142401      0.17%     94.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       196059      0.23%     94.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       563280      0.65%     94.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3362096      3.91%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1042622      1.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     85999142                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  12685969                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               37929                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34863108                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11478944                       # Number of loads committed
system.cpu3.commit.membars                      17120                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        17120      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        22431600     54.29%     54.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            386      0.00%     54.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     54.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       5560781     13.46%     67.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     67.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        654768      1.58%     69.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       213879      0.52%     69.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        226016      0.55%     70.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       214024      0.52%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6127461     14.83%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         54505      0.13%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      5359645     12.97%     98.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       456856      1.11%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         41317521                       # Class of committed instruction
system.cpu3.commit.refs                      11998467                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   41306965                       # Number of Instructions Simulated
system.cpu3.committedOps                     41317521                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.128475                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.128475                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             69621568                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8111                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             5878532                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              45310797                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2471655                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11916980                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233854                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21406                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2165367                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6589610                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   610393                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     84953037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 8268                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      47698498                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 483828                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.074949                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1214473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           6247790                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.542516                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          86409424                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.552359                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.938901                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                54191623     62.71%     62.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25018572     28.95%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  738097      0.85%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5719640      6.62%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  203692      0.24%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13381      0.02%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  478616      0.55%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   44418      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            86409424                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 13149790                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                12293311                       # number of floating regfile writes
system.cpu3.idleCycles                        1511417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              233534                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5843550                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.530127                       # Inst execution rate
system.cpu3.iew.exec_refs                    16769993                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    523294                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               32393933                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12131214                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             18038                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           240736                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              533525                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43495219                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16246699                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           239684                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             46609193                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                269502                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             17578634                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233854                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             18133502                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       710461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6604                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          594                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       652270                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        14002                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           594                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        21453                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        212081                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35992055                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41924426                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857769                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 30872861                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.476843                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41943735                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                51135491                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23305415                       # number of integer regfile writes
system.cpu3.ipc                              0.469820                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.469820                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            19955      0.04%      0.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23085405     49.28%     49.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 391      0.00%     49.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     49.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            5582509     11.92%     61.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             664765      1.42%     62.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            215031      0.46%     63.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             226016      0.48%     63.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            214911      0.46%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8968503     19.14%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              58071      0.12%     83.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        7354859     15.70%     99.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        457981      0.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              46848877                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               16298144                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           31014950                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     12749981                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          13808237                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2851816                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.060873                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 585690     20.54%     20.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   81      0.00%     20.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 2483      0.09%     20.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                 476      0.02%     20.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              1066684     37.40%     58.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 246      0.01%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     58.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684030     23.99%     82.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   24      0.00%     82.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           512100     17.96%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              33382594                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151976065                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     29174445                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         31865274                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  43459618                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 46848877                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              35601                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2177698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            32021                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2630                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1942674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     86409424                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.542173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.353664                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           67637322     78.28%     78.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8333832      9.64%     87.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3473995      4.02%     91.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2447763      2.83%     94.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1920450      2.22%     97.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             731928      0.85%     97.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             804493      0.93%     98.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             421760      0.49%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             637881      0.74%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       86409424                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.532853                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           154816                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           70057                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12131214                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             533525                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               13151718                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               6869468                       # number of misc regfile writes
system.cpu3.numCycles                        87920841                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    13919468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               52226370                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             35112376                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2446587                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3693507                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              14946459                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6064                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             62976875                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              44354267                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           37776339                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 12521166                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 84911                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233854                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17362144                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2663963                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         13963954                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        49012921                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        372383                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             10025                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12426865                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9960                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   128463198                       # The number of ROB reads
system.cpu3.rob.rob_writes                   87458674                       # The number of ROB writes
system.cpu3.timesIdled                          21596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3545879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5958648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6024872                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1064634                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4888065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2462752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14253617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3527386                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3413068                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       218442                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2194962                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13323                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6076                       # Transaction distribution
system.membus.trans_dist::ReadExReq            112775                       # Transaction distribution
system.membus.trans_dist::ReadExResp           111937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3413070                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9483653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9483653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    239580608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               239580608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            17733                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3545244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3545244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3545244                       # Request fanout histogram
system.membus.respLayer1.occupancy        18400701500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7671135029                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3144                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1573                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4478435.155753                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   7814542.152836                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1573    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69599000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1573                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    43942064000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7044578500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       587029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          587029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       587029                       # number of overall hits
system.cpu2.icache.overall_hits::total         587029                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26502                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26502                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26502                       # number of overall misses
system.cpu2.icache.overall_misses::total        26502                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1423892500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1423892500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1423892500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1423892500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       613531                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       613531                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       613531                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       613531                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.043196                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.043196                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.043196                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.043196                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 53727.737529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53727.737529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 53727.737529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53727.737529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    13.944444                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25314                       # number of writebacks
system.cpu2.icache.writebacks::total            25314                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1188                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1188                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1188                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1188                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25314                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25314                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25314                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25314                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1334917000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1334917000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1334917000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1334917000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.041260                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.041260                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.041260                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.041260                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 52734.336731                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52734.336731                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 52734.336731                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52734.336731                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25314                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       587029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         587029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26502                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26502                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1423892500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1423892500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       613531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       613531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.043196                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.043196                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 53727.737529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53727.737529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1188                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1188                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25314                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25314                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1334917000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1334917000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.041260                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.041260                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 52734.336731                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52734.336731                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             630507                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25346                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            24.875996                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1252376                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1252376                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      5635845                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5635845                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      5635845                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5635845                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6739275                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6739275                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6739275                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6739275                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 398841486669                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 398841486669                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 398841486669                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 398841486669                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12375120                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12375120                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12375120                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12375120                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.544583                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.544583                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.544583                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.544583                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 59181.660738                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59181.660738                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 59181.660738                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59181.660738                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     19464635                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        17948                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           741923                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            357                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    26.235384                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    50.274510                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1730590                       # number of writebacks
system.cpu2.dcache.writebacks::total          1730590                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5001080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5001080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5001080                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5001080                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1738195                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1738195                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1738195                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1738195                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  94469142675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  94469142675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  94469142675                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  94469142675                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.140459                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.140459                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.140459                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.140459                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 54348.990001                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54348.990001                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 54348.990001                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 54348.990001                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1730590                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5323719                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5323719                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6542024                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6542024                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 382347702500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 382347702500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11865743                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11865743                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.551337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.551337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 58444.863929                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58444.863929                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4832993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4832993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1709031                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1709031                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  92129247000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  92129247000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.144031                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.144031                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 53907.300102                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53907.300102                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       312126                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        312126                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197251                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197251                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  16493784169                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16493784169                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       509377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       509377                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 83618.253743                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83618.253743                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       168087                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       168087                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29164                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29164                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2339895675                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2339895675                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.057254                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057254                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 80232.330099                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80232.330099                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         4937                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4937                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1592                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1592                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     47993000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     47993000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.243835                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.243835                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30146.356784                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30146.356784                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          339                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          339                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1253                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1253                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     31576500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     31576500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.191913                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.191913                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25200.718276                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25200.718276                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2231                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2231                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2282                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2282                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     19099000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19099000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4513                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4513                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.505650                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.505650                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8369.412796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8369.412796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2176                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2176                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17364000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17364000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.482163                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.482163                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7979.779412                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7979.779412                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5062000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5062000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4621000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4621000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1605                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1605                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         6793                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         6793                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    155513000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    155513000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         8398                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         8398                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.808883                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.808883                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22893.125276                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22893.125276                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         6793                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         6793                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    148720000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    148720000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.808883                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.808883                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21893.125276                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21893.125276                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.086378                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7395274                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1743154                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.242467                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.086378                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.971449                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971449                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         26532242                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        26532242                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3004                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1503                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4675300.399202                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7944949.701439                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1503    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69515000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1503                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    43959666000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7026976500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       584704                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          584704                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       584704                       # number of overall hits
system.cpu3.icache.overall_hits::total         584704                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25689                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25689                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25689                       # number of overall misses
system.cpu3.icache.overall_misses::total        25689                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1350592000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1350592000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1350592000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1350592000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       610393                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       610393                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       610393                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       610393                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.042086                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.042086                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.042086                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.042086                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52574.720698                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52574.720698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52574.720698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52574.720698                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    13.888889                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24453                       # number of writebacks
system.cpu3.icache.writebacks::total            24453                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1236                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1236                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24453                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24453                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24453                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24453                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1261543500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1261543500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1261543500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1261543500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.040061                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.040061                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.040061                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.040061                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51590.541038                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51590.541038                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51590.541038                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51590.541038                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24453                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       584704                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         584704                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25689                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25689                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1350592000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1350592000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       610393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       610393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.042086                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.042086                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52574.720698                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52574.720698                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24453                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24453                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1261543500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1261543500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.040061                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.040061                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51590.541038                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51590.541038                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             623379                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24485                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            25.459628                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1245239                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1245239                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5561252                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5561252                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5561252                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5561252                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6726849                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6726849                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6726849                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6726849                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 401262372917                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 401262372917                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 401262372917                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 401262372917                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     12288101                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     12288101                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     12288101                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     12288101                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.547428                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.547428                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.547428                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.547428                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 59650.866686                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59650.866686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 59650.866686                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59650.866686                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     20576805                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19604                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           772054                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            354                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    26.652028                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    55.378531                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1755686                       # number of writebacks
system.cpu3.dcache.writebacks::total          1755686                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4962817                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4962817                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4962817                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4962817                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1764032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1764032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1764032                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1764032                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  96400061009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  96400061009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  96400061009                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  96400061009                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.143556                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.143556                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.143556                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.143556                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 54647.569324                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54647.569324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 54647.569324                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54647.569324                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1755685                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5259975                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5259975                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6521619                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6521619                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 382673923500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 382673923500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     11781594                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11781594                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.553543                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.553543                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 58677.749114                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 58677.749114                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4787495                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4787495                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1734124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1734124                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  93881261000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  93881261000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147189                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147189                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 54137.570900                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54137.570900                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       301277                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        301277                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       205230                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       205230                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  18588449417                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18588449417                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       506507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       506507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.405187                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.405187                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90573.743688                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90573.743688                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       175322                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       175322                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29908                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29908                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2518800009                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2518800009                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.059048                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.059048                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 84218.269660                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84218.269660                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4925                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4925                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1441                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1441                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44352000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44352000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.226359                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.226359                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30778.625954                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30778.625954                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          219                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          219                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1222                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1222                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     34678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     34678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.191957                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.191957                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 28378.068740                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28378.068740                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2255                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2255                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2144                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2144                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     16708500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16708500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.487383                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.487383                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7793.143657                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7793.143657                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2040                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2040                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     15024500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15024500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.463742                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.463742                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7364.950980                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7364.950980                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3938500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3938500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3582500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3582500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1630                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1630                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         6532                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         6532                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    151684000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    151684000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         8162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         8162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.800294                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.800294                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23221.677893                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23221.677893                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         6529                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         6529                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    145152000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    145152000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.799926                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.799926                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22231.888497                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22231.888497                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.097506                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7346109                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1768003                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.155032                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.097506                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.971797                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.971797                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         26382033                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        26382033                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1154                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          577                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1007257.365685                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   816495.589576                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          577    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4163500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            577                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    50405455000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    581187500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       786159                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          786159                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       786159                       # number of overall hits
system.cpu0.icache.overall_hits::total         786159                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       114445                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        114445                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       114445                       # number of overall misses
system.cpu0.icache.overall_misses::total       114445                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8166612998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8166612998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8166612998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8166612998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       900604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       900604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       900604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       900604                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127076                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127076                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127076                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127076                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71358.407951                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71358.407951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71358.407951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71358.407951                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1634                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.062500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107664                       # number of writebacks
system.cpu0.icache.writebacks::total           107664                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6781                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6781                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6781                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6781                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107664                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107664                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107664                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107664                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7657556498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7657556498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7657556498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7657556498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119546                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119546                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119546                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119546                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71124.577370                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71124.577370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71124.577370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71124.577370                       # average overall mshr miss latency
system.cpu0.icache.replacements                107664                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       786159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         786159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       114445                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       114445                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8166612998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8166612998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       900604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       900604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127076                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127076                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71358.407951                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71358.407951                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6781                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6781                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107664                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107664                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7657556498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7657556498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71124.577370                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71124.577370                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             893994                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107696                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.301088                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1908872                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1908872                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      6600211                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6600211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      6600211                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6600211                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6591458                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6591458                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6591458                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6591458                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 398343024954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 398343024954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 398343024954                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 398343024954                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13191669                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13191669                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13191669                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13191669                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.499668                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.499668                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.499668                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.499668                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60433.219017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60433.219017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60433.219017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60433.219017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17130423                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18768                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           655036                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            471                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    26.151880                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.847134                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1672253                       # number of writebacks
system.cpu0.dcache.writebacks::total          1672253                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4912796                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4912796                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4912796                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4912796                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1678662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1678662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1678662                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1678662                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  93145993377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  93145993377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  93145993377                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  93145993377                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.127252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.127252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.127252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.127252                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55488.236093                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55488.236093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55488.236093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55488.236093                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1672253                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6090159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6090159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6320220                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6320220                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 377709370000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 377709370000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12410379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12410379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.509269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.509269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59762.060498                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59762.060498                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4693267                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4693267                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1626953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1626953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89065038000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89065038000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.131096                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.131096                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 54743.460936                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54743.460936                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       510052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        510052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       271238                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       271238                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20633654954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20633654954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       781290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       781290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.347167                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.347167                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76072.139427                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76072.139427                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       219529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       219529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        51709                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        51709                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4080955377                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4080955377                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78921.568334                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78921.568334                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         6458                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6458                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42405500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42405500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.131639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.131639                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43315.117467                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43315.117467                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          778                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          778                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          201                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027027                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027027                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6985.074627                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6985.074627                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4401                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4401                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1911                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1911                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10294000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10294000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.302757                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.302757                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5386.708530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5386.708530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1848                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1848                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8517000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8517000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.292776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.292776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4608.766234                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4608.766234                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       950500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       950500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       879500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       879500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3497                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3497                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         5899                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         5899                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    194240500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    194240500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9396                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9396                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.627820                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.627820                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32927.699610                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32927.699610                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         5898                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         5898                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    188341500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    188341500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.627714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.627714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31933.112920                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31933.112920                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.875474                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8303633                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1681147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.939266                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.875474                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28110744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28110744                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               17379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              770391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              841021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              830754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              842226                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3336174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              17379                       # number of overall hits
system.l2.overall_hits::.cpu0.data             770391                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10805                       # number of overall hits
system.l2.overall_hits::.cpu1.data             841021                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11887                       # number of overall hits
system.l2.overall_hits::.cpu2.data             830754                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11711                       # number of overall hits
system.l2.overall_hits::.cpu3.data             842226                       # number of overall hits
system.l2.overall_hits::total                 3336174                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             90286                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            898908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            912913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            901959                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            914427                       # number of demand (read+write) misses
system.l2.demand_misses::total                3758764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            90286                       # number of overall misses
system.l2.overall_misses::.cpu0.data           898908                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14102                       # number of overall misses
system.l2.overall_misses::.cpu1.data           912913                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13427                       # number of overall misses
system.l2.overall_misses::.cpu2.data           901959                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12742                       # number of overall misses
system.l2.overall_misses::.cpu3.data           914427                       # number of overall misses
system.l2.overall_misses::total               3758764                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7289919500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  80569182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1239255500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82071233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1153089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  81081103499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1083641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  82826759499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     337314183498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7289919500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  80569182000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1239255500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82071233000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1153089500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  81081103499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1083641000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  82826759499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    337314183498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1669299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1753934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25314                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1732713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1756653                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7094938                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1669299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1753934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25314                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1732713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1756653                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7094938                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.838583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.538494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.566186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.520494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.530418                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.520547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.521081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.520551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529781                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.838583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.538494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.566186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.520494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.530418                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.520547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.521081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.520551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529781                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80742.523758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89630.064478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87877.996029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89900.388098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85878.416623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 89894.444757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85044.812431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 90577.771106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89740.718890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80742.523758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89630.064478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87877.996029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89900.388098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85878.416623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 89894.444757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85044.812431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 90577.771106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89740.718890                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              218442                       # number of writebacks
system.l2.writebacks::total                    218442                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          50385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          57275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3998                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          57204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3545                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57077                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              233755                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         50385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         57275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3998                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         57204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3545                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57077                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             233755                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        89568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       848523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       855638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       844755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       857350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3525009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        89568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       848523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       855638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       844755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       857350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3525009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6348433010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  69461515508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    880478001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70476884011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    763141002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  69614102005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    724915505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  71241906004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 289511375046                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6348433010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  69461515508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    880478001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70476884011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    763141002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  69614102005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    724915505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  71241906004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 289511375046                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.831914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.508311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.423536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.487839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.372482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.487533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.376109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.488059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.496834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.831914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.508311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.423536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.487839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.372482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.487533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.376109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.488059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.496834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70878.360687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81861.676711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83465.541852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82367.641469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80935.518295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 82407.445952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 78820.866043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 83095.475598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82130.676843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70878.360687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81861.676711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83465.541852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82367.641469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80935.518295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 82407.445952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 78820.866043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 83095.475598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82130.676843                       # average overall mshr miss latency
system.l2.replacements                        5929065                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       330410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           330410                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       330410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       330410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3022684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3022684                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3022684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3022684                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             297                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             706                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             678                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             648                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2329                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           368                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           438                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1557                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1569000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1381500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1473000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1430500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5854000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1066                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1039                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3886                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.553383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.337711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.392473                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.376323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400669                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4263.586957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3837.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3363.013699                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3658.567775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3759.794477                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          367                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          359                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          437                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          390                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1553                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7302998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      8803499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7837000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31183997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.551880                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.336773                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.391577                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.375361                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.399640                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19899.177112                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20168.523677                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20145.306636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20094.871795                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20079.843529                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           335                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           271                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           217                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                850                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          269                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          320                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              944                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1157000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1680000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1702000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2021500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6560500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          604                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          591                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          475                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1794                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.782258                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.445364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.541455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.543158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.526198                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11927.835052                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6245.353160                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5318.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  7835.271318                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6949.682203                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          268                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          319                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          255                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          939                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1967499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5446000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6496500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5434999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19344998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.782258                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.443709                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.539763                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.536842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.523411                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20283.494845                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20320.895522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20365.203762                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21313.721569                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20601.701810                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          22505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          22428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              111940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4056111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2280029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2288822000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2462466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11087428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        50277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        29584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        29555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        29558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            138974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.888160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.755577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.761462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.758779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90834.214180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102001.028945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101702.821595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109794.275013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99047.954261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        44654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        22353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        22505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        22428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         111940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3609570501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2056499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2063771501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2238186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9968027002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.888160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.755577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.761462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.758779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80834.203005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92001.028945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 91702.799422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99794.275013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89047.945346                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         17379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        90286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           130557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7289919500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1239255500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1153089500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1083641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10765905500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.838583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.566186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.530418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.521081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.716012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80742.523758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87877.996029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85878.416623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85044.812431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82461.342555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          718                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3553                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3998                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3545                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11814                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        89568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       118743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6348433010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    880478001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    763141002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    724915505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8716967518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.831914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.423536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.372482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.376109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.651221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70878.360687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83465.541852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80935.518295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 78820.866043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73410.369605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       764768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       833790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       823704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       835096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3257358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       854254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       890560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       879454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       891999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3516267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  76513071000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79791204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  78792281499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  80364293499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 315460849998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1619022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1724350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1703158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1727095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6773625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.527636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.516461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.516367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.516474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.519112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89567.120552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89596.662774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 89592.271454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 90094.600441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89714.703121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        50385                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        57275                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        57204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        57077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       221941                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       803869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       833285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       822250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       834922                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3294326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  65851945007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68420385011                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  67550330504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  69003720004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 270826380526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.496515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.483246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.482780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.483426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.486346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81918.751696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82109.224348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 82153.031929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 82646.905943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82209.951452                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    10217989                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5929129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.723354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.334535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.446831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.200952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.312425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.375253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.273606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.327389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.259333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.469676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.395852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.053857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.130115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.132339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89559017                       # Number of tag accesses
system.l2.tags.data_accesses                 89559017                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5732352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      54305472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        675136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54760768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        603456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      54064256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        588608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54870336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          225600384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5732352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       675136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       603456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       588608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7599552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13980288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13980288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          89568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         848523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         855637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         844754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         857349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3525006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       218442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             218442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        112428505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1065092137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13241429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1074021848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         11835570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1060361172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         11544357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1076170803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4424695821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    112428505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13241429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     11835570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     11544357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        149049861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      274195109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            274195109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      274195109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       112428505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1065092137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13241429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1074021848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        11835570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1060361172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        11544357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1076170803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4698890930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    171011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     89569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    832436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    842134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    830493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    844133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000302212750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6341451                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             161284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3525007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     218442                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3525007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   218442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  57067                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47431                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             89555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            165660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            160098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            160409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            372267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1261550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            313290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            88695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77840668750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17339700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142864543750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22445.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41195.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2927603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  153272                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3525007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               218442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  453273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  655284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  684086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  587379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  431307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  284210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  171570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   96810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   50581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   24664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       558086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    417.309160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.459544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.448012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170974     30.64%     30.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       111207     19.93%     50.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54244      9.72%     60.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31983      5.73%     66.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19037      3.41%     69.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13940      2.50%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11231      2.01%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8428      1.51%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       137042     24.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       558086                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     325.873614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    142.221831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    428.096334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6171     57.99%     57.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          884      8.31%     66.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          815      7.66%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          399      3.75%     77.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          132      1.24%     78.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          258      2.42%     81.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          380      3.57%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          475      4.46%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          390      3.66%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          270      2.54%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          158      1.48%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          113      1.06%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           69      0.65%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           57      0.54%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           53      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           15      0.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.390865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10274     96.54%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      0.67%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              241      2.26%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.39%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221948160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3652288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10944704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               225600448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13980288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4353.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4424.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    274.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50986722500                       # Total gap between requests
system.mem_ctrls.avgGap                      13620.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5732416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53275904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       675136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53896576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       603456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     53151552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       588608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     54024512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10944704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 112429760.402442663908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1044899240.031347513199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13241428.870316378772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1057072467.558537602425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 11835570.463381659240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1042460326.741459846497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 11544356.936230896041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1059581673.768771886826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214658260.739565283060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        89569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       848523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       855637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       844754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       857349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       218442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2643590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34199204500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    439636500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34859841000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    368735000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34459393250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    340308750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  35553834500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1271548482500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29514.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40304.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41675.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40741.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39106.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     40792.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37002.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     41469.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5820989.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            907272660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            482245830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6854599920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          206894700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4025277360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22544132700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        594337920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35614761090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        698.511597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1240281250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1702740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48043621250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3077382840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1635690540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17906484540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          685782720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4025277360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23135790990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         96099360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50562508350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        991.681465                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     64688500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1702740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49219214000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2840                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4929493.314567                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8098507.082846                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1421    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69701500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    43981832500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7004810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       576407                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          576407                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       576407                       # number of overall hits
system.cpu1.icache.overall_hits::total         576407                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26161                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26161                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26161                       # number of overall misses
system.cpu1.icache.overall_misses::total        26161                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1502036499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1502036499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1502036499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1502036499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       602568                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       602568                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       602568                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       602568                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.043416                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.043416                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.043416                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.043416                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57415.102595                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57415.102595                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57415.102595                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57415.102595                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          790                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.214286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24907                       # number of writebacks
system.cpu1.icache.writebacks::total            24907                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1254                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1254                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1254                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1254                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24907                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24907                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24907                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24907                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1407812999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1407812999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1407812999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1407812999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.041335                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.041335                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.041335                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.041335                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56522.784719                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56522.784719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56522.784719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56522.784719                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24907                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       576407                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         576407                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26161                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26161                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1502036499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1502036499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       602568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       602568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.043416                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.043416                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57415.102595                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57415.102595                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1254                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1254                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24907                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24907                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1407812999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1407812999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.041335                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.041335                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56522.784719                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56522.784719                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             617478                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24939                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            24.759533                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1230043                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1230043                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5527145                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5527145                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5527145                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5527145                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6785708                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6785708                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6785708                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6785708                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 398028187519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 398028187519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 398028187519                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 398028187519                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12312853                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12312853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12312853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12312853                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.551108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.551108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.551108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.551108                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58656.839864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58656.839864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58656.839864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58656.839864                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     20136509                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18876                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           762104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            323                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.422259                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.439628                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1751576                       # number of writebacks
system.cpu1.dcache.writebacks::total          1751576                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5026394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5026394                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5026394                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5026394                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1759314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1759314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1759314                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1759314                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  95616012998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  95616012998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  95616012998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  95616012998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.142884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.142884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.142884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.142884                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 54348.463661                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54348.463661                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 54348.463661                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54348.463661                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1751576                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5223670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5223670                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6584568                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6584568                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 381513995500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 381513995500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11808238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11808238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.557625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.557625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57940.626553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57940.626553                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4854465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4854465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1730103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1730103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  93278995000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  93278995000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53915.284235                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53915.284235                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       303475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        303475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       201140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       201140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  16514192019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16514192019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       504615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       504615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398601                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82102.973148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82102.973148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       171929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       171929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29211                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29211                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2337017998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2337017998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.057888                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057888                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80004.724179                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80004.724179                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4769                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4769                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1509                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1509                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     53251500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     53251500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         6278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.240363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35289.264414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35289.264414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          326                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          326                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1183                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1183                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     32533000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     32533000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.188436                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.188436                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27500.422654                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27500.422654                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2200                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2200                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18189000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18189000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4521                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4521                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.486618                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.486618                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8267.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8267.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     16459000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16459000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.465384                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.465384                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7822.718631                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7822.718631                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4056000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4056000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3682000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3682000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1588                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1588                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         6499                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         6499                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    149757000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    149757000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8087                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8087                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.803635                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.803635                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23043.083551                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23043.083551                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         6497                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         6497                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    143258000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    143258000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.803388                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.803388                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22049.869170                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22049.869170                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.167173                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7307400                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1764071                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.142350                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.167173                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.973974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26427521                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26427521                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50986642500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6985604                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       548852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6762027                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5710623                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15649                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6926                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          22575                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1242                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           151736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          151736                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6803282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       322993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5029280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5276443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5213612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5287877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21354227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13780992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    213859136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3188096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    224352640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3240192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    221651200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3129984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    224789632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              907991872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5989621                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16774592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13090244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.930270                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.029556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5744336     43.88%     43.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4027667     30.77%     74.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1973232     15.07%     89.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1176706      8.99%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 168303      1.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13090244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14219419651                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2667815183                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40016295                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2705237704                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38504875                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2571274530                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161960861                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2699042316                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39207360                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
