
*** Running vivado
    with args -log vb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vb.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vb.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Command: synth_design -top vb -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25977 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.734 ; gain = 136.086 ; free physical = 1100 ; free virtual = 3887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vb' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/rgb2ycbcr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (1#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/rgb2ycbcr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'binarisation_0' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/binarisation_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'binarisation_0' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/binarisation_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'center_seeker' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/center_seeker.v:3]
	Parameter IMG_H bound to: 64 - type: integer 
	Parameter IMG_W bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'core_adder' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/core_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'divider_32_20_0' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/divider_32_20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20_0' (3#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/divider_32_20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'core_adder' (4#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/core_adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'center_seeker' (5#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/center_seeker.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_shape' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/draw_shape.v:3]
	Parameter IMG_W bound to: 64 - type: integer 
	Parameter IMG_H bound to: 64 - type: integer 
	Parameter overall_delay bound to: 7 - type: integer 
	Parameter radius_sq bound to: 24'b000000000000000000100100 
INFO: [Synth 8-638] synthesizing module 'delay' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'sub_11u_11u' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/sub_11u_11u_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_11u_11u' (7#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/sub_11u_11u_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mul_12s_12s' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/mul_12s_12s_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mul_12s_12s' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/mul_12s_12s_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sum_24u_24u' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/sum_24u_24u_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sum_24u_24u' (9#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/sum_24u_24u_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'draw_shape' (10#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/draw_shape.v:3]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/multiplexer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (11#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/realtime/multiplexer_stub.v:6]
WARNING: [Synth 8-3848] Net mux_pixel_in[4] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:95]
WARNING: [Synth 8-3848] Net mux_pixel_in[5] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:95]
WARNING: [Synth 8-3848] Net mux_pixel_in[6] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:95]
WARNING: [Synth 8-3848] Net mux_pixel_in[7] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:95]
INFO: [Synth 8-256] done synthesizing module 'vb' (12#1) [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:23]
WARNING: [Synth 8-3331] design center_seeker has unconnected port h_sync_in
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design center_seeker has unconnected port pixel_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.203 ; gain = 176.555 ; free physical = 1057 ; free virtual = 3844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.203 ; gain = 176.555 ; free physical = 1057 ; free virtual = 3844
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'binarisation_0' instantiated as 'binarisation' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:60]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'divider_32_20_0' instantiated as 'centr/core_add/div_x'. 2 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/core_adder.v:32]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'mul_12s_12s' instantiated as 'ds/x_mul'. 2 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/draw_shape.v:62]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'multiplexer' instantiated as 'multi' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:101]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rgb2ycbcr_0' instantiated as 'rgb2ycbcr' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/vb.v:48]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sub_11u_11u' instantiated as 'ds/x_sub'. 2 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/draw_shape.v:57]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sum_24u_24u' instantiated as 'ds/sum' [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/new/draw_shape.v:66]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp/multiplexer_in_context.xdc] for cell 'multi'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp/multiplexer_in_context.xdc] for cell 'multi'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_2/binarisation_0_in_context.xdc] for cell 'binarisation'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_2/binarisation_0_in_context.xdc] for cell 'binarisation'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_3/rgb2ycbcr_0_in_context.xdc] for cell 'rgb2ycbcr'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_3/rgb2ycbcr_0_in_context.xdc] for cell 'rgb2ycbcr'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_4/divider_32_20_0_in_context.xdc] for cell 'centr/core_add/div_x'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_4/divider_32_20_0_in_context.xdc] for cell 'centr/core_add/div_x'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_4/divider_32_20_0_in_context.xdc] for cell 'centr/core_add/div_y'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_4/divider_32_20_0_in_context.xdc] for cell 'centr/core_add/div_y'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_5/mul_12s_12s_in_context.xdc] for cell 'ds/x_mul'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_5/mul_12s_12s_in_context.xdc] for cell 'ds/x_mul'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_5/mul_12s_12s_in_context.xdc] for cell 'ds/y_mul'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_5/mul_12s_12s_in_context.xdc] for cell 'ds/y_mul'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_6/sub_11u_11u_in_context.xdc] for cell 'ds/x_sub'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_6/sub_11u_11u_in_context.xdc] for cell 'ds/x_sub'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_6/sub_11u_11u_in_context.xdc] for cell 'ds/y_sub'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_6/sub_11u_11u_in_context.xdc] for cell 'ds/y_sub'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_7/sum_24u_24u_in_context.xdc] for cell 'ds/sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/.Xil/Vivado-25973-mothership/dcp_7/sum_24u_24u_in_context.xdc] for cell 'ds/sum'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.594 ; gain = 0.000 ; free physical = 899 ; free virtual = 3686
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 898 ; free virtual = 3685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 898 ; free virtual = 3685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 898 ; free virtual = 3685
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 883 ; free virtual = 3670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 7     
	               11 Bit    Registers := 34    
	                3 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module center_seeker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 7     
Module delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 7     
Module delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 7     
Module delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 7     
Module delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 7     
Module delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 7     
Module draw_shape 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "centr/y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ds/y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 866 ; free virtual = 3653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 826 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 826 ; free virtual = 3613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (centr/x_pos_reg[10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (centr/x_pos_reg[9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (centr/x_pos_reg[8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (centr/x_pos_reg[7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (centr/x_pos_reg[6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_reg[10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_reg[9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_reg[8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_reg[7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_reg[6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[0][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[0][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[0][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[0][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[0][6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[1][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[1][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[1][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[1][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[1][6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[2][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[2][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[2][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[2][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[2][6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[3][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[3][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[3][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[3][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[3][6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[4][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[4][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[4][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[4][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[4][6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[5][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[5][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[5][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[5][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[5][6]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[6][10]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[6][9]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[6][8]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[6][7]) is unused and will be removed from module vb.
WARNING: [Synth 8-3332] Sequential element (ds/x_pos_del/delay_line_reg[6][6]) is unused and will be removed from module vb.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 806 ; free virtual = 3593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[191]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[190]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[189]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[188]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[187]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[186]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[185]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[184]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[183]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[182]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[181]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[180]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[179]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[178]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[177]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[176]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[175]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[174]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[173]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[172]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[171]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[170]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[169]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[168]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[167]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[166]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[165]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[164]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[163]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[162]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[161]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[160]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[159]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[158]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[157]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[156]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[155]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[154]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[153]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[152]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[151]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[150]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[149]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[148]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[147]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[146]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[145]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[144]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[143]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[142]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[141]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[140]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[139]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[138]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[137]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[136]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[135]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[134]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[133]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[132]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[131]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[130]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[129]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[128]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[127]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[126]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[125]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[124]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[123]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[122]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[121]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[120]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[119]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[118]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[117]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[116]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[115]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[114]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[113]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[112]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[111]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[110]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[109]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[108]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[107]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[106]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[105]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[104]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[103]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[102]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[101]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[100]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[99]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[98]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[97]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin in[96]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin h_sync_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin h_sync_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin h_sync_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module multi has unconnected pin h_sync_in[4]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vb          | ds/y_pos_del/delay_line_reg[6][10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vb          | ds/prev_y_del/delay_line_reg[6][10] | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vb          | ds/x_pos_del/delay_line_reg[6][5]   | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|vb          | ds/prev_x_del/delay_line_reg[6][10] | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vb          | ds/pixel_del/delay_line_reg[6][23]  | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|vb          | ds/sync_del/delay_line_reg[6][2]    | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |rgb2ycbcr_0     |         1|
|2     |binarisation_0  |         1|
|3     |multiplexer     |         1|
|4     |divider_32_20_0 |         2|
|5     |sub_11u_11u     |         2|
|6     |mul_12s_12s     |         2|
|7     |sum_24u_24u     |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |binarisation_0     |     1|
|2     |divider_32_20_0    |     1|
|3     |divider_32_20_0__1 |     1|
|4     |mul_12s_12s        |     1|
|5     |mul_12s_12s__1     |     1|
|6     |multiplexer        |     1|
|7     |rgb2ycbcr_0        |     1|
|8     |sub_11u_11u        |     1|
|9     |sub_11u_11u__1     |     1|
|10    |sum_24u_24u        |     1|
|11    |BUFG               |     1|
|12    |CARRY4             |    23|
|13    |LUT1               |    71|
|14    |LUT2               |    24|
|15    |LUT3               |    10|
|16    |LUT4               |    34|
|17    |LUT5               |    11|
|18    |LUT6               |    13|
|19    |SRL16E             |    66|
|20    |FDRE               |   206|
|21    |IBUF               |    31|
|22    |OBUF               |    27|
+------+-------------------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   760|
|2     |  centr        |center_seeker         |   293|
|3     |    core_add   |core_adder            |   256|
|4     |  ds           |draw_shape            |   327|
|5     |    pixel_del  |delay__parameterized4 |    64|
|6     |    prev_x_del |delay__parameterized2 |    34|
|7     |    prev_y_del |delay__parameterized3 |    26|
|8     |    sync_del   |delay                 |     6|
|9     |    x_pos_del  |delay__parameterized0 |    12|
|10    |    y_pos_del  |delay__parameterized1 |    22|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.594 ; gain = 465.945 ; free physical = 805 ; free virtual = 3592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 108 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.594 ; gain = 96.465 ; free physical = 805 ; free virtual = 3592
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1397.602 ; gain = 465.953 ; free physical = 805 ; free virtual = 3592
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 81 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.602 ; gain = 398.449 ; free physical = 802 ; free virtual = 3588
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.runs/synth_1/vb.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1421.605 ; gain = 0.000 ; free physical = 801 ; free virtual = 3588
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 02:29:54 2017...
