#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 08 12:23:16 2018
# Process ID: 8492
# Current directory: C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.runs/synth_1
# Command line: vivado.exe -log button_to_count_TOP.vds -mode batch -messageDb vivado.pb -notrace -source button_to_count_TOP.tcl
# Log file: C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.runs/synth_1/button_to_count_TOP.vds
# Journal file: C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source button_to_count_TOP.tcl -notrace
Command: synth_design -top button_to_count_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 740 
WARNING: [Synth 8-2611] redeclaration of ansi port LED is not allowed [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count.v:39]
WARNING: [Synth 8-976] LED has already been declared [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count.v:39]
WARNING: [Synth 8-2654] second declaration of LED ignored [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count.v:39]
INFO: [Synth 8-994] LED is declared here [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 283.215 ; gain = 75.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'button_to_count_TOP' [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'my_clk_gen' [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/my_clk_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_clk_gen' (1#1) [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/my_clk_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncing' [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/debouncing.v:23]
INFO: [Synth 8-638] synthesizing module 'my_dff' [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/my_dff.v:24]
INFO: [Synth 8-256] done synthesizing module 'my_dff' (2#1) [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/my_dff.v:24]
INFO: [Synth 8-256] done synthesizing module 'debouncing' (3#1) [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/debouncing.v:23]
INFO: [Synth 8-638] synthesizing module 'button_to_count' [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count.v:23]
INFO: [Synth 8-256] done synthesizing module 'button_to_count' (4#1) [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count.v:23]
INFO: [Synth 8-256] done synthesizing module 'button_to_count_TOP' (5#1) [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/button_count.srcs/sources_1/new/button_to_count_TOP.v:23]
WARNING: [Synth 8-3331] design button_to_count has unconnected port slow_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 301.031 ; gain = 93.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 301.031 ; gain = 93.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/Basys3_Master-raw.xdc]
Finished Parsing XDC File [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/Basys3_Master-raw.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanhan/Desktop/NUS/1718 Sem 2/TEE2020 DIGITAL FUNDAMENTALS/Vivado_lab/button_count/Basys3_Master-raw.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/button_to_count_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/button_to_count_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 584.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module button_to_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 584.051 ; gain = 376.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 584.051 ; gain = 376.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.051 ; gain = 376.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    25|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |LUT6   |     6|
|9     |FDRE   |    35|
|10    |IBUF   |     2|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |    91|
|2     |  debounced |debouncing      |     3|
|3     |    dff1    |my_dff          |     2|
|4     |    dff2    |my_dff_0        |     1|
|5     |  lightup   |button_to_count |    17|
|6     |  slowdown  |my_clk_gen      |    60|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 584.051 ; gain = 93.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 584.051 ; gain = 376.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 584.051 ; gain = 376.707
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 584.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 08 12:24:23 2018...
