# Reading pref.tcl
# do Lab06_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06 {C:/OITWinter2022/DigitalSystemsDesign1/Lab06/Lab06.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:21 on Mar 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06" C:/OITWinter2022/DigitalSystemsDesign1/Lab06/Lab06.v 
# -- Compiling module Lab06
# 
# Top level modules:
# 	Lab06
# End time: 12:10:21 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06 {C:/OITWinter2022/DigitalSystemsDesign1/Lab06/clk_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:21 on Mar 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06" C:/OITWinter2022/DigitalSystemsDesign1/Lab06/clk_divider.v 
# -- Compiling module clk_divider
# 
# Top level modules:
# 	clk_divider
# End time: 12:10:21 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06 {C:/OITWinter2022/DigitalSystemsDesign1/Lab06/receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:21 on Mar 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06" C:/OITWinter2022/DigitalSystemsDesign1/Lab06/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 12:10:21 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06 {C:/OITWinter2022/DigitalSystemsDesign1/Lab06/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:21 on Mar 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06" C:/OITWinter2022/DigitalSystemsDesign1/Lab06/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 12:10:21 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06 {C:/OITWinter2022/DigitalSystemsDesign1/Lab06/transmit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:21 on Mar 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06" C:/OITWinter2022/DigitalSystemsDesign1/Lab06/transmit.v 
# -- Compiling module transmit
# 
# Top level modules:
# 	transmit
# End time: 12:10:21 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06 {C:/OITWinter2022/DigitalSystemsDesign1/Lab06/to_upper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:22 on Mar 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/OITWinter2022/DigitalSystemsDesign1/Lab06" C:/OITWinter2022/DigitalSystemsDesign1/Lab06/to_upper.v 
# -- Compiling module to_upper
# 
# Top level modules:
# 	to_upper
# End time: 12:10:22 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
CD ..
# invalid command name "CD"
cd ..
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
cd ..
cd ModelSim
do to_upper_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:46 on Mar 11,2022
# vlog -reportprogress 300 ../Lab06.v ../clk_divider.v ../display.v ../receiver.v ../to_upper.v ../transmit.v 
# -- Compiling module Lab06
# -- Compiling module clk_divider
# -- Compiling module display
# -- Compiling module receiver
# -- Compiling module to_upper
# -- Compiling module transmit
# 
# Top level modules:
# 	Lab06
# End time: 12:11:46 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:11:46 on Mar 11,2022
# vlog -reportprogress 300 receiver_tb.v to_upper_tb.v transmit_tb.v 
# -- Compiling module receiver_tb
# -- Compiling module to_upper_tb
# -- Compiling module transmit_tb
# 
# Top level modules:
# 	receiver_tb
# 	to_upper_tb
# 	transmit_tb
# End time: 12:11:46 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.to_upper_tb -Lf 220model -Lf altera_mf_ver -Lf verilog 
# Start time: 12:11:46 on Mar 11,2022
# Loading work.to_upper_tb
# Loading work.to_upper
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'U1'.  Expected 5, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /to_upper_tb/U1 File: to_upper_tb.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'data_in'. The port definition is at: ../to_upper.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /to_upper_tb/U1 File: to_upper_tb.v Line: 11
# ** Warning: (vsim-3722) to_upper_tb.v(11): [TFMPC] - Missing connection for port 'new_data'.
# ** Warning: (vsim-3722) to_upper_tb.v(11): [TFMPC] - Missing connection for port 'data_out'.
# ** Warning: (vsim-3722) to_upper_tb.v(11): [TFMPC] - Missing connection for port 'transmit'.
do to_upper_tb.tcl
# End time: 12:18:25 on Mar 11,2022, Elapsed time: 0:06:39
# Errors: 0, Warnings: 5
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:18:25 on Mar 11,2022
# vlog -reportprogress 300 ../Lab06.v ../clk_divider.v ../display.v ../receiver.v ../to_upper.v ../transmit.v 
# -- Compiling module Lab06
# -- Compiling module clk_divider
# -- Compiling module display
# -- Compiling module receiver
# -- Compiling module to_upper
# -- Compiling module transmit
# 
# Top level modules:
# 	Lab06
# End time: 12:18:25 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:18:26 on Mar 11,2022
# vlog -reportprogress 300 receiver_tb.v to_upper_tb.v transmit_tb.v 
# -- Compiling module receiver_tb
# -- Compiling module to_upper_tb
# -- Compiling module transmit_tb
# 
# Top level modules:
# 	receiver_tb
# 	to_upper_tb
# 	transmit_tb
# End time: 12:18:26 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.to_upper_tb -Lf 220model -Lf altera_mf_ver -Lf verilog 
# Start time: 12:18:26 on Mar 11,2022
# Loading work.to_upper_tb
# Loading work.to_upper
do to_upper_tb.tcl
# End time: 12:26:36 on Mar 11,2022, Elapsed time: 0:08:10
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:36 on Mar 11,2022
# vlog -reportprogress 300 ../Lab06.v ../clk_divider.v ../display.v ../receiver.v ../to_upper.v ../transmit.v 
# -- Compiling module Lab06
# -- Compiling module clk_divider
# -- Compiling module display
# -- Compiling module receiver
# -- Compiling module to_upper
# -- Compiling module transmit
# 
# Top level modules:
# 	Lab06
# End time: 12:26:36 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:26:36 on Mar 11,2022
# vlog -reportprogress 300 receiver_tb.v to_upper_tb.v transmit_tb.v 
# -- Compiling module receiver_tb
# -- Compiling module to_upper_tb
# -- Compiling module transmit_tb
# 
# Top level modules:
# 	receiver_tb
# 	to_upper_tb
# 	transmit_tb
# End time: 12:26:36 on Mar 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.to_upper_tb -Lf 220model -Lf altera_mf_ver -Lf verilog 
# Start time: 12:26:37 on Mar 11,2022
# Loading work.to_upper_tb
# Loading work.to_upper
# End time: 12:26:58 on Mar 11,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
