#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 12 17:44:37 2017
# Process ID: 21227
# Current directory: /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_fadd_0_0_synth_1
# Command line: vivado -log design_1_fadd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fadd_0_0.tcl
# Log file: /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_fadd_0_0_synth_1/design_1_fadd_0_0.vds
# Journal file: /home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_fadd_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_fadd_0_0.tcl -notrace
Command: synth_design -top design_1_fadd_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21262 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.461 ; gain = 132.082 ; free physical = 8443 ; free virtual = 28916
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fadd_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/ip/design_1_fadd_0_0/synth/design_1_fadd_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'fadd' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:3]
INFO: [Synth 8-638] synthesizing module 'subadder' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:37]
INFO: [Synth 8-638] synthesizing module 'prencoder' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:146]
INFO: [Synth 8-256] done synthesizing module 'prencoder' (1#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:146]
INFO: [Synth 8-638] synthesizing module 'pencoder' [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:109]
INFO: [Synth 8-256] done synthesizing module 'pencoder' (2#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:109]
WARNING: [Synth 8-3848] Net ovf in module/entity subadder does not have driver. [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:45]
INFO: [Synth 8-256] done synthesizing module 'subadder' (3#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:37]
INFO: [Synth 8-256] done synthesizing module 'fadd' (4#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_fadd_0_0' (5#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.srcs/sources_1/bd/design_1/ip/design_1_fadd_0_0/synth/design_1_fadd_0_0.v:56]
WARNING: [Synth 8-3331] design subadder has unconnected port ovf
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.938 ; gain = 172.559 ; free physical = 8354 ; free virtual = 28829
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.938 ; gain = 172.559 ; free physical = 8354 ; free virtual = 28829
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1420.934 ; gain = 1.000 ; free physical = 8056 ; free virtual = 28549
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.934 ; gain = 485.555 ; free physical = 7921 ; free virtual = 28417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.934 ; gain = 485.555 ; free physical = 7921 ; free virtual = 28417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.934 ; gain = 485.555 ; free physical = 7921 ; free virtual = 28417
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:81]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tansei/Desktop/hardware_kadai/verilog/Task8/fadd.v:80]
INFO: [Synth 8-5546] ROM "lm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lm0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1420.934 ; gain = 485.555 ; free physical = 7917 ; free virtual = 28413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prencoder 
Detailed RTL Component Info : 
+---Muxes : 
	  31 Input      5 Bit        Muxes := 1     
Module pencoder 
Detailed RTL Component Info : 
+---Muxes : 
	  31 Input      5 Bit        Muxes := 1     
Module subadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lm0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design subadder has unconnected port ovf
WARNING: [Synth 8-3331] design fadd has unconnected port ovf
WARNING: [Synth 8-3331] design design_1_fadd_0_0 has unconnected port ovf
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.938 ; gain = 485.559 ; free physical = 7905 ; free virtual = 28409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1420.938 ; gain = 485.559 ; free physical = 8313 ; free virtual = 28822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1420.938 ; gain = 485.559 ; free physical = 8313 ; free virtual = 28821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.945 ; gain = 509.566 ; free physical = 8290 ; free virtual = 28798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    33|
|2     |LUT1   |    13|
|3     |LUT2   |    47|
|4     |LUT3   |   175|
|5     |LUT4   |   127|
|6     |LUT5   |   218|
|7     |LUT6   |   282|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   895|
|2     |  inst   |fadd     |   667|
|3     |    sa   |subadder |   655|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.949 ; gain = 509.570 ; free physical = 8289 ; free virtual = 28797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1444.949 ; gain = 116.488 ; free physical = 8289 ; free virtual = 28797
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.953 ; gain = 509.574 ; free physical = 8289 ; free virtual = 28797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1444.953 ; gain = 442.070 ; free physical = 8288 ; free virtual = 28796
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_fadd_0_0_synth_1/design_1_fadd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task8/test/test.runs/design_1_fadd_0_0_synth_1/design_1_fadd_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1468.961 ; gain = 0.000 ; free physical = 8281 ; free virtual = 28790
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 17:45:09 2017...
