module i_clean_rst(
  input rstt,
  input      rsti,
  input      clk,
  input  rsto
);

assert property(@(posedge clk) (rsti) |-> (rsto == 1)); assert property(@(posedge clk) (!rsti) |-> (rsto == 0)); assert property(@(posedge clk) (clk && rsti) |-> (rsto == 1));
endmodule