#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020a9e98d240 .scope module, "alu4_tb" "alu4_tb" 2 4;
 .timescale -9 -12;
v0000020a9e9ea030_0 .var "A", 3 0;
v0000020a9e9ebed0_0 .var "B", 3 0;
v0000020a9e9ea170_0 .net "Y", 3 0, v0000020a9e9e68f0_0;  1 drivers
v0000020a9e9eb390_0 .net "carry_out", 0 0, L_0000020a9e98ff40;  1 drivers
v0000020a9e9eb930_0 .var "expected_carry", 0 0;
v0000020a9e9eb430_0 .var "expected_diff", 4 0;
v0000020a9e9ea7b0_0 .var "expected_logic", 3 0;
v0000020a9e9eaad0_0 .var "expected_ovf", 0 0;
v0000020a9e9ea490_0 .var "expected_sign", 0 0;
v0000020a9e9eb110_0 .var "expected_sum", 4 0;
v0000020a9e9ebc50_0 .var "expected_zero", 0 0;
v0000020a9e9eba70_0 .var/i "i", 31 0;
v0000020a9e9eb7f0_0 .var/i "j", 31 0;
v0000020a9e9eab70_0 .var "op", 2 0;
v0000020a9e9ebbb0_0 .var/i "outfile", 31 0;
v0000020a9e9eadf0_0 .net "overflow", 0 0, L_0000020a9e98fae0;  1 drivers
v0000020a9e9ea530_0 .net "sign", 0 0, L_0000020a9e9ed050;  1 drivers
v0000020a9e9eb4d0_0 .net "zero", 0 0, L_0000020a9e9eed10;  1 drivers
S_0000020a9e9933c0 .scope module, "dut" "alu_4bit" 2 12, 3 4 0, S_0000020a9e98d240;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 4 "Y";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 1 "overflow";
v0000020a9e9e74d0_0 .net "A", 3 0, v0000020a9e9ea030_0;  1 drivers
v0000020a9e9eaf30_0 .net "B", 3 0, v0000020a9e9ebed0_0;  1 drivers
v0000020a9e9ea8f0_0 .net "Y", 3 0, v0000020a9e9e68f0_0;  alias, 1 drivers
v0000020a9e9ea990_0 .net "add_cout", 0 0, L_0000020a9e9ea670;  1 drivers
v0000020a9e9eb2f0_0 .net "add_ovf", 0 0, L_0000020a9e98fdf0;  1 drivers
v0000020a9e9eafd0_0 .net "add_res", 3 0, L_0000020a9e9eac10;  1 drivers
v0000020a9e9ea3f0_0 .net "and_r", 3 0, L_0000020a9e98f8b0;  1 drivers
v0000020a9e9ebe30_0 .net "arith_carry_borrow", 0 0, v0000020a9e9e7250_0;  1 drivers
v0000020a9e9eaa30_0 .net "arith_overflow", 0 0, v0000020a9e9e7c50_0;  1 drivers
v0000020a9e9ea710_0 .net "carry_out", 0 0, L_0000020a9e98ff40;  alias, 1 drivers
v0000020a9e9ea350_0 .net "op", 2 0, v0000020a9e9eab70_0;  1 drivers
v0000020a9e9ea0d0_0 .net "or_r", 3 0, L_0000020a9e98f6f0;  1 drivers
v0000020a9e9ea850_0 .net "overflow", 0 0, L_0000020a9e98fae0;  alias, 1 drivers
v0000020a9e9ea210_0 .net "sign", 0 0, L_0000020a9e9ed050;  alias, 1 drivers
v0000020a9e9ea2b0_0 .net "sub_borrow", 0 0, L_0000020a9e98f840;  1 drivers
v0000020a9e9eb070_0 .net "sub_ovf", 0 0, L_0000020a9e98f220;  1 drivers
v0000020a9e9eb250_0 .net "sub_res", 3 0, L_0000020a9e9ebcf0;  1 drivers
v0000020a9e9eb1b0_0 .net "xor_r", 3 0, L_0000020a9e98f920;  1 drivers
v0000020a9e9eacb0_0 .net "zero", 0 0, L_0000020a9e9eed10;  alias, 1 drivers
S_0000020a9e993550 .scope module, "u_add" "add4" 3 21, 4 3 0, S_0000020a9e9933c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "COUT";
    .port_info 4 /OUTPUT 1 "OVF";
L_0000020a9e98fd10 .functor XOR 1, L_0000020a9e9eb570, L_0000020a9e9eb610, C4<0>, C4<0>;
L_0000020a9e98f1b0 .functor NOT 1, L_0000020a9e98fd10, C4<0>, C4<0>, C4<0>;
L_0000020a9e98f4c0 .functor XOR 1, L_0000020a9e9eb6b0, L_0000020a9e9eb750, C4<0>, C4<0>;
L_0000020a9e98fdf0 .functor AND 1, L_0000020a9e98f1b0, L_0000020a9e98f4c0, C4<1>, C4<1>;
v0000020a9e9610e0_0 .net "A", 3 0, v0000020a9e9ea030_0;  alias, 1 drivers
v0000020a9e961680_0 .net "B", 3 0, v0000020a9e9ebed0_0;  alias, 1 drivers
v0000020a9e961b80_0 .net "COUT", 0 0, L_0000020a9e9ea670;  alias, 1 drivers
v0000020a9e961180_0 .net "OVF", 0 0, L_0000020a9e98fdf0;  alias, 1 drivers
v0000020a9e961900_0 .net "SUM", 3 0, L_0000020a9e9eac10;  alias, 1 drivers
L_0000020a9ea20088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020a9e961220_0 .net/2u *"_ivl_0", 0 0, L_0000020a9ea20088;  1 drivers
v0000020a9e961540_0 .net *"_ivl_15", 0 0, L_0000020a9e9eb570;  1 drivers
v0000020a9e9612c0_0 .net *"_ivl_17", 0 0, L_0000020a9e9eb610;  1 drivers
v0000020a9e9614a0_0 .net *"_ivl_18", 0 0, L_0000020a9e98fd10;  1 drivers
v0000020a9e961720_0 .net *"_ivl_2", 4 0, L_0000020a9e9ead50;  1 drivers
v0000020a9e961ae0_0 .net *"_ivl_20", 0 0, L_0000020a9e98f1b0;  1 drivers
v0000020a9e961860_0 .net *"_ivl_23", 0 0, L_0000020a9e9eb6b0;  1 drivers
v0000020a9e9e76b0_0 .net *"_ivl_25", 0 0, L_0000020a9e9eb750;  1 drivers
v0000020a9e9e6530_0 .net *"_ivl_26", 0 0, L_0000020a9e98f4c0;  1 drivers
L_0000020a9ea200d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020a9e9e6210_0 .net/2u *"_ivl_4", 0 0, L_0000020a9ea200d0;  1 drivers
v0000020a9e9e7bb0_0 .net *"_ivl_6", 4 0, L_0000020a9e9ea5d0;  1 drivers
v0000020a9e9e65d0_0 .net "full_sum", 4 0, L_0000020a9e9eae90;  1 drivers
L_0000020a9e9ead50 .concat [ 4 1 0 0], v0000020a9e9ea030_0, L_0000020a9ea20088;
L_0000020a9e9ea5d0 .concat [ 4 1 0 0], v0000020a9e9ebed0_0, L_0000020a9ea200d0;
L_0000020a9e9eae90 .arith/sum 5, L_0000020a9e9ead50, L_0000020a9e9ea5d0;
L_0000020a9e9eac10 .part L_0000020a9e9eae90, 0, 4;
L_0000020a9e9ea670 .part L_0000020a9e9eae90, 4, 1;
L_0000020a9e9eb570 .part v0000020a9e9ea030_0, 3, 1;
L_0000020a9e9eb610 .part v0000020a9e9ebed0_0, 3, 1;
L_0000020a9e9eb6b0 .part L_0000020a9e9eac10, 3, 1;
L_0000020a9e9eb750 .part v0000020a9e9ea030_0, 3, 1;
S_0000020a9e98d660 .scope module, "u_flags" "flag_unit" 3 61, 5 4 0, S_0000020a9e9933c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Y";
    .port_info 1 /INPUT 1 "arith_carry_borrow";
    .port_info 2 /INPUT 1 "arith_overflow";
    .port_info 3 /INPUT 3 "op";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 1 "overflow";
L_0000020a9e98ff40 .functor BUFZ 1, v0000020a9e9e7250_0, C4<0>, C4<0>, C4<0>;
L_0000020a9e98fae0 .functor BUFZ 1, v0000020a9e9e7c50_0, C4<0>, C4<0>, C4<0>;
v0000020a9e9e62b0_0 .net "Y", 3 0, v0000020a9e9e68f0_0;  alias, 1 drivers
L_0000020a9ea201a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000020a9e9e7cf0_0 .net/2u *"_ivl_0", 3 0, L_0000020a9ea201a8;  1 drivers
v0000020a9e9e5ef0_0 .net "arith_carry_borrow", 0 0, v0000020a9e9e7250_0;  alias, 1 drivers
v0000020a9e9e63f0_0 .net "arith_overflow", 0 0, v0000020a9e9e7c50_0;  alias, 1 drivers
v0000020a9e9e6030_0 .net "carry_out", 0 0, L_0000020a9e98ff40;  alias, 1 drivers
v0000020a9e9e6ad0_0 .net "op", 2 0, v0000020a9e9eab70_0;  alias, 1 drivers
v0000020a9e9e5f90_0 .net "overflow", 0 0, L_0000020a9e98fae0;  alias, 1 drivers
v0000020a9e9e77f0_0 .net "sign", 0 0, L_0000020a9e9ed050;  alias, 1 drivers
v0000020a9e9e6990_0 .net "zero", 0 0, L_0000020a9e9eed10;  alias, 1 drivers
L_0000020a9e9eed10 .cmp/eq 4, v0000020a9e9e68f0_0, L_0000020a9ea201a8;
L_0000020a9e9ed050 .part v0000020a9e9e68f0_0, 3, 1;
S_0000020a9e98d7f0 .scope module, "u_logic" "logic4" 3 37, 6 4 0, S_0000020a9e9933c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "AND_R";
    .port_info 3 /OUTPUT 4 "OR_R";
    .port_info 4 /OUTPUT 4 "XOR_R";
L_0000020a9e98f8b0 .functor AND 4, v0000020a9e9ea030_0, v0000020a9e9ebed0_0, C4<1111>, C4<1111>;
L_0000020a9e98f6f0 .functor OR 4, v0000020a9e9ea030_0, v0000020a9e9ebed0_0, C4<0000>, C4<0000>;
L_0000020a9e98f920 .functor XOR 4, v0000020a9e9ea030_0, v0000020a9e9ebed0_0, C4<0000>, C4<0000>;
v0000020a9e9e6670_0 .net "A", 3 0, v0000020a9e9ea030_0;  alias, 1 drivers
v0000020a9e9e67b0_0 .net "AND_R", 3 0, L_0000020a9e98f8b0;  alias, 1 drivers
v0000020a9e9e6b70_0 .net "B", 3 0, v0000020a9e9ebed0_0;  alias, 1 drivers
v0000020a9e9e6cb0_0 .net "OR_R", 3 0, L_0000020a9e98f6f0;  alias, 1 drivers
v0000020a9e9e7890_0 .net "XOR_R", 3 0, L_0000020a9e98f920;  alias, 1 drivers
S_0000020a9e977c40 .scope module, "u_mux" "alu_mux" 3 45, 7 4 0, S_0000020a9e9933c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 4 "ADD_RES";
    .port_info 2 /INPUT 4 "SUB_RES";
    .port_info 3 /INPUT 4 "AND_R";
    .port_info 4 /INPUT 4 "OR_R";
    .port_info 5 /INPUT 4 "XOR_R";
    .port_info 6 /INPUT 1 "ADD_COUT";
    .port_info 7 /INPUT 1 "SUB_BORROW";
    .port_info 8 /INPUT 1 "ADD_OVF";
    .port_info 9 /INPUT 1 "SUB_OVF";
    .port_info 10 /OUTPUT 4 "Y";
    .port_info 11 /OUTPUT 1 "arith_carry_borrow";
    .port_info 12 /OUTPUT 1 "arith_overflow";
v0000020a9e9e7110_0 .net "ADD_COUT", 0 0, L_0000020a9e9ea670;  alias, 1 drivers
v0000020a9e9e7930_0 .net "ADD_OVF", 0 0, L_0000020a9e98fdf0;  alias, 1 drivers
v0000020a9e9e6fd0_0 .net "ADD_RES", 3 0, L_0000020a9e9eac10;  alias, 1 drivers
v0000020a9e9e7070_0 .net "AND_R", 3 0, L_0000020a9e98f8b0;  alias, 1 drivers
v0000020a9e9e6710_0 .net "OR_R", 3 0, L_0000020a9e98f6f0;  alias, 1 drivers
v0000020a9e9e6850_0 .net "SUB_BORROW", 0 0, L_0000020a9e98f840;  alias, 1 drivers
v0000020a9e9e7d90_0 .net "SUB_OVF", 0 0, L_0000020a9e98f220;  alias, 1 drivers
v0000020a9e9e7b10_0 .net "SUB_RES", 3 0, L_0000020a9e9ebcf0;  alias, 1 drivers
v0000020a9e9e6350_0 .net "XOR_R", 3 0, L_0000020a9e98f920;  alias, 1 drivers
v0000020a9e9e68f0_0 .var "Y", 3 0;
v0000020a9e9e7250_0 .var "arith_carry_borrow", 0 0;
v0000020a9e9e7c50_0 .var "arith_overflow", 0 0;
v0000020a9e9e60d0_0 .net "op", 2 0, v0000020a9e9eab70_0;  alias, 1 drivers
E_0000020a9e990db0/0 .event anyedge, v0000020a9e9e6ad0_0, v0000020a9e961900_0, v0000020a9e961b80_0, v0000020a9e961180_0;
E_0000020a9e990db0/1 .event anyedge, v0000020a9e9e7b10_0, v0000020a9e9e6850_0, v0000020a9e9e7d90_0, v0000020a9e9e67b0_0;
E_0000020a9e990db0/2 .event anyedge, v0000020a9e9e6cb0_0, v0000020a9e9e7890_0;
E_0000020a9e990db0 .event/or E_0000020a9e990db0/0, E_0000020a9e990db0/1, E_0000020a9e990db0/2;
S_0000020a9e977dd0 .scope module, "u_sub" "sub4" 3 29, 8 4 0, S_0000020a9e9933c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "DIFF";
    .port_info 3 /OUTPUT 1 "BORROW";
    .port_info 4 /OUTPUT 1 "OVF";
L_0000020a9e98f840 .functor NOT 1, L_0000020a9e9ebd90, C4<0>, C4<0>, C4<0>;
L_0000020a9e98f370 .functor XOR 1, L_0000020a9e9eebd0, L_0000020a9e9ed4b0, C4<0>, C4<0>;
L_0000020a9e98f7d0 .functor XOR 1, L_0000020a9e9ee4f0, L_0000020a9e9ee8b0, C4<0>, C4<0>;
L_0000020a9e98f220 .functor AND 1, L_0000020a9e98f370, L_0000020a9e98f7d0, C4<1>, C4<1>;
v0000020a9e9e6df0_0 .net "A", 3 0, v0000020a9e9ea030_0;  alias, 1 drivers
v0000020a9e9e7610_0 .net "B", 3 0, v0000020a9e9ebed0_0;  alias, 1 drivers
v0000020a9e9e6a30_0 .net "BORROW", 0 0, L_0000020a9e98f840;  alias, 1 drivers
v0000020a9e9e6c10_0 .net "DIFF", 3 0, L_0000020a9e9ebcf0;  alias, 1 drivers
v0000020a9e9e6170_0 .net "OVF", 0 0, L_0000020a9e98f220;  alias, 1 drivers
L_0000020a9ea20118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020a9e9e79d0_0 .net/2u *"_ivl_0", 0 0, L_0000020a9ea20118;  1 drivers
v0000020a9e9e71b0_0 .net *"_ivl_13", 0 0, L_0000020a9e9ebd90;  1 drivers
v0000020a9e9e6d50_0 .net *"_ivl_17", 0 0, L_0000020a9e9eebd0;  1 drivers
v0000020a9e9e7570_0 .net *"_ivl_19", 0 0, L_0000020a9e9ed4b0;  1 drivers
v0000020a9e9e7a70_0 .net *"_ivl_2", 4 0, L_0000020a9e9eb890;  1 drivers
v0000020a9e9e7750_0 .net *"_ivl_20", 0 0, L_0000020a9e98f370;  1 drivers
v0000020a9e9e7390_0 .net *"_ivl_23", 0 0, L_0000020a9e9ee4f0;  1 drivers
v0000020a9e9e6e90_0 .net *"_ivl_25", 0 0, L_0000020a9e9ee8b0;  1 drivers
v0000020a9e9e72f0_0 .net *"_ivl_26", 0 0, L_0000020a9e98f7d0;  1 drivers
L_0000020a9ea20160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020a9e9e6f30_0 .net/2u *"_ivl_4", 0 0, L_0000020a9ea20160;  1 drivers
v0000020a9e9e7430_0 .net *"_ivl_6", 4 0, L_0000020a9e9eb9d0;  1 drivers
v0000020a9e9e6490_0 .net "full_diff", 4 0, L_0000020a9e9ebb10;  1 drivers
L_0000020a9e9eb890 .concat [ 4 1 0 0], v0000020a9e9ea030_0, L_0000020a9ea20118;
L_0000020a9e9eb9d0 .concat [ 4 1 0 0], v0000020a9e9ebed0_0, L_0000020a9ea20160;
L_0000020a9e9ebb10 .arith/sub 5, L_0000020a9e9eb890, L_0000020a9e9eb9d0;
L_0000020a9e9ebcf0 .part L_0000020a9e9ebb10, 0, 4;
L_0000020a9e9ebd90 .part L_0000020a9e9ebb10, 4, 1;
L_0000020a9e9eebd0 .part v0000020a9e9ea030_0, 3, 1;
L_0000020a9e9ed4b0 .part v0000020a9e9ebed0_0, 3, 1;
L_0000020a9e9ee4f0 .part L_0000020a9e9ebcf0, 3, 1;
L_0000020a9e9ee8b0 .part v0000020a9e9ea030_0, 3, 1;
    .scope S_0000020a9e977c40;
T_0 ;
    %wait E_0000020a9e990db0;
    %load/vec4 v0000020a9e9e60d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020a9e9e68f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7c50_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000020a9e9e6fd0_0;
    %store/vec4 v0000020a9e9e68f0_0, 0, 4;
    %load/vec4 v0000020a9e9e7110_0;
    %store/vec4 v0000020a9e9e7250_0, 0, 1;
    %load/vec4 v0000020a9e9e7930_0;
    %store/vec4 v0000020a9e9e7c50_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000020a9e9e7b10_0;
    %store/vec4 v0000020a9e9e68f0_0, 0, 4;
    %load/vec4 v0000020a9e9e6850_0;
    %store/vec4 v0000020a9e9e7250_0, 0, 1;
    %load/vec4 v0000020a9e9e7d90_0;
    %store/vec4 v0000020a9e9e7c50_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000020a9e9e7070_0;
    %store/vec4 v0000020a9e9e68f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7c50_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000020a9e9e6710_0;
    %store/vec4 v0000020a9e9e68f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7c50_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000020a9e9e6350_0;
    %store/vec4 v0000020a9e9e68f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9e7c50_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020a9e98d240;
T_1 ;
    %vpi_call 2 30 "$dumpfile", "alu4_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a9e98d240 {0 0 0};
    %vpi_func 2 34 "$fopen" 32, "alu4_results.txt", "w" {0 0 0};
    %store/vec4 v0000020a9e9ebbb0_0, 0, 32;
    %load/vec4 v0000020a9e9ebbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 36 "$display", "Error: Could not open file!" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_1.0 ;
    %vpi_call 2 40 "$fdisplay", v0000020a9e9ebbb0_0, "Starting ALU Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020a9e9eab70_0, 0, 3;
T_1.2 ;
    %load/vec4 v0000020a9e9eab70_0;
    %cmpi/u 4, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a9e9eba70_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000020a9e9eba70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a9e9eb7f0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0000020a9e9eb7f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0000020a9e9eba70_0;
    %pad/s 4;
    %store/vec4 v0000020a9e9ea030_0, 0, 4;
    %load/vec4 v0000020a9e9eb7f0_0;
    %pad/s 4;
    %store/vec4 v0000020a9e9ebed0_0, 0, 4;
    %delay 5000, 0;
    %load/vec4 v0000020a9e9eab70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020a9e9ea7b0_0, 0, 4;
    %jmp T_1.14;
T_1.8 ;
    %load/vec4 v0000020a9e9ea030_0;
    %pad/u 5;
    %load/vec4 v0000020a9e9ebed0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0000020a9e9eb110_0, 0, 5;
    %load/vec4 v0000020a9e9eb110_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000020a9e9ea7b0_0, 0, 4;
    %load/vec4 v0000020a9e9eb110_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000020a9e9eb930_0, 0, 1;
    %load/vec4 v0000020a9e9ea030_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000020a9e9ebed0_0;
    %parti/s 1, 3, 3;
    %xor;
    %inv;
    %load/vec4 v0000020a9e9ea7b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000020a9e9ea030_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %store/vec4 v0000020a9e9eaad0_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %load/vec4 v0000020a9e9ea030_0;
    %pad/u 5;
    %load/vec4 v0000020a9e9ebed0_0;
    %pad/u 5;
    %sub;
    %store/vec4 v0000020a9e9eb430_0, 0, 5;
    %load/vec4 v0000020a9e9eb430_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000020a9e9ea7b0_0, 0, 4;
    %load/vec4 v0000020a9e9eb430_0;
    %parti/s 1, 4, 4;
    %inv;
    %store/vec4 v0000020a9e9eb930_0, 0, 1;
    %load/vec4 v0000020a9e9ea030_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000020a9e9ebed0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000020a9e9ea7b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000020a9e9ea030_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %store/vec4 v0000020a9e9eaad0_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v0000020a9e9ea030_0;
    %load/vec4 v0000020a9e9ebed0_0;
    %and;
    %store/vec4 v0000020a9e9ea7b0_0, 0, 4;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v0000020a9e9ea030_0;
    %load/vec4 v0000020a9e9ebed0_0;
    %or;
    %store/vec4 v0000020a9e9ea7b0_0, 0, 4;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v0000020a9e9ea030_0;
    %load/vec4 v0000020a9e9ebed0_0;
    %xor;
    %store/vec4 v0000020a9e9ea7b0_0, 0, 4;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %load/vec4 v0000020a9e9eab70_0;
    %cmpi/u 1, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.15, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9eb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a9e9eaad0_0, 0, 1;
T_1.15 ;
    %load/vec4 v0000020a9e9ea7b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000020a9e9ebc50_0, 0, 1;
    %load/vec4 v0000020a9e9ea7b0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000020a9e9ea490_0, 0, 1;
    %vpi_call 2 78 "$fdisplay", v0000020a9e9ebbb0_0, "op=%b, A=%d, B=%d => Y=%b, C=%b, OVF=%b, Z=%b, S=%b", v0000020a9e9eab70_0, v0000020a9e9ea030_0, v0000020a9e9ebed0_0, v0000020a9e9ea170_0, v0000020a9e9eb390_0, v0000020a9e9eadf0_0, v0000020a9e9eb4d0_0, v0000020a9e9ea530_0 {0 0 0};
    %load/vec4 v0000020a9e9eb7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a9e9eb7f0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v0000020a9e9eba70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a9e9eba70_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0000020a9e9eab70_0;
    %addi 1, 0, 3;
    %store/vec4 v0000020a9e9eab70_0, 0, 3;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 85 "$fdisplay", v0000020a9e9ebbb0_0, "ALU Testbench completed." {0 0 0};
    %vpi_call 2 86 "$fclose", v0000020a9e9ebbb0_0 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb/alu4_tb.v";
    "src/alu_4bit.v";
    "src/add4.v";
    "src/flag_unit.v";
    "src/logic4.v";
    "src/alu_mux.v";
    "src/sub4.v";
