,branch-instructions,branch-misses,bus-cycles,instructions1,cache-references,cpu-cycles,ref-cycles,instructions2,L1-dcache-load-misses,L1-dcache-loads,L1-dcache-stores,instructions3,LLC-load-misses,LLC-loads,branch-load-misses,branch-loads,dTLB-load-misses,instructions5,dTLB-store-misses,dTLB-stores,iTLB-load-misses,instructions6,node-load-misses,node-loads,mem-loads,mem-stores,instructions8,cache-misses,L1-icache-load-misses,LLC-stores,instructions9,dTLB-loads,iTLB-loads,node-stores,instructions10
0,32235.0,2104.0,2543.0,173396.0,40671.0,516472.0,707400.0,244607.0,9304.0,51868.0,33754.0,193527.0,447,2465,2291.0,44357.0,500.0,244095.0,46.0,24709.0,56.0,145375.0,0,430,0.0,34835.0,205803.0,25713.0,76294.0,8905.0,1643528.0,88513.0,85.0,2402.0,328598.0
