0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0027: mov_imm:
	regs[5] = 0xcce5d9eb, opcode= 0x02
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0033: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0036: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x003c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0040: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x004e: mov_imm:
	regs[5] = 0xaed4dfcf, opcode= 0x02
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0057: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x005a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0060: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0066: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0069: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x006c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0070: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0075: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0078: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0084: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0087: mov_imm:
	regs[5] = 0x8f99ded8, opcode= 0x02
0x008d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0090: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0093: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0096: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0099: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x009c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00a5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x00a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00ab: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x00ae: mov_imm:
	regs[5] = 0x1439afa2, opcode= 0x02
0x00b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00b7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x00ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x00c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x00cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x00d0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00d8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x00db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x00de: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x00e1: mov_imm:
	regs[5] = 0x2c21bfd7, opcode= 0x02
0x00e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00f9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x00fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x00ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0102: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0105: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0108: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0111: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0114: mov_imm:
	regs[5] = 0xe1631210, opcode= 0x02
0x011b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0123: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x012c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0132: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0138: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x013b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x013e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0141: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0144: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0147: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x014a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x014d: mov_imm:
	regs[5] = 0xdadc100c, opcode= 0x02
0x0153: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0156: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0159: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x015c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x015f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x016b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x016e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0177: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x017a: mov_imm:
	regs[5] = 0xea2cfd29, opcode= 0x02
0x0180: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0183: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0186: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0192: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0198: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x01a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x01a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01b0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01b6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x01ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01bf: mov_imm:
	regs[5] = 0xc1838590, opcode= 0x02
0x01c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x01c8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01d1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01da: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x01e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01e9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x01f8: mov_imm:
	regs[5] = 0xe302d8a6, opcode= 0x02
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0207: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x020a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0210: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x021c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x021f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0228: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x022b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x022e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0231: mov_imm:
	regs[5] = 0xd5736549, opcode= 0x02
0x0237: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0240: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0249: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x024c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x024f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0255: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x025b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x025e: mov_imm:
	regs[5] = 0xf01b80ff, opcode= 0x02
0x0264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0267: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0270: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x027c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x028b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x028e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x029a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x029d: mov_imm:
	regs[5] = 0xacf3388f, opcode= 0x02
0x02a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02a6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x02b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x02b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x02be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02c1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02cd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02d6: mov_imm:
	regs[5] = 0xc87d323c, opcode= 0x02
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x02df: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x02e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02fa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0303: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x030c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0315: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0319: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x031e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0321: mov_imm:
	regs[5] = 0xfaf88d37, opcode= 0x02
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x032d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0331: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0336: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x033f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0342: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0345: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x034b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x035a: mov_imm:
	regs[5] = 0xd2d3e43f, opcode= 0x02
0x0360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0363: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0372: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0375: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x037b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0384: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x038d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0390: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0394: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0399: mov_imm:
	regs[5] = 0xf3497914, opcode= 0x02
0x039f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03a2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x03a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x03a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03cc: mov_imm:
	regs[5] = 0x62aff44d, opcode= 0x02
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x03db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x03de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x03ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03f6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0402: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0405: mov_imm:
	regs[5] = 0x3742524b, opcode= 0x02
0x040b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0414: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0417: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x041b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x043e: mov_imm:
	regs[5] = 0xb22eb57e, opcode= 0x02
0x0444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x044a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0450: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0456: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0459: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x045c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x045f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0462: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x046b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0477: mov_imm:
	regs[5] = 0x9786bc48, opcode= 0x02
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0483: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0486: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x048c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x048f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x049b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x049e: mov_imm:
	regs[5] = 0x66ae7bf2, opcode= 0x02
0x04a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x04aa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04b0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04b6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04bf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x04c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x04c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x04d1: mov_imm:
	regs[5] = 0xb754cdb9, opcode= 0x02
0x04d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x04da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x04dd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x04e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x04e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x04e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x04f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04fe: mov_imm:
	regs[5] = 0x128133ae, opcode= 0x02
0x0504: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x050d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0510: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0516: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x051c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x051f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0522: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0526: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x052b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x052e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0531: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x053a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x053d: mov_imm:
	regs[5] = 0xfa6d96a0, opcode= 0x02
0x0543: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0546: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0549: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x054c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x054f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0552: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0555: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0558: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x055b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x055e: mov_imm:
	regs[5] = 0x65e704f1, opcode= 0x02
0x0565: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x056a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x056d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0570: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x057c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0582: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0585: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x058e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0594: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x059a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05a3: mov_imm:
	regs[5] = 0x867f299f, opcode= 0x02
0x05a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x05af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x05b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x05b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x05b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x05ca: mov_imm:
	regs[5] = 0x11ee4b47, opcode= 0x02
0x05d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x05d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x05dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05e8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x05eb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x05f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05fa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0600: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0603: mov_imm:
	regs[5] = 0x5c149a22, opcode= 0x02
0x0609: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x060c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x060f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0612: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0615: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0618: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x061b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x061e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0627: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x062a: mov_imm:
	regs[5] = 0x2542867c, opcode= 0x02
0x0630: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0633: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0636: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x063c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0642: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0645: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0648: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x064b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x064e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0651: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0654: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0657: mov_imm:
	regs[5] = 0xc383d2cf, opcode= 0x02
0x065d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0666: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0669: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x066c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x066f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0678: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x067b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x067e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0681: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0684: mov_imm:
	regs[5] = 0xd643211b, opcode= 0x02
0x068a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0693: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0696: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06a8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x06ab: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x06ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x06b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06b4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06c0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x06c3: mov_imm:
	regs[5] = 0x61af3ff5, opcode= 0x02
0x06c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06cc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x06cf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x06de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06e1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x06e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06f0: mov_imm:
	regs[5] = 0xff4d24f8, opcode= 0x02
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x06ff: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0702: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x070e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0714: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0717: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x071a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x071d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0726: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x072f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0732: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x073b: mov_imm:
	regs[5] = 0xa5e66ca1, opcode= 0x02
0x0741: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x074a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0753: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0756: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0759: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x076b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x076e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0771: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0774: mov_imm:
	regs[5] = 0x1578a36d, opcode= 0x02
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0783: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0786: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x078c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0792: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0795: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0798: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x079b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07a4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07b0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x07b3: mov_imm:
	regs[5] = 0x9ff828ea, opcode= 0x02
0x07b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07bc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x07bf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x07c2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x07ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07d1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x07d7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x07da: mov_imm:
	regs[5] = 0x9e9840e0, opcode= 0x02
0x07e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x07e3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x07e6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07ec: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07f2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x07f5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x07f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0801: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0804: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0807: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x080a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x080d: mov_imm:
	regs[5] = 0x214ebc58, opcode= 0x02
0x0813: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0816: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0819: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x081c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0825: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0828: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x082b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0834: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0837: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x083b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0840: mov_imm:
	regs[5] = 0x4c2518ae, opcode= 0x02
0x0846: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0849: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x084c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0852: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0858: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x085b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x085e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0861: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x086a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0873: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x087c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x087f: mov_imm:
	regs[5] = 0x3802fcfc, opcode= 0x02
0x0885: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0888: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x088b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x088e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0891: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0894: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0897: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x089a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x089d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x08a0: mov_imm:
	regs[5] = 0x7ae50b8f, opcode= 0x02
0x08a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08a9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x08ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08be: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x08c1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x08ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08d6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x08dc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x08df: mov_imm:
	regs[5] = 0x80e08ae5, opcode= 0x02
0x08e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08ee: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08f7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x08fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x08fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0900: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0909: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x090c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x090f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0912: mov_imm:
	regs[5] = 0x50537d36, opcode= 0x02
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x091e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0921: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0924: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x092a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0930: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0939: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x093c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0945: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0948: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x094b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x094e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0957: mov_imm:
	regs[5] = 0x87252039, opcode= 0x02
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0963: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x096c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x096f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0978: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x097b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x097e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0981: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0984: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x098d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0996: mov_imm:
	regs[5] = 0x8acaf07b, opcode= 0x02
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09ba: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x09c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09cc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09d8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09e1: mov_imm:
	regs[5] = 0xb78af8dc, opcode= 0x02
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x09f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x09f3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x09f6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x09f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x09fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a05: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a0b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a0e: mov_imm:
	regs[5] = 0x22e765b, opcode= 0x02
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a1d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a32: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a38: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a41: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0a44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0a47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a4a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a5f: mov_imm:
	regs[5] = 0x9379026b, opcode= 0x02
0x0a65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a68: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a6b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a6e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0a7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a7d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0a89: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a8c: mov_imm:
	regs[5] = 0xbba05ac8, opcode= 0x02
0x0a92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0a95: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a9e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0aa4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ab9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0abc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ac5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ad1: mov_imm:
	regs[5] = 0x77e3099f, opcode= 0x02
0x0ad7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ada: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0add: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ae6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ae9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0aec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0aef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0af2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0afb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0afe: mov_imm:
	regs[5] = 0xc12ed355, opcode= 0x02
0x0b04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b07: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b0a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b10: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b16: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b19: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0b25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b2e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b31: mov_imm:
	regs[5] = 0x9c8c0b2b, opcode= 0x02
0x0b37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b43: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0b46: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0b4a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0b52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b55: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b5e: mov_imm:
	regs[5] = 0x89c014c4, opcode= 0x02
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0b6d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b82: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b8b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0b91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b94: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0b9a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b9d: mov_imm:
	regs[5] = 0x251fe10e, opcode= 0x02
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ba9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0baf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0bb2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0bb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0bb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bbb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0bc1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0bc4: mov_imm:
	regs[5] = 0x8de0ca47, opcode= 0x02
0x0bca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0bcd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bd6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bdc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0be2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0beb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0bee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bfa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c0f: mov_imm:
	regs[5] = 0x3d39cce7, opcode= 0x02
0x0c15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c18: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c1b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c1e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0c24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c27: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c2d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c30: mov_imm:
	regs[5] = 0xedee1e4, opcode= 0x02
0x0c36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c39: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c60: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c6c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c6f: mov_imm:
	regs[5] = 0xc18122d9, opcode= 0x02
0x0c75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c78: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c7b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c7e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0c84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0c8d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c90: mov_imm:
	regs[5] = 0xfd71ac93, opcode= 0x02
0x0c96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0c99: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c9c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ca8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0cb1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0cb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0cb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cba: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0cbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0cc0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cc9: mov_imm:
	regs[5] = 0xfa5fbec2, opcode= 0x02
0x0ccf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0cd2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0cd5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0cd9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cde: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ce7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0cea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ced: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0cf0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cf9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0cfc: mov_imm:
	regs[5] = 0xbd943255, opcode= 0x02
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d1a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d20: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d26: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d2f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0d3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d3e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d4a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d4d: mov_imm:
	regs[5] = 0xd74c6023, opcode= 0x02
0x0d53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d56: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d5f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d62: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0d68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d6b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0d71: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d74: mov_imm:
	regs[5] = 0x515654d3, opcode= 0x02
0x0d7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d83: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d86: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d92: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d98: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d9b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0da1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0da4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0da7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0daa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0db3: mov_imm:
	regs[5] = 0xb0bfdf75, opcode= 0x02
0x0db9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dc2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0dc5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dce: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0dda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ddd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0de6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0df2: mov_imm:
	regs[5] = 0xc777eb5f, opcode= 0x02
0x0df8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0dfb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0dfe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e04: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e10: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e13: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e34: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e37: mov_imm:
	regs[5] = 0xd6676fd, opcode= 0x02
0x0e3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e40: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e43: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0e58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e5b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0e68: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e6d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e70: mov_imm:
	regs[5] = 0x7ccbb637, opcode= 0x02
0x0e76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e7f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e94: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ea9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0eac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0eb3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0eb8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ebb: mov_imm:
	regs[5] = 0xc1305034, opcode= 0x02
0x0ec1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0eca: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ece: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ed3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ed6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ed9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0edc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0eeb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0eee: mov_imm:
	regs[5] = 0xbf1cca86, opcode= 0x02
0x0ef4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0ef7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0efa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f0c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f0f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f1e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f24: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f27: mov_imm:
	regs[5] = 0x6bca9ce9, opcode= 0x02
0x0f2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f42: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0f4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f52: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f57: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f66: mov_imm:
	regs[5] = 0xcc65de65, opcode= 0x02
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0f75: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f7e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f84: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f8a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f93: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0f9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fa2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fa8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0fab: mov_imm:
	regs[5] = 0xef8efc40, opcode= 0x02
0x0fb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0fb5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0fbd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0fc0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0fc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fc9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fd5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fde: mov_imm:
	regs[5] = 0x8d44009e, opcode= 0x02
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ff6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ffc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1002: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x100b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x100e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1017: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x101a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x101d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1020: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1023: mov_imm:
	regs[5] = 0xd48cc580, opcode= 0x02
0x1029: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x102c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1038: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1041: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1044: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1047: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x104a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1053: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1056: mov_imm:
	regs[5] = 0x82208c7d, opcode= 0x02
0x105c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x105f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1068: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x106e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x107a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x107d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1080: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1083: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x108c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x108f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1098: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x109b: mov_imm:
	regs[5] = 0xb8f3c9f0, opcode= 0x02
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10aa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x10ad: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x10b0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x10bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10cb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x10ce: mov_imm:
	regs[5] = 0x46c29132, opcode= 0x02
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10ec: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10f5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x10f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x10fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10fe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1101: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x110a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1113: mov_imm:
	regs[5] = 0xf3fc877e, opcode= 0x02
0x1119: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x111c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x111f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1122: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1125: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1128: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x112b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1134: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1137: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x113a: mov_imm:
	regs[5] = 0xdfd5bf1d, opcode= 0x02
0x1140: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1149: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x114c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1158: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1164: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1167: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x116a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x116d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1170: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1173: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1179: mov_imm:
	regs[5] = 0xcb2e14bc, opcode= 0x02
0x117f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1192: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1197: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x119a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x119d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x11a6: mov_imm:
	regs[5] = 0x393d26bc, opcode= 0x02
0x11ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11af: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x11b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11c4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x11c7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x11ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11dc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x11e3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11e8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x11eb: mov_imm:
	regs[5] = 0x7ac93d29, opcode= 0x02
0x11f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x11f4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x11f7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x11fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x11fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1200: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1203: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1206: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1209: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x120c: mov_imm:
	regs[5] = 0xaa7647e2, opcode= 0x02
0x1212: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x121e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1224: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1230: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1233: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1236: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x123f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1242: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1246: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x124b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1254: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x125d: mov_imm:
	regs[5] = 0x9d572be2, opcode= 0x02
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1269: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x126c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x126f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1272: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x127b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1284: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1287: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x128a: mov_imm:
	regs[5] = 0x5ba3887e, opcode= 0x02
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x129c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12a2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x12a5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x12a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12b4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12c0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x12c3: mov_imm:
	regs[5] = 0xe3e73aba, opcode= 0x02
0x12c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12d2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x12d8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x12db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x12de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12e1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x12e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x12ea: mov_imm:
	regs[5] = 0xbabcc00e, opcode= 0x02
0x12f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12f9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x12fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x130e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1311: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1314: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1317: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1320: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1329: mov_imm:
	regs[5] = 0xa14b5a3e, opcode= 0x02
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1341: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1344: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x134d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1350: mov_imm:
	regs[5] = 0x1cc0a618, opcode= 0x02
0x1356: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1359: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x135c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1362: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x136e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1371: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1374: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1378: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x137d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1386: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1389: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1392: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1395: mov_imm:
	regs[5] = 0x2e27ff4c, opcode= 0x02
0x139b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x13a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13b3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13b9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x13bc: mov_imm:
	regs[5] = 0x11c42bfe, opcode= 0x02
0x13c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13c5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x13c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13d4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x13d7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x13da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x13dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13e0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x13e6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x13e9: mov_imm:
	regs[5] = 0x76721cc1, opcode= 0x02
0x13ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13f8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x13fb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1404: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1407: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1410: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1413: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1416: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1419: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1422: mov_imm:
	regs[5] = 0xf1d2ed6, opcode= 0x02
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x142e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1431: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1434: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x143a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1440: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1443: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x144c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x144f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1452: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1455: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1458: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x145b: mov_imm:
	regs[5] = 0xf2e86d8e, opcode= 0x02
0x1461: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1464: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x146d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1470: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1473: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1477: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x147c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1485: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1488: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x148b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x148e: mov_imm:
	regs[5] = 0xa787de52, opcode= 0x02
0x1494: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1497: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14be: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x14c7: mov_imm:
	regs[5] = 0xd9ce7e55, opcode= 0x02
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x14d3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x14d6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x14e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14f1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14fa: mov_imm:
	regs[5] = 0x4db344b0, opcode= 0x02
0x1500: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1503: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1506: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x150c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1512: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1515: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1518: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x151b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x151e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1521: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x152a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x152d: mov_imm:
	regs[5] = 0x15e7a5d, opcode= 0x02
0x1533: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1536: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1539: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x153c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x153f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1542: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1546: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x154b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x154e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1551: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x155a: mov_imm:
	regs[5] = 0x6cc5f5f0, opcode= 0x02
0x1560: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1569: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x156c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1572: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1578: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x157b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x157e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1593: mov_imm:
	regs[5] = 0x7e0667fc, opcode= 0x02
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x159c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15ae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x15b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x15b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15c9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15d2: mov_imm:
	regs[5] = 0x5bfb8f59, opcode= 0x02
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x15f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x15f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15f6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x15ff: mov_imm:
	regs[5] = 0x7c17b30, opcode= 0x02
0x1605: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x160e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1617: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x161a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x161d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1620: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1623: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1626: mov_imm:
	regs[5] = 0x4ecf8d66, opcode= 0x02
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1635: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x163e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1644: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x164a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1653: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1656: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x165f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1668: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x166b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x166e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1671: mov_imm:
	regs[5] = 0x366892c, opcode= 0x02
0x1677: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x167a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x167d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1686: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1689: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x168c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1698: mov_imm:
	regs[5] = 0xcdf53ff, opcode= 0x02
0x169e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16a1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16b6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x16b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x16bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x16bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16c8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x16cb: mov_imm:
	regs[5] = 0xb73e72ec, opcode= 0x02
0x16d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x16d4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x16d7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x16db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x16ef: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16f8: mov_imm:
	regs[5] = 0x67311965, opcode= 0x02
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1701: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1710: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1716: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1719: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1726: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x172b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1731: mov_imm:
	regs[5] = 0x24cb0969, opcode= 0x02
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x173d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1740: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1743: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1749: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1752: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1758: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x175b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x175e: mov_imm:
	regs[5] = 0x4507d8b1, opcode= 0x02
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1779: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1782: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1797: mov_imm:
	regs[5] = 0x5afe3fff, opcode= 0x02
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x17a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x17c4: mov_imm:
	regs[5] = 0xe0104b03, opcode= 0x02
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x17f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17fa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1800: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1809: mov_imm:
	regs[5] = 0xde5b224d, opcode= 0x02
0x180f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x181b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1824: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1827: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x182a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x182d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1836: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1839: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x183c: mov_imm:
	regs[5] = 0x1f9577c3, opcode= 0x02
0x1842: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x184b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1854: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x185a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1860: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1863: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x186f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1878: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x187b: mov_imm:
	regs[5] = 0x5ebd2e78, opcode= 0x02
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1890: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1893: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1896: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1899: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x189c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18a5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x18ae: mov_imm:
	regs[5] = 0xde1f7c01, opcode= 0x02
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18bd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x18c0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18c6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18cc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x18cf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x18d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x18d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18d8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x18de: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x18e1: mov_imm:
	regs[5] = 0x9c19d60e, opcode= 0x02
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x18f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x18f3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x18ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1902: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1905: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x190e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1911: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1914: mov_imm:
	regs[5] = 0xf3625695, opcode= 0x02
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1932: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1938: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x193b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x194d: mov_imm:
	regs[5] = 0xac213efd, opcode= 0x02
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1962: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1965: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1968: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x196b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1974: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x197d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1980: mov_imm:
	regs[5] = 0x7c3e773e, opcode= 0x02
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x198c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1995: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1998: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x199e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x19b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19bc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x19c5: mov_imm:
	regs[5] = 0x840d60c, opcode= 0x02
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19d4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x19d7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x19da: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x19dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x19e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19e3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x19e9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x19ec: mov_imm:
	regs[5] = 0xb544b5be, opcode= 0x02
0x19f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x19f5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x19f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a04: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a07: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a10: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a16: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a19: mov_imm:
	regs[5] = 0x880203de, opcode= 0x02
0x1a1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a22: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a25: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a28: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a31: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a3d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a40: mov_imm:
	regs[5] = 0x5139531, opcode= 0x02
0x1a46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a49: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a4c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a52: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a58: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a5b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a62: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a70: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1a76: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a7f: mov_imm:
	regs[5] = 0xdd5947bf, opcode= 0x02
0x1a85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1a88: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a91: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a94: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aa3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1aa6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1aa9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ab2: mov_imm:
	regs[5] = 0xaac5c8ab, opcode= 0x02
0x1ab8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1abb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1abe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ac4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1aca: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1acd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1ad1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ad6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1ad9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1adc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1adf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ae2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ae5: mov_imm:
	regs[5] = 0x9a2978e3, opcode= 0x02
0x1aeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1aee: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1af1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1af4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1afd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b09: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b0f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b12: mov_imm:
	regs[5] = 0x16247975, opcode= 0x02
0x1b18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b1b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b36: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b39: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1b3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b48: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b4e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b57: mov_imm:
	regs[5] = 0xce975c51, opcode= 0x02
0x1b5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b60: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b69: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b6c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1b70: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1b78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b7b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1b81: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b84: mov_imm:
	regs[5] = 0xc745647b, opcode= 0x02
0x1b8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1b8d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ba2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ba8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1bab: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1bae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1bb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bb4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1bb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1bba: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1bbd: mov_imm:
	regs[5] = 0x419c017c, opcode= 0x02
0x1bc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bc6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bcf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1bd2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1bd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1bd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1be1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1be4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1be7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1bea: mov_imm:
	regs[5] = 0x6db5acdc, opcode= 0x02
0x1bf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bf9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c02: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c0e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c17: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1c1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c20: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c26: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c29: mov_imm:
	regs[5] = 0xdada312a, opcode= 0x02
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c38: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c3b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c3e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1c44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c4d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c59: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c62: mov_imm:
	regs[5] = 0xcf7d5518, opcode= 0x02
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c77: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c7a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c80: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c86: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c89: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1c8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c92: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c9e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ca1: mov_imm:
	regs[5] = 0xd6cfbc59, opcode= 0x02
0x1ca7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cb0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1cb3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1cb6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1cb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ccb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cd1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1cd4: mov_imm:
	regs[5] = 0x5205fa14, opcode= 0x02
0x1cda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1cdd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ce0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ce6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cec: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1cef: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1cf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1cf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cf8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1cfe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d01: mov_imm:
	regs[5] = 0x1222acd2, opcode= 0x02
0x1d07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d0a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d13: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d16: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d1f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d28: mov_imm:
	regs[5] = 0x4eda6f69, opcode= 0x02
0x1d2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d31: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d3a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d40: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d49: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d67: mov_imm:
	regs[5] = 0x318cba19, opcode= 0x02
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d85: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1d8b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d94: mov_imm:
	regs[5] = 0x765f931e, opcode= 0x02
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dbe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dd0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1dd3: mov_imm:
	regs[5] = 0xf9b3c8e7, opcode= 0x02
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1df1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dfa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1dfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e09: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e0f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e12: mov_imm:
	regs[5] = 0x6584b665, opcode= 0x02
0x1e18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e1b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e24: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e30: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e33: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e42: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e48: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e4b: mov_imm:
	regs[5] = 0x413ae68b, opcode= 0x02
0x1e51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e60: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1e63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e69: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1e6f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e72: mov_imm:
	regs[5] = 0x18c4fd2d, opcode= 0x02
0x1e78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1e7b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e84: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e8a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e90: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e93: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ea8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1eab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eb4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1eb7: mov_imm:
	regs[5] = 0xb6d96eab, opcode= 0x02
0x1ebd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ec0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ec9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ed2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1ed5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ee4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ee7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1eea: mov_imm:
	regs[5] = 0x7d5711be, opcode= 0x02
0x1ef0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ef3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1efc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f14: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f17: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1f23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f2c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f32: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f35: mov_imm:
	regs[5] = 0xc7f75404, opcode= 0x02
0x1f3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f44: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f47: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f4a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1f50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f59: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f5c: mov_imm:
	regs[5] = 0x3f569886, opcode= 0x02
0x1f62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1f65: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f6e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f7a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f80: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f83: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1f89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f8c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1f98: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fa1: mov_imm:
	regs[5] = 0x957070d5, opcode= 0x02
0x1fa7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1faa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fb3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1fb6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1fb9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1fbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fbf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1fc5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1fc8: mov_imm:
	regs[5] = 0x73980460, opcode= 0x02
0x1fce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1fd1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1fd4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fda: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fe0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1fe3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1fe6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1fe9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x1ff2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ff5: mov_imm:
	regs[5] = 0xfeb078df, opcode= 0x02
0x1ffb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x1ffe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2001: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x200e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2013: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2016: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2019: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x201c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2022: mov_imm:
	regs[5] = 0xeec9e4f7, opcode= 0x02
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2031: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2034: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x203a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2040: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2043: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2046: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2049: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x204c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x204f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2052: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x205b: mov_imm:
	regs[5] = 0x6a89041c, opcode= 0x02
0x2061: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2064: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x206d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2070: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2073: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2076: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x207a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2085: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x208e: mov_imm:
	regs[5] = 0x71872828, opcode= 0x02
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2097: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x209a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20ac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x20af: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x20b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x20b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20d0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20d9: mov_imm:
	regs[5] = 0xb056db4a, opcode= 0x02
0x20df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x20e2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x20e5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x20e8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x20f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20fd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2100: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2109: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2112: mov_imm:
	regs[5] = 0xe444a7a0, opcode= 0x02
0x2118: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x211b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x211e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x212a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2136: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x213f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2142: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x214b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x214e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2151: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2154: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x215d: mov_imm:
	regs[5] = 0xa11a31ab, opcode= 0x02
0x2163: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x216c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x216f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2172: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2175: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x217e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2182: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2187: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x218a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x218d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2190: mov_imm:
	regs[5] = 0xdc7520d5, opcode= 0x02
0x2196: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x219f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x21a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21a8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21b4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x21c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21c6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x21cc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x21cf: mov_imm:
	regs[5] = 0x729ac105, opcode= 0x02
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x21de: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x21e1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x21e4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x21f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21f9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2208: mov_imm:
	regs[5] = 0xac5ec741, opcode= 0x02
0x220e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2211: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2226: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x222c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2247: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x224a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2253: mov_imm:
	regs[5] = 0xd7674855, opcode= 0x02
0x2259: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x225c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x225f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2263: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2268: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2271: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x227d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2280: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2283: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2286: mov_imm:
	regs[5] = 0x5d7bc16a, opcode= 0x02
0x228c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x229e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22a4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x22a7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x22aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x22ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22b0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22bc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22c5: mov_imm:
	regs[5] = 0xfc38f390, opcode= 0x02
0x22cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22e6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x22e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x22f8: mov_imm:
	regs[5] = 0xca51e4a6, opcode= 0x02
0x22fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2301: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x230a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2310: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2313: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2316: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2319: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x231c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x231f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2328: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x232b: mov_imm:
	regs[5] = 0x432e23e4, opcode= 0x02
0x2331: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2334: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2337: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x233a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x233d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2340: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2343: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x234c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2355: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x235e: mov_imm:
	regs[5] = 0x74630488, opcode= 0x02
0x2364: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2367: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2370: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2376: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x237c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2385: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2388: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2394: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2397: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x239a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x239d: mov_imm:
	regs[5] = 0xf5e0be8a, opcode= 0x02
0x23a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23a6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x23a9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x23ac: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x23b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23c1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x23c4: mov_imm:
	regs[5] = 0xe1b55157, opcode= 0x02
0x23ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x23d0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23d6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23e5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x23f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23f4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x23fa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x23fd: mov_imm:
	regs[5] = 0x3e7cb3e8, opcode= 0x02
0x2403: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2406: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x240f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2412: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2415: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2419: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x241e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2421: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2424: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2427: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x242a: mov_imm:
	regs[5] = 0xff5159e3, opcode= 0x02
0x2430: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2433: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2452: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2457: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x245a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2463: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x246f: mov_imm:
	regs[5] = 0x9491a318, opcode= 0x02
0x2476: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x247b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x247e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2481: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x248d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2496: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2499: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x249d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x24a8: mov_imm:
	regs[5] = 0x8df408b, opcode= 0x02
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24b7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x24ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x24cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24d8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x24de: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x24e1: mov_imm:
	regs[5] = 0xf931f3d5, opcode= 0x02
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24f6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2502: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2505: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2508: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x250e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2512: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2517: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x251a: mov_imm:
	regs[5] = 0x48a30781, opcode= 0x02
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2532: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2538: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x253b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2544: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2548: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x254d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2550: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2553: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2556: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2559: mov_imm:
	regs[5] = 0xd2ff813c, opcode= 0x02
0x255f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2568: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x256b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2574: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2577: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x257a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2583: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2586: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2589: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x258c: mov_imm:
	regs[5] = 0x8b79773c, opcode= 0x02
0x2592: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x259b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x259e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25dd: mov_imm:
	regs[5] = 0x564000b0, opcode= 0x02
0x25e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25f2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25fb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x25fe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2601: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2604: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x260d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2610: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2613: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2616: mov_imm:
	regs[5] = 0x8bfaa67c, opcode= 0x02
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2622: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x262b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x262e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2634: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x263a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x263d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2646: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x264f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2652: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2655: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2658: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x265b: mov_imm:
	regs[5] = 0x5f0ec9f0, opcode= 0x02
0x2661: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x266a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x266d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2676: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2679: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x267c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x267f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2682: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x268b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x268e: mov_imm:
	regs[5] = 0xdb15f7a1, opcode= 0x02
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x269a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x269d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26b8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x26bb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x26be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26d6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x26d9: mov_imm:
	regs[5] = 0x31942ecf, opcode= 0x02
0x26df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x26e5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x26e8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x26eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x26ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26f1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x26f7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2700: mov_imm:
	regs[5] = 0xff40c197, opcode= 0x02
0x2706: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2709: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2712: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2718: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x271e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2721: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2724: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2727: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x272a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x272d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2736: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x273f: mov_imm:
	regs[5] = 0xc04b28ee, opcode= 0x02
0x2745: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2748: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2751: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2754: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2757: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x275a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x275d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2760: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2763: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2766: mov_imm:
	regs[5] = 0xdfdc8c67, opcode= 0x02
0x276c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2775: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x277e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x278a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2796: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x279a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x27a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x27a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27b4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27bd: mov_imm:
	regs[5] = 0x76656251, opcode= 0x02
0x27c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27c6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x27c9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x27cc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x27cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x27d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27d5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27e1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27ea: mov_imm:
	regs[5] = 0x34fd9063, opcode= 0x02
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2802: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2805: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2808: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x280b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x280e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2811: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2814: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2817: mov_imm:
	regs[5] = 0xbb18b4ab, opcode= 0x02
0x281d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2820: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2823: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2832: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x283b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x283e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2841: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2844: mov_imm:
	regs[5] = 0xa95e7bdf, opcode= 0x02
0x284a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x284d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2850: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2856: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x285c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x285f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2862: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2866: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x286b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x286e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2871: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2874: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2877: mov_imm:
	regs[5] = 0xaa7a8295, opcode= 0x02
0x287d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2880: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2883: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2887: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2898: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x289b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x289e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28a1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x28a4: mov_imm:
	regs[5] = 0xe7814d1c, opcode= 0x02
0x28aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28ad: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x28b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28bc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x28bf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x28cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28d4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x28da: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x28dd: mov_imm:
	regs[5] = 0x8cb94b7d, opcode= 0x02
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x28ec: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x28ef: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x28f2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2901: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2904: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2907: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x290a: mov_imm:
	regs[5] = 0x892475dd, opcode= 0x02
0x2910: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2913: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2916: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x292e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2934: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x293d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2946: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2949: mov_imm:
	regs[5] = 0x678760b3, opcode= 0x02
0x294f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2952: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2955: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2958: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x295b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x295e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2961: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2964: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2967: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2970: mov_imm:
	regs[5] = 0x26f5a22e, opcode= 0x02
0x2976: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2979: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2982: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2988: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x298e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2991: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2994: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x299d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29a0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29a6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x29a9: mov_imm:
	regs[5] = 0xa19dd823, opcode= 0x02
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29b8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x29bb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x29be: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x29c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29d3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x29d9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x29dc: mov_imm:
	regs[5] = 0xc60554ca, opcode= 0x02
0x29e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29eb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x29ee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29f4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29fa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a03: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a12: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a18: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a1b: mov_imm:
	regs[5] = 0xe6eba105, opcode= 0x02
0x2a21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a24: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a27: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a2a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a39: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a3f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2a42: mov_imm:
	regs[5] = 0x8bb3f2d8, opcode= 0x02
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a51: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a5a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a60: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a6c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a6f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a78: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2a7e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a87: mov_imm:
	regs[5] = 0x52d48cc6, opcode= 0x02
0x2a8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2a90: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a93: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a96: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a9f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2aa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2aa5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2aa8: mov_imm:
	regs[5] = 0x7999e19d, opcode= 0x02
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ab4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ab7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ac0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2acc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ad8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2adc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ae1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ae4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2af0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2af3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2af6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2af9: mov_imm:
	regs[5] = 0x6797776b, opcode= 0x02
0x2aff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b03: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b08: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b11: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b14: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2b1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b1d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b23: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b26: mov_imm:
	regs[5] = 0xb801c25, opcode= 0x02
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b35: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b38: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b3e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b44: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2b4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2b4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b50: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b56: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b59: mov_imm:
	regs[5] = 0xccace2f6, opcode= 0x02
0x2b5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b62: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b65: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b68: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2b6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b77: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2b7d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b80: mov_imm:
	regs[5] = 0x375c71bf, opcode= 0x02
0x2b86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2b89: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b8c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b98: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b9e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ba1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2baa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2bc2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bcb: mov_imm:
	regs[5] = 0x7e1ad3be, opcode= 0x02
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2be3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2be6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2bfb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2bfe: mov_imm:
	regs[5] = 0x57ab9cdd, opcode= 0x02
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c13: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c16: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c1c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c28: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c2b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c40: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c49: mov_imm:
	regs[5] = 0xacc6754d, opcode= 0x02
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c58: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c5b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2c61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2c64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c6d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2c73: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c76: mov_imm:
	regs[5] = 0xd8fa3a3f, opcode= 0x02
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2c85: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c9a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ca0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2ca3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ca6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2cb2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2cb5: mov_imm:
	regs[5] = 0x4a49bf4a, opcode= 0x02
0x2cbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2cd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cd9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ce0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cee: mov_imm:
	regs[5] = 0x8f2f1891, opcode= 0x02
0x2cf4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2cf7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2cfa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d00: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d06: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d0f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d1e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d24: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d27: mov_imm:
	regs[5] = 0xfacb715e, opcode= 0x02
0x2d2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d3c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2d42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d4b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d4e: mov_imm:
	regs[5] = 0x6e0906ef, opcode= 0x02
0x2d54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d5d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d60: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d6c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d6f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d7e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2d84: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d87: mov_imm:
	regs[5] = 0x62b472ec, opcode= 0x02
0x2d8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d99: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2db1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2db4: mov_imm:
	regs[5] = 0x18d58840, opcode= 0x02
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dc6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dd2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2dd8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2de1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2de7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dea: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ded: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2df0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2df9: mov_imm:
	regs[5] = 0xf1ace3d4, opcode= 0x02
0x2dff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e02: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e05: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e17: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e1d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e20: mov_imm:
	regs[5] = 0x62c77e17, opcode= 0x02
0x2e26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e29: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e2c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e32: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2e3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e41: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2e44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e56: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e62: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e65: mov_imm:
	regs[5] = 0xc8313506, opcode= 0x02
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2e74: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e95: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ea1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ea5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2eaa: mov_imm:
	regs[5] = 0xfb7faac6, opcode= 0x02
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2eb4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2eb9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ebc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ec2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ec8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ed1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ed4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2ed7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ee3: mov_imm:
	regs[5] = 0xa687b8fe, opcode= 0x02
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2eef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ef8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2efb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2efe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2f04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f0d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f13: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f16: mov_imm:
	regs[5] = 0x7c078a9a, opcode= 0x02
0x2f1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f25: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f34: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f3a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f3d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f4c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f52: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f55: mov_imm:
	regs[5] = 0x21eb0cb6, opcode= 0x02
0x2f5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f5e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f61: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f79: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f82: mov_imm:
	regs[5] = 0xa190cc9f, opcode= 0x02
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2f8b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f9e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2fa6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2fa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2fb5: mov_imm:
	regs[5] = 0xa4f768f1, opcode= 0x02
0x2fbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2fbe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2fd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fd9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x2fdf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2fe2: mov_imm:
	regs[5] = 0x1ac56d6f, opcode= 0x02
0x2fe8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x2feb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2fee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ff4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3000: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3003: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3006: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3009: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x300c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3015: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3018: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x301b: mov_imm:
	regs[5] = 0x7a6818c8, opcode= 0x02
0x3021: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x302a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x302d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3030: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3033: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3036: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3039: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x303c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3040: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3045: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3048: mov_imm:
	regs[5] = 0x2e5af5d5, opcode= 0x02
0x304e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3051: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3054: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x305a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3060: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3063: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x306c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x306f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3072: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3076: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x307b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x307e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3081: mov_imm:
	regs[5] = 0x90714b71, opcode= 0x02
0x3087: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x308a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3096: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3099: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x309c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x309f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30a5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x30a8: mov_imm:
	regs[5] = 0x29d7ba21, opcode= 0x02
0x30ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30b7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x30ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30c6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x30c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x30cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x30cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30d2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30d8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x30db: mov_imm:
	regs[5] = 0xa0e3b7c2, opcode= 0x02
0x30e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x30e4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x30e7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x30ea: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x30ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30f9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x30ff: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3102: mov_imm:
	regs[5] = 0xd6fd27, opcode= 0x02
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x310e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3111: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x311a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3120: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3126: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3129: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x312c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x312f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3132: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3135: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3138: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x313b: mov_imm:
	regs[5] = 0x434b13b, opcode= 0x02
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3147: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x314a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x314d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3150: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3154: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x315c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3165: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3168: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x316b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x316e: mov_imm:
	regs[5] = 0xfdd4f2eb, opcode= 0x02
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x317d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3180: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x318c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x318f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3192: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3195: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3198: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x319b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x319e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x31a1: mov_imm:
	regs[5] = 0x9912127e, opcode= 0x02
0x31a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31aa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x31ad: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x31b0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x31b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x31b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31b9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31bf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x31c2: mov_imm:
	regs[5] = 0xbe30f8f3, opcode= 0x02
0x31c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x31d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31e0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31e9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x31ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x31ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31f8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x31fe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3201: mov_imm:
	regs[5] = 0x452e0c09, opcode= 0x02
0x3207: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x320a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x320d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3210: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3213: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3216: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3219: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3226: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x322b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x322e: mov_imm:
	regs[5] = 0x5eb2b2e1, opcode= 0x02
0x3234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3237: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x323a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3240: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3246: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3249: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x324c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x324f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3258: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x325b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x325e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3262: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3267: mov_imm:
	regs[5] = 0x44f5dc85, opcode= 0x02
0x326e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x327c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x327f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3282: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3291: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3294: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3297: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x329a: mov_imm:
	regs[5] = 0x8d66d1e6, opcode= 0x02
0x32a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32a3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32b2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32bb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x32be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32ca: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32d0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x32d3: mov_imm:
	regs[5] = 0xbf1d5173, opcode= 0x02
0x32d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x32dc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x32df: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x32e2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x32e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32f7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x32fd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3300: mov_imm:
	regs[5] = 0xae2d1e9c, opcode= 0x02
0x3306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3309: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x330c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3312: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x331e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3327: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x332a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x332d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3336: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x333c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x333f: mov_imm:
	regs[5] = 0x23136615, opcode= 0x02
0x3345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x334e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3351: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x335a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x335d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3363: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3366: mov_imm:
	regs[5] = 0x197bdb08, opcode= 0x02
0x336c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x336f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3372: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x337e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3384: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3387: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x338a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x33ab: mov_imm:
	regs[5] = 0x5218ebf5, opcode= 0x02
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33ba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x33bd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x33c0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x33d5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33de: mov_imm:
	regs[5] = 0xa223cab6, opcode= 0x02
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x33ed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3408: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x340b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x340e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3411: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3414: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x341d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3420: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3423: mov_imm:
	regs[5] = 0xe048b78b, opcode= 0x02
0x3429: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x342c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x342f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3432: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x343b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3444: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3447: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x344a: mov_imm:
	regs[5] = 0xce5d66f7, opcode= 0x02
0x3450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3453: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3456: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x345c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3468: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x346b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x346e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3474: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x347a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x347d: mov_imm:
	regs[5] = 0xd99bc279, opcode= 0x02
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3486: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3489: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x348d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3492: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x349b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x349e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x34a4: mov_imm:
	regs[5] = 0x8b5927a6, opcode= 0x02
0x34aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34ad: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34da: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x34e0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x34e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34e9: mov_imm:
	regs[5] = 0x4a25240a, opcode= 0x02
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x350a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x350d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3513: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3516: mov_imm:
	regs[5] = 0x21b2f1ad, opcode= 0x02
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x352e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3534: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3538: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x353d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x354d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3555: mov_imm:
	regs[5] = 0xa847969c, opcode= 0x02
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3576: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x357f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3588: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x358b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x358e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x3591: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3595: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x359a: mov_imm:
	regs[5] = 0xf51a6563, opcode= 0x02
0x35a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35a9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x35ac: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35be: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x35c1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x35c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x35c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35ca: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35d0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35d9: mov_imm:
	regs[5] = 0x3876868a, opcode= 0x02
0x35df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x35e2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x35e5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x35e8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x35eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35f7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x35fd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3600: mov_imm:
	regs[5] = 0x2684aed7, opcode= 0x02
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x360c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x360f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3612: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x361e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x362a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x362d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3636: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x363c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x363f: mov_imm:
	regs[5] = 0x31a57c74, opcode= 0x02
0x3645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x3648: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x364b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x364e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3654: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3657: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x365a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x00
0x365d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3666: mov_imm:
	regs[5] = 0x7825b818, opcode= 0x02
0x366c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x00
0x366f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3672: mov_imm:
	regs[30] = 0xa95c7076, opcode= 0x02
0x3678: mov_imm:
	regs[31] = 0xbf9b1736, opcode= 0x02
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3684: xor_regs:
	regs[0] ^= regs[30], opcode= 0x00
0x3687: xor_regs:
	regs[1] ^= regs[31], opcode= 0x00
max register index:31
