Drill report for CSI.kicad_pcb
Created on 2024-07-04T16:52:12+0530

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'CSI.drl' contains
    plated through holes:
    =============================================================

    Total plated holes count 0


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T1  2.100mm  0.0827"  (2 holes)

    Total unplated holes count 2
