{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638977091254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638977091254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 15:24:51 2021 " "Processing started: Wed Dec 08 15:24:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638977091254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977091254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HammingCode -c HammingCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off HammingCode -c HammingCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977091254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638977092066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638977092066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelenc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallelenc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelEnc-Structural " "Found design unit 1: ParallelEnc-Structural" {  } { { "ParallelEnc.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/ParallelEnc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelEnc " "Found entity 1: ParallelEnc" {  } { { "ParallelEnc.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/ParallelEnc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralleldecod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paralleldecod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelDecod-Structural " "Found design unit 1: ParallelDecod-Structural" {  } { { "ParallelDecod.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/ParallelDecod.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelDecod " "Found entity 1: ParallelDecod" {  } { { "ParallelDecod.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/ParallelDecod.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 18 9 " "Found 18 design units, including 9 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOr2-logicFunction " "Found design unit 1: gateXOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateAnd2-logicFunction " "Found design unit 2: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateAnd4-logicFunction " "Found design unit 3: gateAnd4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateAnd3-logicFunction " "Found design unit 4: gateAnd3-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateNand2-logicFunction " "Found design unit 5: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateNot-logicFunction " "Found design unit 6: gateNot-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateOr2-logicFunction " "Found design unit 7: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 gateNor2-logicFunction " "Found design unit 8: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 gateOr4-logicFunction " "Found design unit 9: gateOr4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOr2 " "Found entity 1: gateXOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateAnd2 " "Found entity 2: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateAnd4 " "Found entity 3: gateAnd4" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateAnd3 " "Found entity 4: gateAnd3" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateNand2 " "Found entity 5: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateNot " "Found entity 6: gateNot" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateOr2 " "Found entity 7: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "8 gateNor2 " "Found entity 8: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "9 gateOr4 " "Found entity 9: gateOr4" {  } { { "simpleLogic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/simpleLogic.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitserialenc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitserialenc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitSerialEnc-Structural " "Found design unit 1: BitSerialEnc-Structural" {  } { { "BitSerialEnc.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/BitSerialEnc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitSerialEnc " "Found entity 1: BitSerialEnc" {  } { { "BitSerialEnc.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/BitSerialEnc.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-Structural " "Found design unit 2: control-Structural" {  } { { "control.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/control.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/control.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/control.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-structure " "Found design unit 1: MUX2_1-structure" {  } { { "arithmetic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX4_1-structure " "Found design unit 2: MUX4_1-structure" {  } { { "arithmetic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "arithmetic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux4_1 " "Found entity 2: Mux4_1" {  } { { "arithmetic.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdpet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdpet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/flipFlopDPET.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102678 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/flipFlopDPET.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_5bits-structure " "Found design unit 1: counter_5bits-structure" {  } { { "counter_5bits.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/counter_5bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102678 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_5bits " "Found entity 1: counter_5bits" {  } { { "counter_5bits.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/counter_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638977102678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977102678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BitSerialEnc " "Elaborating entity \"BitSerialEnc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638977102741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_5bits counter_5bits:count " "Elaborating entity \"counter_5bits\" for hierarchy \"counter_5bits:count\"" {  } { { "BitSerialEnc.vhd" "count" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/BitSerialEnc.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pD4 counter_5bits.vhd(11) " "Verilog HDL or VHDL warning at counter_5bits.vhd(11): object \"pD4\" assigned a value but never read" {  } { { "counter_5bits.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/counter_5bits.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638977102772 "|BitSerialEnc|counter_5bits:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 counter_5bits:count\|gateAnd2:ad1 " "Elaborating entity \"gateAnd2\" for hierarchy \"counter_5bits:count\|gateAnd2:ad1\"" {  } { { "counter_5bits.vhd" "ad1" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/counter_5bits.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr2 counter_5bits:count\|gateXOr2:xr1 " "Elaborating entity \"gateXOr2\" for hierarchy \"counter_5bits:count\|gateXOr2:xr1\"" {  } { { "counter_5bits.vhd" "xr1" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/counter_5bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET counter_5bits:count\|flipFlopDPET:ff0 " "Elaborating entity \"flipFlopDPET\" for hierarchy \"counter_5bits:count\|flipFlopDPET:ff0\"" {  } { { "counter_5bits.vhd" "ff0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/counter_5bits.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cont " "Elaborating entity \"control\" for hierarchy \"control:cont\"" {  } { { "BitSerialEnc.vhd" "cont" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/BitSerialEnc.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:cont\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:cont\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/control.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 Mux4_1:m4_1 " "Elaborating entity \"Mux4_1\" for hierarchy \"Mux4_1:m4_1\"" {  } { { "BitSerialEnc.vhd" "m4_1" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/BitSerialEnc.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNot Mux4_1:m4_1\|gateNot:notS0 " "Elaborating entity \"gateNot\" for hierarchy \"Mux4_1:m4_1\|gateNot:notS0\"" {  } { { "arithmetic.vhd" "notS0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd3 Mux4_1:m4_1\|gateAnd3:andIn0 " "Elaborating entity \"gateAnd3\" for hierarchy \"Mux4_1:m4_1\|gateAnd3:andIn0\"" {  } { { "arithmetic.vhd" "andIn0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr4 Mux4_1:m4_1\|gateOr4:orMux " "Elaborating entity \"gateOr4\" for hierarchy \"Mux4_1:m4_1\|gateOr4:orMux\"" {  } { { "arithmetic.vhd" "orMux" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:m2_1 " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:m2_1\"" {  } { { "BitSerialEnc.vhd" "m2_1" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/BitSerialEnc.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 MUX2_1:m2_1\|gateOr2:orMux " "Elaborating entity \"gateOr2\" for hierarchy \"MUX2_1:m2_1\|gateOr2:orMux\"" {  } { { "arithmetic.vhd" "orMux" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/arithmetic.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977102819 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:cont\|contMem:cMem\|prog " "RAM logic \"control:cont\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/control.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638977103053 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638977103053 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "15 32 0 1 1 " "15 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 31 " "Addresses ranging from 17 to 31 are not initialized" {  } { { "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/db/HammingCode.ram0_contMem_4148fa2d.hdl.mif" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/db/HammingCode.ram0_contMem_4148fa2d.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1638977103053 ""}  } { { "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/db/HammingCode.ram0_contMem_4148fa2d.hdl.mif" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/Assigment1/Haming_Code/db/HammingCode.ram0_contMem_4148fa2d.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1638977103053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638977103335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638977103850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638977103850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638977103881 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638977103881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638977103881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638977103881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638977103897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 15:25:03 2021 " "Processing ended: Wed Dec 08 15:25:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638977103897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638977103897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638977103897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638977103897 ""}
