83c80efd30862d862ea8f99ff4045a22d57e3453
v1.3.4 release  (#373)
diff --git a/hdk/common/verif/models/fpga/fpga.sv b/hdk/common/verif/models/fpga/fpga.sv
index 74d5ee3..d5bb8ff 100644
--- a/hdk/common/verif/models/fpga/fpga.sv
+++ b/hdk/common/verif/models/fpga/fpga.sv
@@ -351,8 +351,8 @@ module fpga(
 
    logic               sh_bar1_rready;
 
-   logic [15:0]         cl_sh_irq_req;
-   logic [15:0]         sh_cl_irq_ack;
+   logic [15:0]        cl_sh_apppf_irq_req;
+   logic [15:0]        sh_cl_apppf_irq_ack;
 
    sh_bfm sh(
 
@@ -482,19 +482,16 @@ module fpga(
              .cl_sh_dma_pcis_rlast(cl_sh_dma_pcis_rlast),
              .cl_sh_dma_pcis_rvalid(cl_sh_dma_pcis_rvalid),
              .sh_cl_dma_pcis_rready(sh_cl_dma_pcis_rready),
-             
-             .cl_sh_irq_req(cl_sh_irq_req),
-             .sh_cl_irq_ack(sh_cl_irq_ack),
 
              //-----------------------------------------
-             // CL MSIX
+             // CL INTERRUPTS
              //-----------------------------------------
-             .cl_sh_msix_int(),
-             .cl_sh_msix_vec(),
-             .sh_cl_msix_int_sent(),
-             .sh_cl_msix_int_ack(),
-    
+             .cl_sh_apppf_irq_req(cl_sh_apppf_irq_req),
+             .sh_cl_apppf_irq_ack(sh_cl_apppf_irq_ack),
+
+    `ifdef AURORA
              .cl_sh_aurora_channel_up(),
+    `endif
 
              //--------------------------------------------------------------
              // DDR[3] (M_C_) interface 
@@ -660,12 +657,13 @@ module fpga(
              .bar1_sh_rdata(bar1_sh_rdata),
              .bar1_sh_rresp(bar1_sh_rresp),
              
-             .sh_bar1_rready(sh_bar1_rready),
-             
-             .sh_RST_DIMM_A_N(),
-             .sh_RST_DIMM_B_N(),
-             .sh_RST_DIMM_D_N()
-
+             .sh_bar1_rready(sh_bar1_rready)
+`ifndef NO_CL_DDR
+             ,
+             .sh_RST_DIMM_A_N(RST_DIMM_A_N),
+             .sh_RST_DIMM_B_N(RST_DIMM_B_N),
+             .sh_RST_DIMM_D_N(RST_DIMM_D_N)
+`endif
              );
 
 `ifndef CL_NAME
@@ -852,7 +850,7 @@ module fpga(
               .bar1_sh_rresp(bar1_sh_rresp),
               
               .sh_bar1_rready(sh_bar1_rready),
-              
+`ifndef NO_CL_DDR              
               .CLK_300M_DIMM0_DP(CLK_300M_DIMM0_DP),
               .CLK_300M_DIMM0_DN(CLK_300M_DIMM0_DN),
               .M_A_ACT_N(M_A_ACT_N),
@@ -902,8 +900,8 @@ module fpga(
               .M_D_DQ(M_D_DQ),
               .M_D_ECC(M_D_ECC),
               .M_D_DQS_DP(M_D_DQS_DP),
-              .M_D_DQS_DN(M_D_DQS_DN), 
-
+              .M_D_DQS_DN(M_D_DQS_DN),
+`endif //  `ifndef NO_CL_DDR
               .sh_ddr_stat_addr0(sh_ddr_stat_addr[0]),
               .sh_ddr_stat_wr0(sh_ddr_stat_wr[0]),
               .sh_ddr_stat_rd0(sh_ddr_stat_rd[0]),
@@ -964,8 +962,8 @@ module fpga(
    
               .sh_cl_ddr_is_ready(sh_cl_ddr_is_ready),
 
-              .cl_sh_apppf_irq_req(cl_sh_irq_req),
-              .sh_cl_apppf_irq_ack(sh_cl_irq_ack)
+              .cl_sh_apppf_irq_req(cl_sh_apppf_irq_req),
+              .sh_cl_apppf_irq_ack(sh_cl_apppf_irq_ack)
 
 `ifdef ENABLE_CS_DEBUG
               ,
@@ -983,7 +981,6 @@ module fpga(
               .capture(capture),
               .bscanid(bscanid)
 `endif
-              
               );
-
+   
 endmodule // fpga