# RV64IMF  CPU 
## Implementation and Optimization Case Study
Implementing a RISC-V CPU in Verilog RTL with full simulation and verification. Once baseline is done, Iâ€™ll replace key modules with custom blocks and compare area, power, timing, and dev time to evaluate tradeoffs.
