Analysis & Synthesis report for nco_da
Mon Oct 05 10:55:14 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: nco:u_nco|nco_st:nco_st_inst
 18. Parameter Settings for User Entity Instance: add:u_add|lpm_add_sub:LPM_ADD_SUB_component
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "add:u_add"
 22. Port Connectivity Checks: "nco:u_nco"
 23. SignalTap II Logic Analyzer Settings
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 05 10:55:14 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; nco_da                                      ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,856                                       ;
;     Total combinational functions  ; 2,198                                       ;
;     Dedicated logic registers      ; 2,544                                       ;
; Total registers                    ; 2544                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 90,200                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top                ; nco_da             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; ../rtl/top.v                     ; yes             ; User Verilog HDL File                  ; F:/Code/FPGA_project/nco_da/rtl/top.v                                   ;         ;
; ipcore/pll.v                     ; yes             ; User Wizard-Generated File             ; F:/Code/FPGA_project/nco_da/par/ipcore/pll.v                            ;         ;
; ipcore/nco_st.v                  ; yes             ; User Verilog HDL File                  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco_st.v                         ;         ;
; ipcore/nco.v                     ; yes             ; User Wizard-Generated File             ; F:/Code/FPGA_project/nco_da/par/ipcore/nco.v                            ;         ;
; ipcore/add.v                     ; yes             ; User Wizard-Generated File             ; F:/Code/FPGA_project/nco_da/par/ipcore/add.v                            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/pll_altpll.v                         ;         ;
; cord_init.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_init.v          ;         ;
; cord_fs.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_fs.v            ;         ;
; cord_seg_sel.v                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_seg_sel.v       ;         ;
; asj_altqmcpipe.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_altqmcpipe.v     ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_15i.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/add_sub_15i.tdf                      ;         ;
; asj_dxx_g.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx_g.v          ;         ;
; asj_dxx.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx.v            ;         ;
; db/add_sub_qth.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/add_sub_qth.tdf                      ;         ;
; asj_nco_aprid_dxx.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_aprid_dxx.v  ;         ;
; cordic_zxor_1p_lpm.v             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;         ;
; db/add_sub_trg.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/add_sub_trg.tdf                      ;         ;
; cordic_sxor_1p_lpm.v             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;         ;
; db/add_sub_srg.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/add_sub_srg.tdf                      ;         ;
; cordic_axor_1p_lpm.v             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;         ;
; db/add_sub_98h.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/add_sub_98h.tdf                      ;         ;
; cord_2c.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_2c.v            ;         ;
; asj_crd.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_crd.v            ;         ;
; dop_reg.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/dop_reg.v            ;         ;
; asj_nco_isdr.v                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_isdr.v       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_qri.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_qri.tdf                         ;         ;
; db/add_sub_tmh.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/add_sub_tmh.tdf                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_6124.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/altsyncram_6124.tdf                  ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/mux_rsc.tdf                          ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/decode_dvf.tdf                       ;         ;
; db/cntr_igi.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_igi.tdf                         ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cmpr_sgc.tdf                         ;         ;
; db/cntr_g9j.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_g9j.tdf                         ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_egi.tdf                         ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cmpr_rgc.tdf                         ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_23j.tdf                         ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cmpr_ngc.tdf                         ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; db/shift_taps_dkm.tdf            ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/shift_taps_dkm.tdf                   ;         ;
; db/altsyncram_u1b1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/altsyncram_u1b1.tdf                  ;         ;
; db/cntr_qqf.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_qqf.tdf                         ;         ;
; db/cntr_gah.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_gah.tdf                         ;         ;
; db/shift_taps_ckm.tdf            ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/shift_taps_ckm.tdf                   ;         ;
; db/altsyncram_m1b1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/altsyncram_m1b1.tdf                  ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_4pf.tdf                         ;         ;
; db/cntr_r8h.tdf                  ; yes             ; Auto-Generated Megafunction            ; F:/Code/FPGA_project/nco_da/par/db/cntr_r8h.tdf                         ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,856         ;
;                                             ;               ;
; Total combinational functions               ; 2198          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 315           ;
;     -- 3 input functions                    ; 830           ;
;     -- <=2 input functions                  ; 1053          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 894           ;
;     -- arithmetic mode                      ; 1304          ;
;                                             ;               ;
; Total registers                             ; 2544          ;
;     -- Dedicated logic registers            ; 2544          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 18            ;
; Total memory bits                           ; 90200         ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 1592          ;
; Total fan-out                               ; 14676         ;
; Average fan-out                             ; 3.03          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                    ; 2198 (57)         ; 2544 (0)     ; 90200       ; 0            ; 0       ; 0         ; 18   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |add:u_add|                                                                                          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|add:u_add                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|add:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                          ; work         ;
;          |add_sub_tmh:auto_generated|                                                                   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;    |nco:u_nco|                                                                                          ; 1524 (0)          ; 1576 (0)     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |nco_st:nco_st_inst|                                                                              ; 1524 (0)          ; 1576 (0)     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;          |asj_altqmcpipe:ux000|                                                                         ; 16 (0)            ; 17 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_add_sub:acc|                                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_15i:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |asj_crd:ux005|                                                                                ; 29 (29)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_crd:ux005                                                                                                                                                                                                                                                                                           ; work         ;
;          |asj_dxx:ux002|                                                                                ; 38 (0)            ; 34 (2)       ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                                           ; work         ;
;             |altshift_taps:dxxpdo_rtl_0|                                                                ; 18 (0)            ; 11 (0)       ; 62          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0                                                                                                                                                                                                                                                                ; work         ;
;                |shift_taps_dkm:auto_generated|                                                          ; 18 (0)            ; 11 (1)       ; 62          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_u1b1:altsyncram2|                                                         ; 0 (0)             ; 0 (0)        ; 62          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated|altsyncram_u1b1:altsyncram2                                                                                                                                                                                                      ; work         ;
;                   |cntr_gah:cntr3|                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated|cntr_gah:cntr3                                                                                                                                                                                                                   ; work         ;
;                   |cntr_qqf:cntr1|                                                                      ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated|cntr_qqf:cntr1                                                                                                                                                                                                                   ; work         ;
;                      |cmpr_rgc:cmpr6|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated|cntr_qqf:cntr1|cmpr_rgc:cmpr6                                                                                                                                                                                                    ; work         ;
;             |altshift_taps:dxxpdo_rtl_1|                                                                ; 4 (0)             ; 4 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1                                                                                                                                                                                                                                                                ; work         ;
;                |shift_taps_ckm:auto_generated|                                                          ; 4 (0)             ; 4 (1)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_ckm:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_m1b1:altsyncram2|                                                         ; 0 (0)             ; 0 (0)        ; 26          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_ckm:auto_generated|altsyncram_m1b1:altsyncram2                                                                                                                                                                                                      ; work         ;
;                   |cntr_4pf:cntr1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_ckm:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                                   ; work         ;
;                   |cntr_r8h:cntr3|                                                                      ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_ckm:auto_generated|cntr_r8h:cntr3                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:ux014|                                                                         ; 16 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                                         ; work         ;
;                |add_sub_qth:auto_generated|                                                             ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |asj_dxx_g:ux001|                                                                              ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                         ; work         ;
;          |cord_2c:cordinv|                                                                              ; 28 (28)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv                                                                                                                                                                                                                                                                                         ; work         ;
;          |cord_fs:cfs|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs                                                                                                                                                                                                                                                                                             ; work         ;
;          |cord_init:ci|                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cord_init:ci                                                                                                                                                                                                                                                                                            ; work         ;
;          |cordic_axor_1p_lpm:u11|                                                                       ; 42 (27)           ; 42 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u14|                                                                       ; 41 (26)           ; 41 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u17|                                                                       ; 40 (25)           ; 40 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u20|                                                                       ; 39 (24)           ; 39 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u23|                                                                       ; 38 (23)           ; 38 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u26|                                                                       ; 37 (22)           ; 37 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u29|                                                                       ; 36 (21)           ; 36 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u32|                                                                       ; 35 (20)           ; 35 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u32                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u35|                                                                       ; 34 (19)           ; 34 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u35                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u38|                                                                       ; 33 (18)           ; 33 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u38                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u41|                                                                       ; 32 (17)           ; 32 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u41                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u44|                                                                       ; 31 (16)           ; 31 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u44                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u44|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u44|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_axor_1p_lpm:u5|                                                                        ; 9 (1)             ; 13 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 8 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 8 (8)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |cordic_axor_1p_lpm:u8|                                                                        ; 28 (13)           ; 40 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_98h:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_98h:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |cordic_sxor_1p_lpm:u10|                                                                       ; 42 (27)           ; 42 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u13|                                                                       ; 41 (26)           ; 41 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u16|                                                                       ; 40 (25)           ; 40 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u19|                                                                       ; 39 (24)           ; 39 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u22|                                                                       ; 38 (23)           ; 38 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u25|                                                                       ; 37 (22)           ; 37 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u28|                                                                       ; 36 (21)           ; 36 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u31|                                                                       ; 35 (20)           ; 35 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u31                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u34|                                                                       ; 34 (19)           ; 34 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u34                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u37|                                                                       ; 33 (18)           ; 33 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u37                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u40|                                                                       ; 32 (17)           ; 32 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u40                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u43|                                                                       ; 31 (16)           ; 31 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u43                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_sxor_1p_lpm:u4|                                                                        ; 13 (2)            ; 15 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 11 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 11 (11)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |cordic_sxor_1p_lpm:u7|                                                                        ; 40 (25)           ; 41 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_srg:auto_generated|                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_srg:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |cordic_zxor_1p_lpm:u12|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u15|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u18|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u21|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u24|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u27|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u30|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u33|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u36|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u39|                                                                       ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u3|                                                                        ; 2 (0)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 2 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |cordic_zxor_1p_lpm:u42|                                                                       ; 33 (17)           ; 19 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u42                                                                                                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0                                                                                                                                                                                                                                                                   ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u42|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |cordic_zxor_1p_lpm:u6|                                                                        ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |cordic_zxor_1p_lpm:u9|                                                                        ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                                                                   ; work         ;
;             |lpm_add_sub:u0|                                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_trg:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_trg:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |dop_reg:dop|                                                                                  ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|nco:u_nco|nco_st:nco_st_inst|dop_reg:dop                                                                                                                                                                                                                                                                                             ; work         ;
;    |pll:u_pll|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 482 (1)           ; 878 (88)     ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 481 (0)           ; 790 (0)      ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 481 (88)          ; 790 (258)    ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 104 (1)           ; 236 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 88 (0)            ; 220 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 132 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 88 (0)            ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 15 (15)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 129 (10)          ; 113 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 44 (44)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated|altsyncram_u1b1:altsyncram2|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 31           ; 2            ; 31           ; 2            ; 62    ; None ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_ckm:auto_generated|altsyncram_m1b1:altsyncram2|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 2            ; 13           ; 2            ; 13           ; 26    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 44           ; 2048         ; 44           ; 90112 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |top|add:u_add                                             ; F:/Code/FPGA_project/nco_da/par/ipcore/add.v                            ;
; Altera ; NCO          ; 13.1    ; N/A          ; N/A          ; |top|nco:u_nco                                             ; F:/Code/FPGA_project/nco_da/par/ipcore/nco.v                            ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs              ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_fs.v            ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cord_init:ci             ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_init.v          ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv          ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_2c.v            ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cord_seg_sel:css         ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cord_seg_sel.v       ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|dop_reg:dop              ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/dop_reg.v            ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5    ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000     ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_altqmcpipe.v     ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001          ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx_g.v          ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002            ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_dxx.v            ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|asj_crd:ux005            ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_crd.v            ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|asj_nco_aprid_dxx:ux0219 ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_aprid_dxx.v  ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |top|nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr   ; F:/Code/FPGA_project/nco_da/par/ipcore/nco-library/asj_nco_isdr.v       ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |top|pll:u_pll                                             ; F:/Code/FPGA_project/nco_da/par/ipcore/pll.v                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2..6,8..15]                                                       ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|corx[0..2,5,8,11,12,14]                                                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|cory[0..14]                                                                               ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|corz[15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[0..13,15]                                                              ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_qri:auto_generated|counter_reg_bit[0..5] ; Lost fanout                                                                                                               ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[0..2,5,8,11,12,14]                                                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|a[15]                                                                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[0..2,5,8,11,12,14]                                                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[1,2,5,8,11,12,14]                                                              ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u44|xordvalue[0..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u44|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u43|xordvalue[0..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u43|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u42|xordvalue[0,2..14]                                                              ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u42|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u41|xordvalue[1..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u41|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u40|xordvalue[1..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u40|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[1,3..14]                                                              ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[0]                                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[2]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u38|xordvalue[2..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u38|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u37|xordvalue[2..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u37|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[0,2,4..14]                                                            ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[1]                                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[3]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u35|xordvalue[3..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u35|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u34|xordvalue[3..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u34|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[0,1,3,5..14]                                                          ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[2]                                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[4]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u32|xordvalue[4..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u32|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u31|xordvalue[4..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u31|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[0..2,4,6..14]                                                         ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[3]                                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[5]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u29|xordvalue[5..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u29|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[5..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[1..3,5,7..14]                                                         ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[0,4]                                                                  ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[6]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[6..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[6..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[0,2..4,6,8..14]                                                       ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[1,5]                                                                  ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[7]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[7..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[7..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[1,3..5,7,9..14]                                                       ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[0,2,6]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[8]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[8..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[8..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[2,4..6,8,10..14]                                                      ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[0,1,3,7]                                                              ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[9..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[9..13]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[0,3,5..7,9,11..14]                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[1,2,4,8]                                                              ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[10]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[10..13]                                                               ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[10..13]                                                               ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[0,2..4,6..8,10,12..14]                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[15]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[1,5,9]                                                                ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[11]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[11..13]                                                               ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[11..13]                                                               ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[14]                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[0,3,10,11,13,14]                                                       ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[1,2,4..9]                                                              ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[12]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[12,13]                                                                 ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[14]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[12,13]                                                                 ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[14]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[0..2,4,5,9,11,12,14]                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|xordvalue[0,1,4,7,10,11,13,14]                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0,1,4,7,10,11,13,14]                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[0]                                                                             ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[3,6..8,10]                                                             ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[13]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[13]                                                                                  ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[13]                                                            ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[10]                                                                                  ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[10]                                                            ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[9]                                                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[9]                                                             ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[7]                                                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[7]                                                             ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[6]                                                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[6]                                                             ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[4]                                                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[4]                                                             ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[3]                                                                                   ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[3]                                                             ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[2,3,5,6,8,9]                                                           ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[12]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|xordvalue[2,3,5,6,8,9,12]                                                        ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[12]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[3,4,6,7,9,13]                                                                  ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[10]                                                      ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[3,4,6,7,9,13]                                                                        ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[10]                                                            ;
; nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1,7]                                                              ; Merged with nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                          ;
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|corx[3,4,6,7,9,10,13]                                                                     ; Merged with nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                          ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[14]                                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                          ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated|pipeline_dffe[0,1]                     ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|a[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv|cordic_y_res_d[0]                                                                      ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv|cordic_y_res_2c[0]                                               ;
; nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv|cordic_x_res_2c[0]                                                                     ; Merged with nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv|cordic_x_res_d[0]                                                ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|a[0]                                                                             ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[0..2]                                                                          ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[11]                                                                            ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[12]                                                      ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_srg:auto_generated|pipeline_dffe[0,1]                     ; Stuck at GND due to stuck port data_in                                                                                    ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7|a[0,1]                                                                           ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[15]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[5,8,12]                                                                        ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[14]                                                      ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[4,6,7,9,10]                                                                    ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[13]                                                      ;
; nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|a[3]                                                                             ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|xordvalue[12]                                              ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated|pipeline_dffe[2]                       ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_srg:auto_generated|pipeline_dffe[2] ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[0]                                                                     ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[0]                                               ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated|pipeline_dffe[6]                       ; Merged with nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated|pipeline_dffe[9] ;
; Total Number of Removed Registers = 557                                                                                             ;                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|corz[15]                                                            ; Stuck at GND              ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[15], ;
;                                                                                                               ; due to stuck port data_in ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[13], ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[12], ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[11], ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[10], ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[9],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[8],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[7],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[6],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[5],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[4],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[3],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[2],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[1],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[0],  ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|a[15]          ;
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|corx[14]                                                            ; Stuck at GND              ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[14],               ;
;                                                                                                               ; due to stuck port data_in ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[12],               ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[11],               ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[8],                ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[14],               ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[12],               ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[11],               ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1x[8]                 ;
; nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs|cor1y[0]                                                             ; Stuck at GND              ; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[14],         ;
;                                                                                                               ; due to stuck port data_in ; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[12],         ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[11],         ;
;                                                                                                               ;                           ; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|a[8]           ;
; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated|pipeline_dffe[0] ; Stuck at GND              ; nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8|a[1]           ;
;                                                                                                               ; due to stuck port data_in ;                                                                   ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2544  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 1922  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 458   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_dkm:auto_generated|dffe4                                                                      ; 2       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                      ; 3       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                      ; 3       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                      ; 2       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                                       ; 1       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                                       ; 1       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                                       ; 1       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                                       ; 1       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                       ; 2       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                                       ; 1       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                                       ; 1       ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_ckm:auto_generated|dffe4                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 28                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+
; Register Name                                                                                                     ; Megafunction                                            ; Type       ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+
; nco:u_nco|nco_st:nco_st_inst|cord_seg_sel:css|seg_rot[0,1]                                                        ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; nco:u_nco|nco_st:nco_st_inst|cord_seg_sel:css|zheld[0..30][0,1]                                                   ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[19,20]                                                          ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_trg:auto_generated|pipeline_dffe[1..13] ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|a[1..13]                                                       ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; nco:u_nco|nco_st:nco_st_inst|cord_init:ci|corz[1..13]                                                             ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo[5..17]                                                          ; nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|nco:u_nco|nco_st:nco_st_inst|asj_crd:ux005|sin_o[5]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nco:u_nco|nco_st:nco_st_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mpr            ; 15    ; Signed Integer                                   ;
; apr            ; 16    ; Signed Integer                                   ;
; apri           ; 16    ; Signed Integer                                   ;
; aprf           ; 32    ; Signed Integer                                   ;
; aprp           ; 16    ; Signed Integer                                   ;
; aprid          ; 21    ; Signed Integer                                   ;
; dpri           ; 5     ; Signed Integer                                   ;
; cpr            ; 4     ; Signed Integer                                   ;
; mval           ; 15    ; Signed Integer                                   ;
; nstages        ; 31    ; Signed Integer                                   ;
; X0             ; 9944  ; Signed Integer                                   ;
; Z0             ; 16384 ; Signed Integer                                   ;
; Z1             ; 9672  ; Signed Integer                                   ;
; Z2             ; 5110  ; Signed Integer                                   ;
; Z3             ; 2594  ; Signed Integer                                   ;
; Z4             ; 1302  ; Signed Integer                                   ;
; Z5             ; 651   ; Signed Integer                                   ;
; Z6             ; 325   ; Signed Integer                                   ;
; Z7             ; 162   ; Signed Integer                                   ;
; Z8             ; 81    ; Signed Integer                                   ;
; Z9             ; 40    ; Signed Integer                                   ;
; Z10            ; 20    ; Signed Integer                                   ;
; Z11            ; 10    ; Signed Integer                                   ;
; Z12            ; 5     ; Signed Integer                                   ;
; Z13            ; 2     ; Signed Integer                                   ;
; Z14            ; 1     ; Signed Integer                                   ;
; Z15            ; 0     ; Signed Integer                                   ;
; Z16            ; 0     ; Signed Integer                                   ;
; Z17            ; 0     ; Signed Integer                                   ;
; Z18            ; 0     ; Signed Integer                                   ;
; Z19            ; 0     ; Signed Integer                                   ;
; Z20            ; 0     ; Signed Integer                                   ;
; Z21            ; 0     ; Signed Integer                                   ;
; Z22            ; 0     ; Signed Integer                                   ;
; Z23            ; 0     ; Signed Integer                                   ;
; Z24            ; 0     ; Signed Integer                                   ;
; Z25            ; 0     ; Signed Integer                                   ;
; Z26            ; 0     ; Signed Integer                                   ;
; Z27            ; 0     ; Signed Integer                                   ;
; Z28            ; 0     ; Signed Integer                                   ;
; Z29            ; 0     ; Signed Integer                                   ;
; Z30            ; 0     ; Signed Integer                                   ;
; Z31            ; 0     ; Signed Integer                                   ;
; nc             ; 1     ; Signed Integer                                   ;
; pl             ; 1     ; Signed Integer                                   ;
; log2nc         ; 0     ; Signed Integer                                   ;
; outselinit     ; -1    ; Signed Integer                                   ;
; paci0          ; 0     ; Signed Integer                                   ;
; paci1          ; 0     ; Signed Integer                                   ;
; paci2          ; 0     ; Signed Integer                                   ;
; paci3          ; 0     ; Signed Integer                                   ;
; paci4          ; 0     ; Signed Integer                                   ;
; paci5          ; 0     ; Signed Integer                                   ;
; paci6          ; 0     ; Signed Integer                                   ;
; paci7          ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+--------------------------------------------------+
; Parameter Name         ; Value        ; Type                                             ;
+------------------------+--------------+--------------------------------------------------+
; LPM_WIDTH              ; 15           ; Signed Integer                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                          ;
; LPM_DIRECTION          ; ADD          ; Untyped                                          ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                          ;
; LPM_PIPELINE           ; 0            ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                          ;
; USE_WYS                ; OFF          ; Untyped                                          ;
; STYLE                  ; FAST         ; Untyped                                          ;
; CBXI_PARAMETER         ; add_sub_tmh  ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                   ;
+------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                  ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 44                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 44                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 17977                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 35019                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 157                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add:u_add"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nco:u_nco"                                                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; phi_inc_i       ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "phi_inc_i[15..8]" will be connected to GND. ;
; phi_inc_i[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; phi_inc_i[6..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; phi_inc_i[15]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; clken           ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; out_valid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; fcos_o          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 44                  ; 44               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                   ;
+----------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------+---------+
; add:u_add|dataa[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[0]~0                                                                  ; N/A     ;
; add:u_add|dataa[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[0]~0                                                                  ; N/A     ;
; add:u_add|dataa[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[10]~10                                                                ; N/A     ;
; add:u_add|dataa[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[10]~10                                                                ; N/A     ;
; add:u_add|dataa[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[11]~11                                                                ; N/A     ;
; add:u_add|dataa[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[11]~11                                                                ; N/A     ;
; add:u_add|dataa[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[12]~12                                                                ; N/A     ;
; add:u_add|dataa[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[12]~12                                                                ; N/A     ;
; add:u_add|dataa[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[13]~13                                                                ; N/A     ;
; add:u_add|dataa[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[13]~13                                                                ; N/A     ;
; add:u_add|dataa[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[14]                             ; N/A     ;
; add:u_add|dataa[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[14]                             ; N/A     ;
; add:u_add|dataa[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[1]~1                                                                  ; N/A     ;
; add:u_add|dataa[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[1]~1                                                                  ; N/A     ;
; add:u_add|dataa[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[2]~2                                                                  ; N/A     ;
; add:u_add|dataa[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[2]~2                                                                  ; N/A     ;
; add:u_add|dataa[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[3]~3                                                                  ; N/A     ;
; add:u_add|dataa[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[3]~3                                                                  ; N/A     ;
; add:u_add|dataa[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[4]~4                                                                  ; N/A     ;
; add:u_add|dataa[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[4]~4                                                                  ; N/A     ;
; add:u_add|dataa[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[5]~5                                                                  ; N/A     ;
; add:u_add|dataa[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[5]~5                                                                  ; N/A     ;
; add:u_add|dataa[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[6]~6                                                                  ; N/A     ;
; add:u_add|dataa[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[6]~6                                                                  ; N/A     ;
; add:u_add|dataa[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[7]~7                                                                  ; N/A     ;
; add:u_add|dataa[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[7]~7                                                                  ; N/A     ;
; add:u_add|dataa[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[8]~8                                                                  ; N/A     ;
; add:u_add|dataa[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[8]~8                                                                  ; N/A     ;
; add:u_add|dataa[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[9]~9                                                                  ; N/A     ;
; add:u_add|dataa[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[9]~9                                                                  ; N/A     ;
; da_data[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[0]~0                                                                  ; N/A     ;
; da_data[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[0]~0                                                                  ; N/A     ;
; da_data[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~16 ; N/A     ;
; da_data[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~16 ; N/A     ;
; da_data[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~18 ; N/A     ;
; da_data[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~18 ; N/A     ;
; da_data[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~20 ; N/A     ;
; da_data[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~20 ; N/A     ;
; da_data[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~22 ; N/A     ;
; da_data[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~22 ; N/A     ;
; da_data[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[1]~1                                                                  ; N/A     ;
; da_data[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[1]~1                                                                  ; N/A     ;
; da_data[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[2]~2_wirecell                                                         ; N/A     ;
; da_data[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_add[2]~2_wirecell                                                         ; N/A     ;
; da_data[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~2  ; N/A     ;
; da_data[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~2  ; N/A     ;
; da_data[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~4  ; N/A     ;
; da_data[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~4  ; N/A     ;
; da_data[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~6  ; N/A     ;
; da_data[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~6  ; N/A     ;
; da_data[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~8  ; N/A     ;
; da_data[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~8  ; N/A     ;
; da_data[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~10 ; N/A     ;
; da_data[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~10 ; N/A     ;
; da_data[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~12 ; N/A     ;
; da_data[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~12 ; N/A     ;
; da_data[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~14 ; N/A     ;
; da_data[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated|op_1~14 ; N/A     ;
; nco:u_nco|fsin_o[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[0]                              ; N/A     ;
; nco:u_nco|fsin_o[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[0]                              ; N/A     ;
; nco:u_nco|fsin_o[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[10]                             ; N/A     ;
; nco:u_nco|fsin_o[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[10]                             ; N/A     ;
; nco:u_nco|fsin_o[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[11]                             ; N/A     ;
; nco:u_nco|fsin_o[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[11]                             ; N/A     ;
; nco:u_nco|fsin_o[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[12]                             ; N/A     ;
; nco:u_nco|fsin_o[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[12]                             ; N/A     ;
; nco:u_nco|fsin_o[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[13]                             ; N/A     ;
; nco:u_nco|fsin_o[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[13]                             ; N/A     ;
; nco:u_nco|fsin_o[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[14]                             ; N/A     ;
; nco:u_nco|fsin_o[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[14]                             ; N/A     ;
; nco:u_nco|fsin_o[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[1]                              ; N/A     ;
; nco:u_nco|fsin_o[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[1]                              ; N/A     ;
; nco:u_nco|fsin_o[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[2]                              ; N/A     ;
; nco:u_nco|fsin_o[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[2]                              ; N/A     ;
; nco:u_nco|fsin_o[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[3]                              ; N/A     ;
; nco:u_nco|fsin_o[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[3]                              ; N/A     ;
; nco:u_nco|fsin_o[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[4]                              ; N/A     ;
; nco:u_nco|fsin_o[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[4]                              ; N/A     ;
; nco:u_nco|fsin_o[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[5]                              ; N/A     ;
; nco:u_nco|fsin_o[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[5]                              ; N/A     ;
; nco:u_nco|fsin_o[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[6]                              ; N/A     ;
; nco:u_nco|fsin_o[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[6]                              ; N/A     ;
; nco:u_nco|fsin_o[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[7]                              ; N/A     ;
; nco:u_nco|fsin_o[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[7]                              ; N/A     ;
; nco:u_nco|fsin_o[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[8]                              ; N/A     ;
; nco:u_nco|fsin_o[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[8]                              ; N/A     ;
; nco:u_nco|fsin_o[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[9]                              ; N/A     ;
; nco:u_nco|fsin_o[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nco:u_nco|nco_st:nco_st_inst|dop_reg:dop|sin_o[9]                              ; N/A     ;
; pll:u_pll|c0         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]   ; N/A     ;
+----------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 05 10:54:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nco_da -c nco_da
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /code/fpga_project/nco_da/rtl/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco_st.v
    Info (12023): Found entity 1: nco_st
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco.v
    Info (12023): Found entity 1: nco
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/add.v
    Info (12023): Found entity 1: add
Warning (10236): Verilog HDL Implicit Net warning at top.v(35): created implicit net for "out_valid"
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "nco" for hierarchy "nco:u_nco"
Info (12128): Elaborating entity "nco_st" for hierarchy "nco:u_nco|nco_st:nco_st_inst"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_init.v
    Info (12023): Found entity 1: cord_init
Info (12128): Elaborating entity "cord_init" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cord_init:ci"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_fs.v
    Info (12023): Found entity 1: cord_fs
Info (12128): Elaborating entity "cord_fs" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cord_fs:cfs"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_seg_sel.v
    Info (12023): Found entity 1: cord_seg_sel
Info (12128): Elaborating entity "cord_seg_sel" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cord_seg_sel:css"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_15i.tdf
    Info (12023): Found entity 1: add_sub_15i
Info (12128): Elaborating entity "add_sub_15i" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_15i:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qth.tdf
    Info (12023): Found entity 1: add_sub_qth
Info (12128): Elaborating entity "add_sub_qth" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_qth:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_nco_aprid_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cordic_zxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_zxor_1p_lpm
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_trg.tdf
    Info (12023): Found entity 1: add_sub_trg
Info (12128): Elaborating entity "add_sub_trg" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_trg:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cordic_sxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_sxor_1p_lpm
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_srg.tdf
    Info (12023): Found entity 1: add_sub_srg
Info (12128): Elaborating entity "add_sub_srg" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_srg:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cordic_axor_1p_lpm.v
    Info (12023): Found entity 1: cordic_axor_1p_lpm
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_98h.tdf
    Info (12023): Found entity 1: add_sub_98h
Info (12128): Elaborating entity "add_sub_98h" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_98h:auto_generated"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u6"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u7"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u8"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u9"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u10"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u11"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u12"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u13"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u14"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u15"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u16"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u17"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u18"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u19"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u20"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u21"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u22"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u23"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u24"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u25"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u26"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u27"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u28"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u29"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u30"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u31"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u32"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u33"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u34"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u35"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u36"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u37"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u38"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u39"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u40"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u41"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_zxor_1p_lpm:u42"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_sxor_1p_lpm:u43"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cordic_axor_1p_lpm:u44"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/cord_2c.v
    Info (12023): Found entity 1: cord_2c
Info (12128): Elaborating entity "cord_2c" for hierarchy "nco:u_nco|nco_st:nco_st_inst|cord_2c:cordinv"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_crd.v
    Info (12023): Found entity 1: asj_crd
Info (12128): Elaborating entity "asj_crd" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_crd:ux005"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/dop_reg.v
    Info (12023): Found entity 1: dop_reg
Info (12128): Elaborating entity "dop_reg" for hierarchy "nco:u_nco|nco_st:nco_st_inst|dop_reg:dop"
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qri.tdf
    Info (12023): Found entity 1: cntr_qri
Info (12128): Elaborating entity "cntr_qri" for hierarchy "nco:u_nco|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_qri:auto_generated"
Info (12128): Elaborating entity "add" for hierarchy "add:u_add"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "add:u_add|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "add:u_add|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "add:u_add|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tmh.tdf
    Info (12023): Found entity 1: add_sub_tmh
Info (12128): Elaborating entity "add_sub_tmh" for hierarchy "add:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tmh:auto_generated"
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6124.tdf
    Info (12023): Found entity 1: altsyncram_6124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 33
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|dxxpdo_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 13
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "33"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_dkm.tdf
    Info (12023): Found entity 1: shift_taps_dkm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf
    Info (12023): Found entity 1: altsyncram_u1b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf
    Info (12023): Found entity 1: cntr_qqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf
    Info (12023): Found entity 1: cntr_gah
Info (12130): Elaborated megafunction instantiation "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1"
Info (12133): Instantiated megafunction "nco:u_nco|nco_st:nco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf
    Info (12023): Found entity 1: shift_taps_ckm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf
    Info (12023): Found entity 1: altsyncram_m1b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2987 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 2904 logic cells
    Info (21064): Implemented 59 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Mon Oct 05 10:55:14 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:14


