
*** Running vivado
    with args -log hweval_montgomery.vds -m64 -tempDir /tmp -mode batch -messageDb vivado.pb -notrace -source hweval_montgomery.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hweval_montgomery.tcl -notrace
Command: synth_design -top hweval_montgomery -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14617 
WARNING: [Synth 8-2292] literal value truncated to fit in 1024 bits [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/hweval_montgomery.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.617 ; gain = 174.324 ; free physical = 2970 ; free virtual = 37519
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hweval_montgomery' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/hweval_montgomery.v:3]
INFO: [Synth 8-638] synthesizing module 'montgomery' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-638] synthesizing module 'mpadder' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:3]
INFO: [Synth 8-226] default block is never used [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:168]
INFO: [Synth 8-256] done synthesizing module 'mpadder' (1#1) [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:3]
INFO: [Synth 8-226] default block is never used [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:425]
INFO: [Synth 8-256] done synthesizing module 'montgomery' (2#1) [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-256] done synthesizing module 'hweval_montgomery' (3#1) [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/hweval_montgomery.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.875 ; gain = 217.582 ; free physical = 2927 ; free virtual = 37477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.875 ; gain = 217.582 ; free physical = 2926 ; free virtual = 37476
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1594.859 ; gain = 1.000 ; free physical = 2689 ; free virtual = 37239
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2688 ; free virtual = 37238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2688 ; free virtual = 37238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2688 ; free virtual = 37238
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg' and it is trimmed from '1028' to '1027' bits. [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:60]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'montgomery'
INFO: [Synth 8-5544] ROM "shift_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_resetn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_subtract" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero_add" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "while_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE4 |                             0100 |                             0101
                 iSTATE5 |                             0101 |                             0110
                 iSTATE7 |                             0110 |                             1000
                 iSTATE8 |                             0111 |                             1001
                 iSTATE9 |                             1000 |                             1010
                iSTATE10 |                             1001 |                             1011
                iSTATE11 |                             1010 |                             1100
                iSTATE12 |                             1011 |                             1101
                iSTATE13 |                             1100 |                             1110
                iSTATE14 |                             1101 |                             1111
                 iSTATE6 |                             1110 |                             0111
                 iSTATE3 |                             1111 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'montgomery'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2688 ; free virtual = 37238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register b_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:39]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:33]
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:60]
INFO: [Synth 8-3538] Detected potentially large (wide) register m3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:60]
INFO: [Synth 8-3538] Detected potentially large (wide) register b3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:51]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    130 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input   1024 Bit         XORs := 1     
+---Registers : 
	             1028 Bit    Registers := 2     
	             1027 Bit    Registers := 1     
	             1026 Bit    Registers := 2     
	             1024 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input   1028 Bit        Muxes := 1     
	   2 Input   1028 Bit        Muxes := 4     
	   2 Input   1027 Bit        Muxes := 11    
	   2 Input   1026 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 6     
	   2 Input    129 Bit        Muxes := 9     
	  27 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register b_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:39]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:33]
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:60]
INFO: [Synth 8-3538] Detected potentially large (wide) register m3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:60]
INFO: [Synth 8-3538] Detected potentially large (wide) register b3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:51]
Hierarchical RTL Component report 
Module hweval_montgomery 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input   1024 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mpadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    130 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1028 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   1028 Bit        Muxes := 1     
	   2 Input   1028 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module montgomery 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             1027 Bit    Registers := 1     
	             1026 Bit    Registers := 2     
	             1024 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 1     
	   2 Input   1027 Bit        Muxes := 11    
	   2 Input   1026 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 6     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2688 ; free virtual = 37238
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2670 ; free virtual = 37220
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1594.867 ; gain = 607.574 ; free physical = 2670 ; free virtual = 37220

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[514] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[515] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[516] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[517] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[518] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[520] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[521] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[522] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[523] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[524] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[525] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[526] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[527] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[528] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[529] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[530] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[531] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[532] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[533] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[534] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[535] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[536] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[537] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[538] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[539] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[540] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[541] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[542] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[543] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[545] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[546] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[548] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[549] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[550] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[551] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[553] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[554] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[555] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[556] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[557] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[558] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[559] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[561] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[562] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[563] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[564] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[565] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[566] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[567] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[568] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[569] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[570] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[571] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[572] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[573] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[574] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[575] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[576] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[579] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[580] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[581] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[582] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[583] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[584] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[585] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[586] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[587] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[588] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[589] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[590] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[591] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[593] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[594] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[596] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[597] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[598] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[599] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[600] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[601] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[602] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[603] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[604] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[605] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[606] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[607] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[609] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\in_m_reg[610] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_m_reg[611] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (m_reg[1018]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1015]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1011]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1010]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1007]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1005]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1004]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1002]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1001]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[1000]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[999]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[998]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[995]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[993]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[992]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[991]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[990]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[987]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[983]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[981]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[977]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[976]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[975]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[974]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[973]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[971]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[970]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[969]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[968]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[965]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[964]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[963]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[962]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[959]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[957]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[953]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[952]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[949]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[946]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[945]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[944]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[942]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[939]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[937]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[934]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[933]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[932]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[930]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[926]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[924]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[920]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[917]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[916]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[913]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[910]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[909]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[908]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[907]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[906]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[900]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[899]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[898]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[895]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[894]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[892]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[890]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[888]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[887]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[885]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[883]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[882]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[880]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[879]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[877]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[876]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[874]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[873]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[869]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[867]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[865]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[864]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[863]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[860]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[855]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[853]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[843]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[840]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[837]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[832]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[827]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[826]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[825]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[824]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[823]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[822]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[820]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[819]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[818]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[817]) is unused and will be removed from module montgomery.
WARNING: [Synth 8-3332] Sequential element (m_reg[816]) is unused and will be removed from module montgomery.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1645.938 ; gain = 658.645 ; free physical = 2570 ; free virtual = 37120
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1645.938 ; gain = 658.645 ; free physical = 2570 ; free virtual = 37120

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_r0629332/Vivado-14600-pc-klas6-5.esat.kuleuven.be/realtime/hweval_montgomery_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1660.945 ; gain = 673.652 ; free physical = 2556 ; free virtual = 37106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1896.703 ; gain = 909.410 ; free physical = 2321 ; free virtual = 36871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   230|
|3     |LUT1   |   389|
|4     |LUT2   |  1697|
|5     |LUT3   |  1944|
|6     |LUT4   |  2252|
|7     |LUT5   |  1704|
|8     |LUT6   |  2320|
|9     |FDRE   |  9811|
|10    |FDSE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------+------+
|      |Instance              |Module     |Cells |
+------+----------------------+-----------+------+
|1     |top                   |           | 20353|
|2     |  montgomery_instance |montgomery | 18297|
|3     |    adder             |mpadder    | 10471|
+------+----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1905.141 ; gain = 917.848 ; free physical = 2317 ; free virtual = 36867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1549 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1905.141 ; gain = 435.711 ; free physical = 2317 ; free virtual = 36867
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1905.148 ; gain = 917.855 ; free physical = 2318 ; free virtual = 36868
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1905.148 ; gain = 838.301 ; free physical = 2318 ; free virtual = 36868
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1937.164 ; gain = 0.000 ; free physical = 2315 ; free virtual = 36867
INFO: [Common 17-206] Exiting Vivado at Thu Nov  8 16:57:21 2018...
