

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j2'
================================================================
* Date:           Tue Sep  5 09:22:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j2    |       61|       61|        18|          4|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     317|   1018|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|    1497|    640|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1814|   1828|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_10_full_dsp_1_U1422  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  918|    0|
    |mux_42_32_1_1_U1423                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U1424                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U1425                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U1426                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U1427                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                 |        0|   7|  317| 1018|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_437_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln130_fu_461_p2     |         +|   0|  0|  13|           4|           4|
    |icmp_ln128_1_fu_487_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln128_fu_431_p2    |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  46|          17|          15|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j2_1             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v58_load         |   9|          2|   32|         64|
    |j2_fu_92                          |   9|          2|    4|          8|
    |v58_fu_88                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 124|         27|   80|        163|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln128_1_reg_704              |   1|   0|    1|          0|
    |icmp_ln128_reg_596                |   1|   0|    1|          0|
    |inp_sumRow_addr_reg_591           |   4|   0|    4|          0|
    |j2_fu_92                          |   4|   0|    4|          0|
    |trunc_ln128_reg_600               |   2|   0|    2|          0|
    |v100_10_addr_reg_668              |   4|   0|    4|          0|
    |v100_11_addr_reg_674              |   4|   0|    4|          0|
    |v100_12_addr_reg_680              |   4|   0|    4|          0|
    |v100_13_addr_reg_686              |   4|   0|    4|          0|
    |v100_14_addr_reg_692              |   4|   0|    4|          0|
    |v100_15_addr_reg_698              |   4|   0|    4|          0|
    |v100_1_addr_reg_614               |   4|   0|    4|          0|
    |v100_2_addr_reg_620               |   4|   0|    4|          0|
    |v100_3_addr_reg_626               |   4|   0|    4|          0|
    |v100_4_addr_reg_632               |   4|   0|    4|          0|
    |v100_5_addr_reg_638               |   4|   0|    4|          0|
    |v100_6_addr_reg_644               |   4|   0|    4|          0|
    |v100_7_addr_reg_650               |   4|   0|    4|          0|
    |v100_8_addr_reg_656               |   4|   0|    4|          0|
    |v100_9_addr_reg_662               |   4|   0|    4|          0|
    |v100_addr_reg_608                 |   4|   0|    4|          0|
    |v55_reg_708                       |  32|   0|   32|          0|
    |v57_reg_713                       |  32|   0|   32|          0|
    |v58_fu_88                         |  32|   0|   32|          0|
    |v59_reg_739                       |  32|   0|   32|          0|
    |icmp_ln128_1_reg_704              |  64|  32|    1|          0|
    |icmp_ln128_reg_596                |  64|  32|    1|          0|
    |inp_sumRow_addr_reg_591           |  64|  32|    4|          0|
    |trunc_ln128_reg_600               |  64|  32|    2|          0|
    |v100_10_addr_reg_668              |  64|  32|    4|          0|
    |v100_11_addr_reg_674              |  64|  32|    4|          0|
    |v100_12_addr_reg_680              |  64|  32|    4|          0|
    |v100_13_addr_reg_686              |  64|  32|    4|          0|
    |v100_14_addr_reg_692              |  64|  32|    4|          0|
    |v100_15_addr_reg_698              |  64|  32|    4|          0|
    |v100_1_addr_reg_614               |  64|  32|    4|          0|
    |v100_2_addr_reg_620               |  64|  32|    4|          0|
    |v100_3_addr_reg_626               |  64|  32|    4|          0|
    |v100_4_addr_reg_632               |  64|  32|    4|          0|
    |v100_5_addr_reg_638               |  64|  32|    4|          0|
    |v100_6_addr_reg_644               |  64|  32|    4|          0|
    |v100_7_addr_reg_650               |  64|  32|    4|          0|
    |v100_8_addr_reg_656               |  64|  32|    4|          0|
    |v100_9_addr_reg_662               |  64|  32|    4|          0|
    |v100_addr_reg_608                 |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1497| 640|  289|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2401_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2401_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2401_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2401_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2401_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|inp_sumRow_load       |   in|   32|     ap_none|               inp_sumRow_load|        scalar|
|inp_sumRow_address0   |  out|    4|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_ce0        |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_we0        |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_d0         |  out|   32|   ap_memory|                    inp_sumRow|         array|
|zext_ln127            |   in|    4|     ap_none|                    zext_ln127|        scalar|
|v100_15_address0      |  out|    4|   ap_memory|                       v100_15|         array|
|v100_15_ce0           |  out|    1|   ap_memory|                       v100_15|         array|
|v100_15_we0           |  out|    1|   ap_memory|                       v100_15|         array|
|v100_15_d0            |  out|   32|   ap_memory|                       v100_15|         array|
|v100_15_address1      |  out|    4|   ap_memory|                       v100_15|         array|
|v100_15_ce1           |  out|    1|   ap_memory|                       v100_15|         array|
|v100_15_q1            |   in|   32|   ap_memory|                       v100_15|         array|
|v100_14_address0      |  out|    4|   ap_memory|                       v100_14|         array|
|v100_14_ce0           |  out|    1|   ap_memory|                       v100_14|         array|
|v100_14_we0           |  out|    1|   ap_memory|                       v100_14|         array|
|v100_14_d0            |  out|   32|   ap_memory|                       v100_14|         array|
|v100_14_address1      |  out|    4|   ap_memory|                       v100_14|         array|
|v100_14_ce1           |  out|    1|   ap_memory|                       v100_14|         array|
|v100_14_q1            |   in|   32|   ap_memory|                       v100_14|         array|
|v100_13_address0      |  out|    4|   ap_memory|                       v100_13|         array|
|v100_13_ce0           |  out|    1|   ap_memory|                       v100_13|         array|
|v100_13_we0           |  out|    1|   ap_memory|                       v100_13|         array|
|v100_13_d0            |  out|   32|   ap_memory|                       v100_13|         array|
|v100_13_address1      |  out|    4|   ap_memory|                       v100_13|         array|
|v100_13_ce1           |  out|    1|   ap_memory|                       v100_13|         array|
|v100_13_q1            |   in|   32|   ap_memory|                       v100_13|         array|
|v100_12_address0      |  out|    4|   ap_memory|                       v100_12|         array|
|v100_12_ce0           |  out|    1|   ap_memory|                       v100_12|         array|
|v100_12_we0           |  out|    1|   ap_memory|                       v100_12|         array|
|v100_12_d0            |  out|   32|   ap_memory|                       v100_12|         array|
|v100_12_address1      |  out|    4|   ap_memory|                       v100_12|         array|
|v100_12_ce1           |  out|    1|   ap_memory|                       v100_12|         array|
|v100_12_q1            |   in|   32|   ap_memory|                       v100_12|         array|
|v100_11_address0      |  out|    4|   ap_memory|                       v100_11|         array|
|v100_11_ce0           |  out|    1|   ap_memory|                       v100_11|         array|
|v100_11_we0           |  out|    1|   ap_memory|                       v100_11|         array|
|v100_11_d0            |  out|   32|   ap_memory|                       v100_11|         array|
|v100_11_address1      |  out|    4|   ap_memory|                       v100_11|         array|
|v100_11_ce1           |  out|    1|   ap_memory|                       v100_11|         array|
|v100_11_q1            |   in|   32|   ap_memory|                       v100_11|         array|
|v100_10_address0      |  out|    4|   ap_memory|                       v100_10|         array|
|v100_10_ce0           |  out|    1|   ap_memory|                       v100_10|         array|
|v100_10_we0           |  out|    1|   ap_memory|                       v100_10|         array|
|v100_10_d0            |  out|   32|   ap_memory|                       v100_10|         array|
|v100_10_address1      |  out|    4|   ap_memory|                       v100_10|         array|
|v100_10_ce1           |  out|    1|   ap_memory|                       v100_10|         array|
|v100_10_q1            |   in|   32|   ap_memory|                       v100_10|         array|
|v100_9_address0       |  out|    4|   ap_memory|                        v100_9|         array|
|v100_9_ce0            |  out|    1|   ap_memory|                        v100_9|         array|
|v100_9_we0            |  out|    1|   ap_memory|                        v100_9|         array|
|v100_9_d0             |  out|   32|   ap_memory|                        v100_9|         array|
|v100_9_address1       |  out|    4|   ap_memory|                        v100_9|         array|
|v100_9_ce1            |  out|    1|   ap_memory|                        v100_9|         array|
|v100_9_q1             |   in|   32|   ap_memory|                        v100_9|         array|
|v100_8_address0       |  out|    4|   ap_memory|                        v100_8|         array|
|v100_8_ce0            |  out|    1|   ap_memory|                        v100_8|         array|
|v100_8_we0            |  out|    1|   ap_memory|                        v100_8|         array|
|v100_8_d0             |  out|   32|   ap_memory|                        v100_8|         array|
|v100_8_address1       |  out|    4|   ap_memory|                        v100_8|         array|
|v100_8_ce1            |  out|    1|   ap_memory|                        v100_8|         array|
|v100_8_q1             |   in|   32|   ap_memory|                        v100_8|         array|
|v100_7_address0       |  out|    4|   ap_memory|                        v100_7|         array|
|v100_7_ce0            |  out|    1|   ap_memory|                        v100_7|         array|
|v100_7_we0            |  out|    1|   ap_memory|                        v100_7|         array|
|v100_7_d0             |  out|   32|   ap_memory|                        v100_7|         array|
|v100_7_address1       |  out|    4|   ap_memory|                        v100_7|         array|
|v100_7_ce1            |  out|    1|   ap_memory|                        v100_7|         array|
|v100_7_q1             |   in|   32|   ap_memory|                        v100_7|         array|
|v100_6_address0       |  out|    4|   ap_memory|                        v100_6|         array|
|v100_6_ce0            |  out|    1|   ap_memory|                        v100_6|         array|
|v100_6_we0            |  out|    1|   ap_memory|                        v100_6|         array|
|v100_6_d0             |  out|   32|   ap_memory|                        v100_6|         array|
|v100_6_address1       |  out|    4|   ap_memory|                        v100_6|         array|
|v100_6_ce1            |  out|    1|   ap_memory|                        v100_6|         array|
|v100_6_q1             |   in|   32|   ap_memory|                        v100_6|         array|
|v100_5_address0       |  out|    4|   ap_memory|                        v100_5|         array|
|v100_5_ce0            |  out|    1|   ap_memory|                        v100_5|         array|
|v100_5_we0            |  out|    1|   ap_memory|                        v100_5|         array|
|v100_5_d0             |  out|   32|   ap_memory|                        v100_5|         array|
|v100_5_address1       |  out|    4|   ap_memory|                        v100_5|         array|
|v100_5_ce1            |  out|    1|   ap_memory|                        v100_5|         array|
|v100_5_q1             |   in|   32|   ap_memory|                        v100_5|         array|
|v100_4_address0       |  out|    4|   ap_memory|                        v100_4|         array|
|v100_4_ce0            |  out|    1|   ap_memory|                        v100_4|         array|
|v100_4_we0            |  out|    1|   ap_memory|                        v100_4|         array|
|v100_4_d0             |  out|   32|   ap_memory|                        v100_4|         array|
|v100_4_address1       |  out|    4|   ap_memory|                        v100_4|         array|
|v100_4_ce1            |  out|    1|   ap_memory|                        v100_4|         array|
|v100_4_q1             |   in|   32|   ap_memory|                        v100_4|         array|
|v100_3_address0       |  out|    4|   ap_memory|                        v100_3|         array|
|v100_3_ce0            |  out|    1|   ap_memory|                        v100_3|         array|
|v100_3_we0            |  out|    1|   ap_memory|                        v100_3|         array|
|v100_3_d0             |  out|   32|   ap_memory|                        v100_3|         array|
|v100_3_address1       |  out|    4|   ap_memory|                        v100_3|         array|
|v100_3_ce1            |  out|    1|   ap_memory|                        v100_3|         array|
|v100_3_q1             |   in|   32|   ap_memory|                        v100_3|         array|
|v100_2_address0       |  out|    4|   ap_memory|                        v100_2|         array|
|v100_2_ce0            |  out|    1|   ap_memory|                        v100_2|         array|
|v100_2_we0            |  out|    1|   ap_memory|                        v100_2|         array|
|v100_2_d0             |  out|   32|   ap_memory|                        v100_2|         array|
|v100_2_address1       |  out|    4|   ap_memory|                        v100_2|         array|
|v100_2_ce1            |  out|    1|   ap_memory|                        v100_2|         array|
|v100_2_q1             |   in|   32|   ap_memory|                        v100_2|         array|
|v100_1_address0       |  out|    4|   ap_memory|                        v100_1|         array|
|v100_1_ce0            |  out|    1|   ap_memory|                        v100_1|         array|
|v100_1_we0            |  out|    1|   ap_memory|                        v100_1|         array|
|v100_1_d0             |  out|   32|   ap_memory|                        v100_1|         array|
|v100_1_address1       |  out|    4|   ap_memory|                        v100_1|         array|
|v100_1_ce1            |  out|    1|   ap_memory|                        v100_1|         array|
|v100_1_q1             |   in|   32|   ap_memory|                        v100_1|         array|
|v100_address0         |  out|    4|   ap_memory|                          v100|         array|
|v100_ce0              |  out|    1|   ap_memory|                          v100|         array|
|v100_we0              |  out|    1|   ap_memory|                          v100|         array|
|v100_d0               |  out|   32|   ap_memory|                          v100|         array|
|v100_address1         |  out|    4|   ap_memory|                          v100|         array|
|v100_ce1              |  out|    1|   ap_memory|                          v100|         array|
|v100_q1               |   in|   32|   ap_memory|                          v100|         array|
|sub_ln130             |   in|    4|     ap_none|                     sub_ln130|        scalar|
|trunc_ln9             |   in|    2|     ap_none|                     trunc_ln9|        scalar|
+----------------------+-----+-----+------------+------------------------------+--------------+

