// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        A_16_address0,
        A_16_ce0,
        A_16_q0,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i;
output  [8:0] A_0_address0;
output   A_0_ce0;
input  [23:0] A_0_q0;
output  [8:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [8:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [8:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [8:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [8:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [8:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [8:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [8:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [8:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [8:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [8:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [8:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [8:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [8:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [8:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [8:0] A_16_address0;
output   A_16_ce0;
input  [23:0] A_16_q0;
output  [8:0] A_17_address0;
output   A_17_ce0;
input  [23:0] A_17_q0;
output  [8:0] A_18_address0;
output   A_18_ce0;
input  [23:0] A_18_q0;
output  [8:0] A_19_address0;
output   A_19_ce0;
input  [23:0] A_19_q0;
output  [8:0] A_20_address0;
output   A_20_ce0;
input  [23:0] A_20_q0;
output  [8:0] A_21_address0;
output   A_21_ce0;
input  [23:0] A_21_q0;
output  [8:0] A_22_address0;
output   A_22_ce0;
input  [23:0] A_22_q0;
output  [8:0] A_23_address0;
output   A_23_ce0;
input  [23:0] A_23_q0;
output  [8:0] A_24_address0;
output   A_24_ce0;
input  [23:0] A_24_q0;
output  [8:0] A_25_address0;
output   A_25_ce0;
input  [23:0] A_25_q0;
output  [8:0] A_26_address0;
output   A_26_ce0;
input  [23:0] A_26_q0;
output  [8:0] A_27_address0;
output   A_27_ce0;
input  [23:0] A_27_q0;
output  [8:0] A_28_address0;
output   A_28_ce0;
input  [23:0] A_28_q0;
output  [8:0] A_29_address0;
output   A_29_ce0;
input  [23:0] A_29_q0;
output  [8:0] A_30_address0;
output   A_30_ce0;
input  [23:0] A_30_q0;
output  [8:0] A_31_address0;
output   A_31_ce0;
input  [23:0] A_31_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln54_fu_642_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] trunc_ln54_fu_654_p1;
reg   [4:0] trunc_ln54_reg_950;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln57_fu_674_p1;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_192;
wire   [23:0] select_ln57_1_fu_915_p3;
wire    ap_loop_init;
reg   [6:0] j_fu_196;
wire   [6:0] add_ln54_fu_648_p2;
reg   [6:0] ap_sig_allocacmp_j_2;
wire    ap_block_pp0_stage0_01001;
reg    A_0_ce0_local;
reg    A_1_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
reg    A_8_ce0_local;
reg    A_9_ce0_local;
reg    A_10_ce0_local;
reg    A_11_ce0_local;
reg    A_12_ce0_local;
reg    A_13_ce0_local;
reg    A_14_ce0_local;
reg    A_15_ce0_local;
reg    A_16_ce0_local;
reg    A_17_ce0_local;
reg    A_18_ce0_local;
reg    A_19_ce0_local;
reg    A_20_ce0_local;
reg    A_21_ce0_local;
reg    A_22_ce0_local;
reg    A_23_ce0_local;
reg    A_24_ce0_local;
reg    A_25_ce0_local;
reg    A_26_ce0_local;
reg    A_27_ce0_local;
reg    A_28_ce0_local;
reg    A_29_ce0_local;
reg    A_30_ce0_local;
reg    A_31_ce0_local;
wire   [0:0] tmp_fu_658_p3;
wire   [8:0] tmp_s_fu_666_p3;
wire  signed [23:0] sext_ln57_fu_718_p0;
wire   [23:0] tmp_2_fu_722_p65;
wire  signed [23:0] tmp_2_fu_722_p67;
wire  signed [23:0] add_ln57_fu_861_p1;
wire  signed [24:0] sext_ln57_1_fu_857_p1;
wire  signed [24:0] sext_ln57_fu_718_p1;
wire   [24:0] add_ln57_1_fu_867_p2;
wire   [23:0] add_ln57_fu_861_p2;
wire   [0:0] tmp_146_fu_873_p3;
wire   [0:0] tmp_147_fu_881_p3;
wire   [0:0] xor_ln57_fu_889_p2;
wire   [0:0] and_ln57_fu_895_p2;
wire   [0:0] xor_ln57_1_fu_901_p2;
wire   [23:0] select_ln57_fu_907_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_2_fu_722_p1;
wire   [4:0] tmp_2_fu_722_p3;
wire   [4:0] tmp_2_fu_722_p5;
wire   [4:0] tmp_2_fu_722_p7;
wire   [4:0] tmp_2_fu_722_p9;
wire   [4:0] tmp_2_fu_722_p11;
wire   [4:0] tmp_2_fu_722_p13;
wire   [4:0] tmp_2_fu_722_p15;
wire   [4:0] tmp_2_fu_722_p17;
wire   [4:0] tmp_2_fu_722_p19;
wire   [4:0] tmp_2_fu_722_p21;
wire   [4:0] tmp_2_fu_722_p23;
wire   [4:0] tmp_2_fu_722_p25;
wire   [4:0] tmp_2_fu_722_p27;
wire   [4:0] tmp_2_fu_722_p29;
wire   [4:0] tmp_2_fu_722_p31;
wire  signed [4:0] tmp_2_fu_722_p33;
wire  signed [4:0] tmp_2_fu_722_p35;
wire  signed [4:0] tmp_2_fu_722_p37;
wire  signed [4:0] tmp_2_fu_722_p39;
wire  signed [4:0] tmp_2_fu_722_p41;
wire  signed [4:0] tmp_2_fu_722_p43;
wire  signed [4:0] tmp_2_fu_722_p45;
wire  signed [4:0] tmp_2_fu_722_p47;
wire  signed [4:0] tmp_2_fu_722_p49;
wire  signed [4:0] tmp_2_fu_722_p51;
wire  signed [4:0] tmp_2_fu_722_p53;
wire  signed [4:0] tmp_2_fu_722_p55;
wire  signed [4:0] tmp_2_fu_722_p57;
wire  signed [4:0] tmp_2_fu_722_p59;
wire  signed [4:0] tmp_2_fu_722_p61;
wire  signed [4:0] tmp_2_fu_722_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 empty_fu_192 = 24'd0;
#0 j_fu_196 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_5_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 24 ))
sparsemux_65_5_24_1_1_U1(
    .din0(A_0_q0),
    .din1(A_1_q0),
    .din2(A_2_q0),
    .din3(A_3_q0),
    .din4(A_4_q0),
    .din5(A_5_q0),
    .din6(A_6_q0),
    .din7(A_7_q0),
    .din8(A_8_q0),
    .din9(A_9_q0),
    .din10(A_10_q0),
    .din11(A_11_q0),
    .din12(A_12_q0),
    .din13(A_13_q0),
    .din14(A_14_q0),
    .din15(A_15_q0),
    .din16(A_16_q0),
    .din17(A_17_q0),
    .din18(A_18_q0),
    .din19(A_19_q0),
    .din20(A_20_q0),
    .din21(A_21_q0),
    .din22(A_22_q0),
    .din23(A_23_q0),
    .din24(A_24_q0),
    .din25(A_25_q0),
    .din26(A_26_q0),
    .din27(A_27_q0),
    .din28(A_28_q0),
    .din29(A_29_q0),
    .din30(A_30_q0),
    .din31(A_31_q0),
    .def(tmp_2_fu_722_p65),
    .sel(trunc_ln54_reg_950),
    .dout(tmp_2_fu_722_p67)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_192 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_192 <= select_ln57_1_fu_915_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln54_fu_642_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_196 <= add_ln54_fu_648_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_196 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln54_reg_950 <= trunc_ln54_fu_654_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_0_ce0_local = 1'b1;
    end else begin
        A_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_16_ce0_local = 1'b1;
    end else begin
        A_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_642_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_196;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln54_fu_642_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_address0 = zext_ln57_fu_674_p1;

assign A_0_ce0 = A_0_ce0_local;

assign A_10_address0 = zext_ln57_fu_674_p1;

assign A_10_ce0 = A_10_ce0_local;

assign A_11_address0 = zext_ln57_fu_674_p1;

assign A_11_ce0 = A_11_ce0_local;

assign A_12_address0 = zext_ln57_fu_674_p1;

assign A_12_ce0 = A_12_ce0_local;

assign A_13_address0 = zext_ln57_fu_674_p1;

assign A_13_ce0 = A_13_ce0_local;

assign A_14_address0 = zext_ln57_fu_674_p1;

assign A_14_ce0 = A_14_ce0_local;

assign A_15_address0 = zext_ln57_fu_674_p1;

assign A_15_ce0 = A_15_ce0_local;

assign A_16_address0 = zext_ln57_fu_674_p1;

assign A_16_ce0 = A_16_ce0_local;

assign A_17_address0 = zext_ln57_fu_674_p1;

assign A_17_ce0 = A_17_ce0_local;

assign A_18_address0 = zext_ln57_fu_674_p1;

assign A_18_ce0 = A_18_ce0_local;

assign A_19_address0 = zext_ln57_fu_674_p1;

assign A_19_ce0 = A_19_ce0_local;

assign A_1_address0 = zext_ln57_fu_674_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_20_address0 = zext_ln57_fu_674_p1;

assign A_20_ce0 = A_20_ce0_local;

assign A_21_address0 = zext_ln57_fu_674_p1;

assign A_21_ce0 = A_21_ce0_local;

assign A_22_address0 = zext_ln57_fu_674_p1;

assign A_22_ce0 = A_22_ce0_local;

assign A_23_address0 = zext_ln57_fu_674_p1;

assign A_23_ce0 = A_23_ce0_local;

assign A_24_address0 = zext_ln57_fu_674_p1;

assign A_24_ce0 = A_24_ce0_local;

assign A_25_address0 = zext_ln57_fu_674_p1;

assign A_25_ce0 = A_25_ce0_local;

assign A_26_address0 = zext_ln57_fu_674_p1;

assign A_26_ce0 = A_26_ce0_local;

assign A_27_address0 = zext_ln57_fu_674_p1;

assign A_27_ce0 = A_27_ce0_local;

assign A_28_address0 = zext_ln57_fu_674_p1;

assign A_28_ce0 = A_28_ce0_local;

assign A_29_address0 = zext_ln57_fu_674_p1;

assign A_29_ce0 = A_29_ce0_local;

assign A_2_address0 = zext_ln57_fu_674_p1;

assign A_2_ce0 = A_2_ce0_local;

assign A_30_address0 = zext_ln57_fu_674_p1;

assign A_30_ce0 = A_30_ce0_local;

assign A_31_address0 = zext_ln57_fu_674_p1;

assign A_31_ce0 = A_31_ce0_local;

assign A_3_address0 = zext_ln57_fu_674_p1;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln57_fu_674_p1;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln57_fu_674_p1;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln57_fu_674_p1;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln57_fu_674_p1;

assign A_7_ce0 = A_7_ce0_local;

assign A_8_address0 = zext_ln57_fu_674_p1;

assign A_8_ce0 = A_8_ce0_local;

assign A_9_address0 = zext_ln57_fu_674_p1;

assign A_9_ce0 = A_9_ce0_local;

assign add_ln54_fu_648_p2 = (ap_sig_allocacmp_j_2 + 7'd1);

assign add_ln57_1_fu_867_p2 = ($signed(sext_ln57_1_fu_857_p1) + $signed(sext_ln57_fu_718_p1));

assign add_ln57_fu_861_p1 = empty_fu_192;

assign add_ln57_fu_861_p2 = ($signed(tmp_2_fu_722_p67) + $signed(add_ln57_fu_861_p1));

assign and_ln57_fu_895_p2 = (xor_ln57_fu_889_p2 & tmp_147_fu_881_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln54_fu_642_p2 = ((ap_sig_allocacmp_j_2 == 7'd64) ? 1'b1 : 1'b0);

assign p_out = empty_fu_192;

assign select_ln57_1_fu_915_p3 = ((xor_ln57_1_fu_901_p2[0:0] == 1'b1) ? select_ln57_fu_907_p3 : add_ln57_fu_861_p2);

assign select_ln57_fu_907_p3 = ((and_ln57_fu_895_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln57_1_fu_857_p1 = tmp_2_fu_722_p67;

assign sext_ln57_fu_718_p0 = empty_fu_192;

assign sext_ln57_fu_718_p1 = sext_ln57_fu_718_p0;

assign tmp_146_fu_873_p3 = add_ln57_1_fu_867_p2[32'd24];

assign tmp_147_fu_881_p3 = add_ln57_fu_861_p2[32'd23];

assign tmp_2_fu_722_p65 = 'bx;

assign tmp_fu_658_p3 = ap_sig_allocacmp_j_2[32'd5];

assign tmp_s_fu_666_p3 = {{i}, {tmp_fu_658_p3}};

assign trunc_ln54_fu_654_p1 = ap_sig_allocacmp_j_2[4:0];

assign xor_ln57_1_fu_901_p2 = (tmp_147_fu_881_p3 ^ tmp_146_fu_873_p3);

assign xor_ln57_fu_889_p2 = (tmp_146_fu_873_p3 ^ 1'd1);

assign zext_ln57_fu_674_p1 = tmp_s_fu_666_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3
