<stg><name>relu<ap_fixed,ap_ufixed<22,3,5,3,0>,relu_config4></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:0  %data_3_V_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:1  %data_2_V_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:2  %data_1_V_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:3  %data_0_V_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_9:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str41, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:7  %icmp_ln1494 = icmp sgt i64 %data_0_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:8  %trunc_ln = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %data_0_V_read_4, i32 29, i32 50)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_9:9  %select_ln1494 = select i1 %icmp_ln1494, i22 %trunc_ln, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:10  %icmp_ln1494_1 = icmp sgt i64 %data_1_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:11  %trunc_ln708_1 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %data_1_V_read_4, i32 29, i32 50)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_9:12  %select_ln1494_34 = select i1 %icmp_ln1494_1, i22 %trunc_ln708_1, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1494_34"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:13  %icmp_ln1494_2 = icmp sgt i64 %data_2_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:14  %trunc_ln708_2 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %data_2_V_read_4, i32 29, i32 50)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_9:15  %select_ln1494_35 = select i1 %icmp_ln1494_2, i22 %trunc_ln708_2, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1494_35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:16  %icmp_ln1494_3 = icmp sgt i64 %data_3_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:17  %trunc_ln708_3 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %data_3_V_read_4, i32 29, i32 50)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_9:18  %select_ln1494_36 = select i1 %icmp_ln1494_3, i22 %trunc_ln708_3, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1494_36"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="88" op_0_bw="88" op_1_bw="22">
<![CDATA[
hls_label_9:19  %mrv = insertvalue { i22, i22, i22, i22 } undef, i22 %select_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="88" op_0_bw="88" op_1_bw="22">
<![CDATA[
hls_label_9:20  %mrv_1 = insertvalue { i22, i22, i22, i22 } %mrv, i22 %select_ln1494_34, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="88" op_0_bw="88" op_1_bw="22">
<![CDATA[
hls_label_9:21  %mrv_2 = insertvalue { i22, i22, i22, i22 } %mrv_1, i22 %select_ln1494_35, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="88" op_0_bw="88" op_1_bw="22">
<![CDATA[
hls_label_9:22  %mrv_3 = insertvalue { i22, i22, i22, i22 } %mrv_2, i22 %select_ln1494_36, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="88">
<![CDATA[
hls_label_9:23  ret { i22, i22, i22, i22 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
