<def f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='169' ll='170' type='void llvm::MCAsmBackend::relaxInstruction(llvm::MCInst &amp; Inst, const llvm::MCSubtargetInfo &amp; STI) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='164'>/// Relax the instruction in the given fragment to the next wider instruction.
  ///
  /// \param [out] Inst The instruction to relax, which is also the relaxed
  /// instruction.
  /// \param STI the subtarget information for the associated instruction.</doc>
<use f='llvm/llvm/lib/MC/MCAssembler.cpp' l='1001' u='c' c='_ZN4llvm11MCAssembler16relaxInstructionERNS_11MCAsmLayoutERNS_19MCRelaxableFragmentE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='408' u='c' c='_ZN4llvm16MCObjectStreamer19emitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/MCA/CodeEmitter.cpp' l='28' u='c' c='_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj'/>
<ovr f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='459' c='_ZNK12_GLOBAL__N_117AArch64AsmBackend16relaxInstructionERN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='54' c='_ZNK12_GLOBAL__N_116AMDGPUAsmBackend16relaxInstructionERN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='325' c='_ZNK4llvm13ARMAsmBackend16relaxInstructionERNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='654' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend16relaxInstructionERN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='193' c='_ZNK12_GLOBAL__N_113PPCAsmBackend16relaxInstructionERN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp' l='142' c='_ZNK4llvm15RISCVAsmBackend16relaxInstructionERNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp' l='268' c='_ZNK12_GLOBAL__N_115SparcAsmBackend16relaxInstructionERN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='830' c='_ZNK12_GLOBAL__N_113X86AsmBackend16relaxInstructionERN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
