#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f129cd3340 .scope module, "PipelinedMIPS_tb" "PipelinedMIPS_tb" 2 3;
 .timescale 0 0;
v0x55f129d1f370_0 .var "Clk", 0 0;
v0x55f129d1f410_0 .var "Rst", 0 0;
S_0x55f129ccea10 .scope module, "P5SMIPS" "PipelinedMIPS" 2 7, 3 11 0, S_0x55f129cd3340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "Rst"
L_0x55f129d1f4d0 .functor OR 1, v0x55f129d14ee0_0, v0x55f129d11310_0, C4<0>, C4<0>;
L_0x55f129d1f9a0 .functor BUFZ 32, v0x55f129d1ce80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f129d2ff20 .functor AND 1, v0x55f129d106c0_0, L_0x55f129d31860, C4<1>, C4<1>;
L_0x55f129d31260 .functor OR 1, L_0x55f129d2ff20, v0x55f129d108b0_0, C4<0>, C4<0>;
L_0x55f129d315f0 .functor XOR 32, L_0x55f129d31cd0, L_0x55f129d32040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f129d31860 .functor NOT 1, L_0x55f129d31700, C4<0>, C4<0>, C4<0>;
L_0x55f129d319b0 .functor AND 1, v0x55f129d106c0_0, L_0x55f129d31860, C4<1>, C4<1>;
v0x55f129d1b990_0 .net "ALUCnt", 3 0, v0x55f129cefef0_0;  1 drivers
v0x55f129d1bac0_0 .net "ALUOp", 1 0, L_0x55f129d32d30;  1 drivers
v0x55f129d1bb80_0 .net "ALUresult", 31 0, v0x55f129cf6370_0;  1 drivers
v0x55f129d1bc50_0 .net "ALUsrc", 0 0, v0x55f129d10600_0;  1 drivers
v0x55f129d1bd20_0 .net "B", 31 0, L_0x55f129d33840;  1 drivers
v0x55f129d1be60_0 .net "Clk", 0 0, v0x55f129d1f370_0;  1 drivers
v0x55f129d1bf00_0 .net "ControlWire1", 7 0, L_0x55f129d312d0;  1 drivers
v0x55f129d1bfa0_0 .net "ControlWire2", 3 0, L_0x55f129d331b0;  1 drivers
v0x55f129d1c080_0 .net "ControlWire3", 1 0, L_0x55f129d34870;  1 drivers
v0x55f129d1c1f0_0 .net "DO", 31 0, L_0x55f129d34bc0;  1 drivers
v0x55f129d1c2b0_0 .var "EX_MEM_pipereg", 72 0;
v0x55f129d1c370_0 .net "Extdata", 31 0, L_0x55f129d32470;  1 drivers
v0x55f129d1c430_0 .var "ID_EX_pipereg", 119 0;
v0x55f129d1c510_0 .var "IF_ID_pipereg", 63 0;
v0x55f129d1c5f0_0 .net "ImOffset", 31 0, L_0x55f129d32a70;  1 drivers
v0x55f129d1c6b0_0 .net "Instruction", 31 0, L_0x55f129d308e0;  1 drivers
v0x55f129d1c770_0 .net "JA_BA", 31 0, L_0x55f129d32c90;  1 drivers
v0x55f129d1c970_0 .net "JuOffset28", 27 0, L_0x55f129d327b0;  1 drivers
v0x55f129d1ca30_0 .net "JuOffset32", 31 0, L_0x55f129d31070;  1 drivers
v0x55f129d1cad0_0 .var "MEM_WB_pipereg", 70 0;
v0x55f129d1cb90_0 .net "MEM_memRead", 0 0, L_0x55f129d34390;  1 drivers
v0x55f129d1cc80_0 .net "MEM_memWrite", 0 0, L_0x55f129d34530;  1 drivers
v0x55f129d1cd70_0 .net "Offset_add", 31 0, v0x55f129d14160_0;  1 drivers
v0x55f129d1ce80_0 .var "PC_reg", 31 0;
v0x55f129d1cf40_0 .net "PCin", 31 0, L_0x55f129d1fb70;  1 drivers
v0x55f129d1cfe0_0 .net "PCout", 31 0, L_0x55f129d1f9a0;  1 drivers
v0x55f129d1d080_0 .net "PCsrc", 0 0, L_0x55f129d31260;  1 drivers
v0x55f129d1d120_0 .net "Rst", 0 0, v0x55f129d1f410_0;  1 drivers
v0x55f129d1d210_0 .net "Zero", 0 0, L_0x55f129d332f0;  1 drivers
v0x55f129d1d2b0_0 .net *"_s23", 3 0, L_0x55f129d30fd0;  1 drivers
v0x55f129d1d350_0 .net *"_s26", 0 0, L_0x55f129d2ff20;  1 drivers
v0x55f129d1d3f0_0 .net *"_s32", 31 0, L_0x55f129d315f0;  1 drivers
v0x55f129d1d4d0_0 .net *"_s35", 0 0, L_0x55f129d31700;  1 drivers
v0x55f129d1d590_0 .net *"_s51", 1 0, L_0x55f129d32f80;  1 drivers
v0x55f129d1d670_0 .net *"_s53", 1 0, L_0x55f129d33020;  1 drivers
v0x55f129d1d750_0 .net *"_s81", 0 0, L_0x55f129d34620;  1 drivers
v0x55f129d1d830_0 .net *"_s83", 0 0, L_0x55f129d347d0;  1 drivers
v0x55f129d1d910_0 .net "branch", 0 0, v0x55f129d106c0_0;  1 drivers
v0x55f129d1da00_0 .net "branch_zero", 0 0, L_0x55f129d319b0;  1 drivers
v0x55f129d1daa0_0 .net "dMemError", 0 0, v0x55f129d11310_0;  1 drivers
v0x55f129d1db70_0 .net "data1", 31 0, L_0x55f129d31cd0;  1 drivers
v0x55f129d1dc40_0 .net "data2", 31 0, L_0x55f129d32040;  1 drivers
v0x55f129d1dd10_0 .net "flush", 0 0, v0x55f129d1b570_0;  1 drivers
v0x55f129d1dde0_0 .net "hazType", 1 0, L_0x55f129d1f650;  1 drivers
v0x55f129d1ded0_0 .net "iMemError", 0 0, v0x55f129d14ee0_0;  1 drivers
v0x55f129d1df70_0 .net "inc4_PC", 31 0, v0x55f129d17a20_0;  1 drivers
v0x55f129d1e060_0 .net "jump", 0 0, v0x55f129d108b0_0;  1 drivers
v0x55f129d1e150_0 .net "memHaz", 0 0, L_0x55f129d1f4d0;  1 drivers
v0x55f129d1e1f0_0 .net "memRead", 0 0, v0x55f129d10970_0;  1 drivers
v0x55f129d1e290_0 .net "memWrite", 0 0, v0x55f129d10a30_0;  1 drivers
v0x55f129d1e360_0 .net "memtoreg", 0 0, v0x55f129d10af0_0;  1 drivers
v0x55f129d1e430_0 .net "nop", 0 0, v0x55f129d1b730_0;  1 drivers
v0x55f129d1e520_0 .net "opCode", 5 0, L_0x55f129d30d60;  1 drivers
v0x55f129d1e5c0_0 .net "opCode_nop", 5 0, L_0x55f129d32e40;  1 drivers
v0x55f129d1e6b0_0 .net "rdSel", 4 0, L_0x55f129d30c80;  1 drivers
v0x55f129d1e750_0 .net "regDst", 0 0, v0x55f129d10bb0_0;  1 drivers
v0x55f129d1e7f0_0 .net "regWrite", 0 0, v0x55f129d10c70_0;  1 drivers
v0x55f129d1e8c0_0 .net "rsSel", 4 0, L_0x55f129d30ac0;  1 drivers
v0x55f129d1e9b0_0 .net "rtSel", 4 0, L_0x55f129d30b90;  1 drivers
v0x55f129d1eaa0_0 .net "stall", 4 0, v0x55f129d1b800_0;  1 drivers
v0x55f129d1eb40_0 .net "writeData", 31 0, L_0x55f129d35db0;  1 drivers
v0x55f129d1ec30_0 .net "writeReg", 4 0, L_0x55f129d33ee0;  1 drivers
v0x55f129d1ed20_0 .net "writeReg2", 4 0, L_0x55f129d34ad0;  1 drivers
v0x55f129d1edc0_0 .net "writeReg3", 4 0, L_0x55f129d30ee0;  1 drivers
v0x55f129d1ee60_0 .net "zero_eqdet", 0 0, L_0x55f129d31860;  1 drivers
E_0x55f129c61da0 .event posedge, v0x55f129d115c0_0;
L_0x55f129d1f710 .part L_0x55f129d331b0, 3, 1;
L_0x55f129d1f7b0 .part L_0x55f129d331b0, 0, 1;
L_0x55f129d1f8d0 .part L_0x55f129d34870, 1, 1;
L_0x55f129d30ac0 .part v0x55f129d1c510_0, 21, 5;
L_0x55f129d30b90 .part v0x55f129d1c510_0, 16, 5;
L_0x55f129d30c80 .part v0x55f129d1c510_0, 11, 5;
L_0x55f129d30d60 .part v0x55f129d1c510_0, 26, 6;
L_0x55f129d30ee0 .part v0x55f129d1cad0_0, 64, 5;
L_0x55f129d30fd0 .part v0x55f129d1c510_0, 60, 4;
L_0x55f129d31070 .concat [ 28 4 0 0], L_0x55f129d327b0, L_0x55f129d30fd0;
LS_0x55f129d312d0_0_0 .concat [ 1 1 1 2], v0x55f129d10bb0_0, v0x55f129d10970_0, v0x55f129d10af0_0, L_0x55f129d32d30;
LS_0x55f129d312d0_0_4 .concat [ 1 1 1 0], v0x55f129d10a30_0, v0x55f129d10c70_0, v0x55f129d10600_0;
L_0x55f129d312d0 .concat [ 5 3 0 0], LS_0x55f129d312d0_0_0, LS_0x55f129d312d0_0_4;
L_0x55f129d31700 .reduce/or L_0x55f129d315f0;
L_0x55f129d320b0 .part v0x55f129d1cad0_0, 70, 1;
L_0x55f129d32600 .part v0x55f129d1c510_0, 0, 16;
L_0x55f129d32850 .part v0x55f129d1c510_0, 0, 26;
L_0x55f129d32b60 .part v0x55f129d1c510_0, 32, 32;
L_0x55f129d32f80 .part v0x55f129d1c430_0, 111, 2;
L_0x55f129d33020 .part v0x55f129d1c430_0, 107, 2;
L_0x55f129d331b0 .concat [ 2 2 0 0], L_0x55f129d33020, L_0x55f129d32f80;
L_0x55f129d33480 .part v0x55f129d1c430_0, 0, 32;
L_0x55f129d33110 .part v0x55f129d1c430_0, 109, 2;
L_0x55f129d335d0 .part v0x55f129d1c430_0, 64, 6;
L_0x55f129d33730 .part v0x55f129d1c430_0, 114, 6;
L_0x55f129d338e0 .part v0x55f129d1c430_0, 32, 32;
L_0x55f129d33aa0 .part v0x55f129d1c430_0, 64, 32;
L_0x55f129d33ca0 .part v0x55f129d1c430_0, 113, 1;
L_0x55f129d33fd0 .part v0x55f129d1c430_0, 101, 5;
L_0x55f129d340c0 .part v0x55f129d1c430_0, 96, 5;
L_0x55f129d342a0 .part v0x55f129d1c430_0, 106, 1;
L_0x55f129d34390 .part v0x55f129d1c2b0_0, 64, 1;
L_0x55f129d34530 .part v0x55f129d1c2b0_0, 66, 1;
L_0x55f129d34620 .part v0x55f129d1c2b0_0, 67, 1;
L_0x55f129d347d0 .part v0x55f129d1c2b0_0, 65, 1;
L_0x55f129d34870 .concat [ 1 1 0 0], L_0x55f129d347d0, L_0x55f129d34620;
L_0x55f129d34ad0 .part v0x55f129d1c2b0_0, 68, 5;
L_0x55f129d35be0 .part v0x55f129d1c2b0_0, 0, 32;
L_0x55f129d349b0 .part v0x55f129d1c2b0_0, 32, 32;
L_0x55f129d35e50 .part v0x55f129d1cad0_0, 0, 32;
L_0x55f129d36080 .part v0x55f129d1cad0_0, 32, 32;
L_0x55f129d36200 .part v0x55f129d1cad0_0, 69, 1;
S_0x55f129ceaeb0 .scope module, "ALU0" "ALU" 3 139, 4 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero"
    .port_info 1 /OUTPUT 32 "ALUresult"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /INPUT 4 "AluOp"
v0x55f129cf55b0_0 .net "A", 31 0, L_0x55f129d33480;  1 drivers
v0x55f129cf6370_0 .var "ALUresult", 31 0;
v0x55f129cf79e0_0 .net "AluOp", 3 0, v0x55f129cefef0_0;  alias, 1 drivers
v0x55f129cf87f0_0 .net "B", 31 0, L_0x55f129d33840;  alias, 1 drivers
v0x55f129cf94d0_0 .net "Zero", 0 0, L_0x55f129d332f0;  alias, 1 drivers
L_0x7fde71772408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f129cd2630_0 .net/2u *"_s0", 31 0, L_0x7fde71772408;  1 drivers
E_0x55f129c61b80 .event edge, v0x55f129cf87f0_0, v0x55f129cf55b0_0, v0x55f129cf79e0_0;
L_0x55f129d332f0 .cmp/eq 32, v0x55f129cf6370_0, L_0x7fde71772408;
S_0x55f129d0fb50 .scope module, "ALU1" "ALUControl" 3 141, 5 190 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUCnt"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /INPUT 6 "Funct"
    .port_info 3 /INPUT 6 "Imm"
v0x55f129cefef0_0 .var "ALUCnt", 3 0;
v0x55f129d0fda0_0 .net "AluOp", 1 0, L_0x55f129d33110;  1 drivers
v0x55f129d0fe60_0 .net "Funct", 5 0, L_0x55f129d335d0;  1 drivers
v0x55f129d0ff20_0 .net "Imm", 5 0, L_0x55f129d33730;  1 drivers
E_0x55f129c61550 .event edge, v0x55f129d0fe60_0, v0x55f129d0fda0_0;
S_0x55f129d10080 .scope module, "CUnit" "Control" 3 110, 5 3 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "Branch"
    .port_info 9 /OUTPUT 1 "Jump"
v0x55f129d10370_0 .net "ALUOp", 1 0, L_0x55f129d32d30;  alias, 1 drivers
v0x55f129d10470_0 .var "ALUOp0", 0 0;
v0x55f129d10530_0 .var "ALUOp1", 0 0;
v0x55f129d10600_0 .var "ALUsrc", 0 0;
v0x55f129d106c0_0 .var "Branch", 0 0;
v0x55f129d107d0_0 .net "Instruction", 5 0, L_0x55f129d32e40;  alias, 1 drivers
v0x55f129d108b0_0 .var "Jump", 0 0;
v0x55f129d10970_0 .var "MemRead", 0 0;
v0x55f129d10a30_0 .var "MemWrite", 0 0;
v0x55f129d10af0_0 .var "MemtoReg", 0 0;
v0x55f129d10bb0_0 .var "RegDst", 0 0;
v0x55f129d10c70_0 .var "RegWrite", 0 0;
E_0x55f129cf9dd0 .event edge, v0x55f129d107d0_0;
L_0x55f129d32d30 .concat [ 1 1 0 0], v0x55f129d10470_0, v0x55f129d10530_0;
S_0x55f129d10e70 .scope module, "DataMemory" "DataMemoryFile" 3 168, 6 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "DMemError"
    .port_info 1 /OUTPUT 32 "ReadData"
    .port_info 2 /INPUT 32 "Address"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
v0x55f129d11150_0 .net "Address", 31 0, L_0x55f129d35be0;  1 drivers
v0x55f129d11250_0 .net "Clk", 0 0, v0x55f129d1f370_0;  alias, 1 drivers
v0x55f129d11310_0 .var "DMemError", 0 0;
v0x55f129d113b0_0 .net "ReadData", 31 0, L_0x55f129d34bc0;  alias, 1 drivers
v0x55f129d11490_0 .net "ReadData1", 31 0, L_0x55f129d35a60;  1 drivers
v0x55f129d115c0_0 .net "Rst", 0 0, v0x55f129d1f410_0;  alias, 1 drivers
v0x55f129d11680_0 .net "WriteData", 31 0, L_0x55f129d349b0;  1 drivers
L_0x7fde71772450 .functor BUFT 1, C4<10111010110100001101101011011010>, C4<0>, C4<0>, C4<0>;
v0x55f129d11760_0 .net/2u *"_s0", 31 0, L_0x7fde71772450;  1 drivers
L_0x7fde717724e0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f129d11840_0 .net/2u *"_s10", 32 0, L_0x7fde717724e0;  1 drivers
v0x55f129d11920_0 .net *"_s12", 32 0, L_0x55f129d34e90;  1 drivers
v0x55f129d11a00_0 .net *"_s14", 7 0, L_0x55f129d35090;  1 drivers
v0x55f129d11ae0_0 .net *"_s16", 32 0, L_0x55f129d35130;  1 drivers
L_0x7fde71772528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129d11bc0_0 .net *"_s19", 0 0, L_0x7fde71772528;  1 drivers
L_0x7fde71772570 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f129d11ca0_0 .net/2u *"_s20", 32 0, L_0x7fde71772570;  1 drivers
v0x55f129d11d80_0 .net *"_s22", 32 0, L_0x55f129d352b0;  1 drivers
v0x55f129d11e60_0 .net *"_s24", 7 0, L_0x55f129d35440;  1 drivers
v0x55f129d11f40_0 .net *"_s26", 32 0, L_0x55f129d35530;  1 drivers
L_0x7fde717725b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129d12020_0 .net *"_s29", 0 0, L_0x7fde717725b8;  1 drivers
L_0x7fde71772600 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f129d12100_0 .net/2u *"_s30", 32 0, L_0x7fde71772600;  1 drivers
v0x55f129d121e0_0 .net *"_s32", 32 0, L_0x55f129d35620;  1 drivers
v0x55f129d122c0_0 .net *"_s34", 7 0, L_0x55f129d35810;  1 drivers
v0x55f129d123a0_0 .net *"_s36", 31 0, L_0x55f129d358b0;  1 drivers
o0x7fde717bbbb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55f129d12480_0 name=_s38
v0x55f129d12560_0 .net *"_s4", 7 0, L_0x55f129d34d00;  1 drivers
v0x55f129d12640_0 .net *"_s6", 32 0, L_0x55f129d34da0;  1 drivers
L_0x7fde71772498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129d12720_0 .net *"_s9", 0 0, L_0x7fde71772498;  1 drivers
v0x55f129d12800 .array "dataMem", 63 0, 7 0;
v0x55f129d128c0_0 .net "memRead", 0 0, L_0x55f129d34390;  alias, 1 drivers
v0x55f129d12980_0 .net "memWrite", 0 0, L_0x55f129d34530;  alias, 1 drivers
E_0x55f129cfa030 .event posedge, v0x55f129d11250_0;
L_0x55f129d34bc0 .functor MUXZ 32, L_0x55f129d35a60, L_0x7fde71772450, v0x55f129d11310_0, C4<>;
L_0x55f129d34d00 .array/port v0x55f129d12800, L_0x55f129d34e90;
L_0x55f129d34da0 .concat [ 32 1 0 0], L_0x55f129d35be0, L_0x7fde71772498;
L_0x55f129d34e90 .arith/sum 33, L_0x55f129d34da0, L_0x7fde717724e0;
L_0x55f129d35090 .array/port v0x55f129d12800, L_0x55f129d352b0;
L_0x55f129d35130 .concat [ 32 1 0 0], L_0x55f129d35be0, L_0x7fde71772528;
L_0x55f129d352b0 .arith/sum 33, L_0x55f129d35130, L_0x7fde71772570;
L_0x55f129d35440 .array/port v0x55f129d12800, L_0x55f129d35620;
L_0x55f129d35530 .concat [ 32 1 0 0], L_0x55f129d35be0, L_0x7fde717725b8;
L_0x55f129d35620 .arith/sum 33, L_0x55f129d35530, L_0x7fde71772600;
L_0x55f129d35810 .array/port v0x55f129d12800, L_0x55f129d35be0;
L_0x55f129d358b0 .concat [ 8 8 8 8], L_0x55f129d35810, L_0x55f129d35440, L_0x55f129d35090, L_0x55f129d34d00;
L_0x55f129d35a60 .functor MUXZ 32, o0x7fde717bbbb8, L_0x55f129d358b0, L_0x55f129d34390, C4<>;
S_0x55f129d12b40 .scope module, "HazUnit" "HazardUnit" 3 42, 7 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "hazType"
    .port_info 1 /INPUT 1 "memHaz"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /INPUT 5 "EX_Rd"
    .port_info 5 /INPUT 5 "MEM_Rd"
    .port_info 6 /INPUT 5 "ID_Rt"
    .port_info 7 /INPUT 5 "ID_Rs"
    .port_info 8 /INPUT 1 "EX_regWen"
    .port_info 9 /INPUT 1 "MEM_memRead"
    .port_info 10 /INPUT 1 "MEM_memWrite"
    .port_info 11 /INPUT 1 "EX_memRead"
    .port_info 12 /INPUT 1 "MEM_regWen"
v0x55f129d12f10_0 .net "EX_Rd", 4 0, L_0x55f129d33ee0;  alias, 1 drivers
v0x55f129d13010_0 .net "EX_memRead", 0 0, L_0x55f129d1f7b0;  1 drivers
v0x55f129d130d0_0 .net "EX_regWen", 0 0, L_0x55f129d1f710;  1 drivers
v0x55f129d13170_0 .net "ID_Rs", 4 0, L_0x55f129d30ac0;  alias, 1 drivers
v0x55f129d13250_0 .net "ID_Rt", 4 0, L_0x55f129d30b90;  alias, 1 drivers
v0x55f129d13380_0 .net "MEM_Rd", 4 0, L_0x55f129d34ad0;  alias, 1 drivers
v0x55f129d13460_0 .net "MEM_memRead", 0 0, L_0x55f129d34390;  alias, 1 drivers
v0x55f129d13500_0 .net "MEM_memWrite", 0 0, L_0x55f129d34530;  alias, 1 drivers
v0x55f129d135a0_0 .net "MEM_regWen", 0 0, L_0x55f129d1f8d0;  1 drivers
v0x55f129d13640_0 .net "branch", 0 0, L_0x55f129d319b0;  alias, 1 drivers
v0x55f129d136e0_0 .var "flush", 0 0;
v0x55f129d137a0_0 .var "hazFlag", 0 0;
v0x55f129d13860_0 .net "hazType", 1 0, L_0x55f129d1f650;  alias, 1 drivers
v0x55f129d13940_0 .net "jump", 0 0, v0x55f129d108b0_0;  alias, 1 drivers
v0x55f129d13a10_0 .net "memHaz", 0 0, L_0x55f129d1f4d0;  alias, 1 drivers
v0x55f129d13ab0_0 .var "stall", 0 0;
E_0x55f129d12e50/0 .event edge, v0x55f129d13a10_0, v0x55f129d13640_0, v0x55f129d108b0_0, v0x55f129d130d0_0;
E_0x55f129d12e50/1 .event edge, v0x55f129d12f10_0, v0x55f129d13170_0, v0x55f129d13250_0, v0x55f129d135a0_0;
E_0x55f129d12e50/2 .event edge, v0x55f129d13380_0, v0x55f129d13010_0;
E_0x55f129d12e50 .event/or E_0x55f129d12e50/0, E_0x55f129d12e50/1, E_0x55f129d12e50/2;
L_0x55f129d1f650 .concat [ 1 1 0 0], v0x55f129d13ab0_0, v0x55f129d136e0_0;
S_0x55f129d13d10 .scope module, "ImmAddressAdder" "Add" 3 106, 4 28 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55f129d13f80_0 .net "A", 31 0, L_0x55f129d32b60;  1 drivers
v0x55f129d14080_0 .net "B", 31 0, L_0x55f129d32a70;  alias, 1 drivers
v0x55f129d14160_0 .var "Result", 31 0;
E_0x55f129d13f00 .event edge, v0x55f129d14080_0, v0x55f129d13f80_0;
S_0x55f129d142d0 .scope module, "InputSelectALU" "Mux" 3 143, 8 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f129d337d0 .functor NOT 1, L_0x55f129d33ca0, C4<0>, C4<0>, C4<0>;
v0x55f129d144d0_0 .net "I0", 31 0, L_0x55f129d338e0;  1 drivers
v0x55f129d145b0_0 .net "I1", 31 0, L_0x55f129d33aa0;  1 drivers
v0x55f129d14690_0 .net "Out", 31 0, L_0x55f129d33840;  alias, 1 drivers
v0x55f129d14790_0 .net "Sel", 0 0, L_0x55f129d33ca0;  1 drivers
v0x55f129d14830_0 .net *"_s0", 0 0, L_0x55f129d337d0;  1 drivers
L_0x55f129d33840 .functor MUXZ 32, L_0x55f129d33aa0, L_0x55f129d338e0, L_0x55f129d337d0, C4<>;
S_0x55f129d149e0 .scope module, "InstructionMemory" "InstructionMemoryFile" 3 67, 9 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "IMemError"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /OUTPUT 32 "Data"
    .port_info 3 /INPUT 1 "Clk"
v0x55f129d14c20_0 .net "Address", 31 0, v0x55f129d1ce80_0;  1 drivers
v0x55f129d14d20_0 .net "Clk", 0 0, v0x55f129d1f370_0;  alias, 1 drivers
v0x55f129d14e10_0 .net "Data", 31 0, L_0x55f129d308e0;  alias, 1 drivers
v0x55f129d14ee0_0 .var "IMemError", 0 0;
o0x7fde717bc668 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f129d14f80_0 .net "Rst", 0 0, o0x7fde717bc668;  0 drivers
v0x55f129d15090_0 .net *"_s0", 7 0, L_0x55f129d1fcb0;  1 drivers
v0x55f129d15170_0 .net *"_s10", 7 0, L_0x55f129d30080;  1 drivers
v0x55f129d15250_0 .net *"_s12", 32 0, L_0x55f129d30150;  1 drivers
L_0x7fde717720a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129d15330_0 .net *"_s15", 0 0, L_0x7fde717720a8;  1 drivers
L_0x7fde717720f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f129d15410_0 .net/2u *"_s16", 32 0, L_0x7fde717720f0;  1 drivers
v0x55f129d154f0_0 .net *"_s18", 32 0, L_0x55f129d30250;  1 drivers
v0x55f129d155d0_0 .net *"_s2", 32 0, L_0x55f129d1fd50;  1 drivers
v0x55f129d156b0_0 .net *"_s20", 7 0, L_0x55f129d30420;  1 drivers
v0x55f129d15790_0 .net *"_s22", 32 0, L_0x55f129d304c0;  1 drivers
L_0x7fde71772138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129d15870_0 .net *"_s25", 0 0, L_0x7fde71772138;  1 drivers
L_0x7fde71772180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f129d15950_0 .net/2u *"_s26", 32 0, L_0x7fde71772180;  1 drivers
v0x55f129d15a30_0 .net *"_s28", 32 0, L_0x55f129d30650;  1 drivers
v0x55f129d15b10_0 .net *"_s30", 7 0, L_0x55f129d307e0;  1 drivers
L_0x7fde71772018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f129d15bf0_0 .net *"_s5", 0 0, L_0x7fde71772018;  1 drivers
L_0x7fde71772060 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f129d15cd0_0 .net/2u *"_s6", 32 0, L_0x7fde71772060;  1 drivers
v0x55f129d15db0_0 .net *"_s8", 32 0, L_0x55f129d2fe80;  1 drivers
v0x55f129d15e90 .array "imembank", 63 0, 7 0;
L_0x55f129d1fcb0 .array/port v0x55f129d15e90, L_0x55f129d2fe80;
L_0x55f129d1fd50 .concat [ 32 1 0 0], v0x55f129d1ce80_0, L_0x7fde71772018;
L_0x55f129d2fe80 .arith/sum 33, L_0x55f129d1fd50, L_0x7fde71772060;
L_0x55f129d30080 .array/port v0x55f129d15e90, L_0x55f129d30250;
L_0x55f129d30150 .concat [ 32 1 0 0], v0x55f129d1ce80_0, L_0x7fde717720a8;
L_0x55f129d30250 .arith/sum 33, L_0x55f129d30150, L_0x7fde717720f0;
L_0x55f129d30420 .array/port v0x55f129d15e90, L_0x55f129d30650;
L_0x55f129d304c0 .concat [ 32 1 0 0], v0x55f129d1ce80_0, L_0x7fde71772138;
L_0x55f129d30650 .arith/sum 33, L_0x55f129d304c0, L_0x7fde71772180;
L_0x55f129d307e0 .array/port v0x55f129d15e90, v0x55f129d1ce80_0;
L_0x55f129d308e0 .concat [ 8 8 8 8], L_0x55f129d307e0, L_0x55f129d30420, L_0x55f129d30080, L_0x55f129d1fcb0;
S_0x55f129d15fd0 .scope module, "JumpAddressSel" "Mux" 3 108, 8 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f129d317f0 .functor NOT 1, v0x55f129d106c0_0, C4<0>, C4<0>, C4<0>;
v0x55f129d161c0_0 .net "I0", 31 0, L_0x55f129d31070;  alias, 1 drivers
v0x55f129d162c0_0 .net "I1", 31 0, v0x55f129d14160_0;  alias, 1 drivers
v0x55f129d163b0_0 .net "Out", 31 0, L_0x55f129d32c90;  alias, 1 drivers
v0x55f129d16480_0 .net "Sel", 0 0, v0x55f129d106c0_0;  alias, 1 drivers
v0x55f129d16550_0 .net *"_s0", 0 0, L_0x55f129d317f0;  1 drivers
L_0x55f129d32c90 .functor MUXZ 32, v0x55f129d14160_0, L_0x55f129d31070, L_0x55f129d317f0, C4<>;
S_0x55f129d16690 .scope module, "MemorySelMux" "Mux" 3 185, 8 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f129d34f30 .functor NOT 1, L_0x55f129d36200, C4<0>, C4<0>, C4<0>;
v0x55f129d168d0_0 .net "I0", 31 0, L_0x55f129d35e50;  1 drivers
v0x55f129d169d0_0 .net "I1", 31 0, L_0x55f129d36080;  1 drivers
v0x55f129d16ab0_0 .net "Out", 31 0, L_0x55f129d35db0;  alias, 1 drivers
v0x55f129d16ba0_0 .net "Sel", 0 0, L_0x55f129d36200;  1 drivers
v0x55f129d16c60_0 .net *"_s0", 0 0, L_0x55f129d34f30;  1 drivers
L_0x55f129d35db0 .functor MUXZ 32, L_0x55f129d36080, L_0x55f129d35e50, L_0x55f129d34f30, C4<>;
S_0x55f129d16e10 .scope module, "NOPinsert" "Mux6" 3 112, 8 21 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Out"
    .port_info 1 /INPUT 6 "I0"
    .port_info 2 /INPUT 6 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f129d32dd0 .functor NOT 1, v0x55f129d1b730_0, C4<0>, C4<0>, C4<0>;
v0x55f129d17050_0 .net "I0", 5 0, L_0x55f129d30d60;  alias, 1 drivers
L_0x7fde717723c0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55f129d17150_0 .net "I1", 5 0, L_0x7fde717723c0;  1 drivers
v0x55f129d17230_0 .net "Out", 5 0, L_0x55f129d32e40;  alias, 1 drivers
v0x55f129d17330_0 .net "Sel", 0 0, v0x55f129d1b730_0;  alias, 1 drivers
v0x55f129d173d0_0 .net *"_s0", 0 0, L_0x55f129d32dd0;  1 drivers
L_0x55f129d32e40 .functor MUXZ 6, L_0x7fde717723c0, L_0x55f129d30d60, L_0x55f129d32dd0, C4<>;
S_0x55f129d17580 .scope module, "PCAddressIncrement" "Add" 3 68, 4 28 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55f129d17840_0 .net "A", 31 0, L_0x55f129d1f9a0;  alias, 1 drivers
L_0x7fde717721c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f129d17940_0 .net "B", 31 0, L_0x7fde717721c8;  1 drivers
v0x55f129d17a20_0 .var "Result", 31 0;
E_0x55f129d177c0 .event edge, v0x55f129d17940_0, v0x55f129d17840_0;
S_0x55f129d17b60 .scope module, "PCSelect" "Mux" 3 66, 8 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f129d1fab0 .functor NOT 1, L_0x55f129d31260, C4<0>, C4<0>, C4<0>;
v0x55f129d17dd0_0 .net "I0", 31 0, v0x55f129d17a20_0;  alias, 1 drivers
v0x55f129d17ec0_0 .net "I1", 31 0, L_0x55f129d32c90;  alias, 1 drivers
v0x55f129d17f90_0 .net "Out", 31 0, L_0x55f129d1fb70;  alias, 1 drivers
v0x55f129d18060_0 .net "Sel", 0 0, L_0x55f129d31260;  alias, 1 drivers
v0x55f129d18120_0 .net *"_s0", 0 0, L_0x55f129d1fab0;  1 drivers
L_0x55f129d1fb70 .functor MUXZ 32, L_0x55f129d32c90, v0x55f129d17a20_0, L_0x55f129d1fab0, C4<>;
S_0x55f129d182d0 .scope module, "RdRtSelRF" "Mux5" 3 145, 8 11 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Out"
    .port_info 1 /INPUT 5 "I0"
    .port_info 2 /INPUT 5 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f129d33e70 .functor NOT 1, L_0x55f129d342a0, C4<0>, C4<0>, C4<0>;
v0x55f129d18510_0 .net "I0", 4 0, L_0x55f129d33fd0;  1 drivers
v0x55f129d18610_0 .net "I1", 4 0, L_0x55f129d340c0;  1 drivers
v0x55f129d186f0_0 .net "Out", 4 0, L_0x55f129d33ee0;  alias, 1 drivers
v0x55f129d187f0_0 .net "Sel", 0 0, L_0x55f129d342a0;  1 drivers
v0x55f129d18890_0 .net *"_s0", 0 0, L_0x55f129d33e70;  1 drivers
L_0x55f129d33ee0 .functor MUXZ 5, L_0x55f129d340c0, L_0x55f129d33fd0, L_0x55f129d33e70, C4<>;
S_0x55f129d18a40 .scope module, "Registers" "RegisterFile" 3 97, 10 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data1"
    .port_info 1 /OUTPUT 32 "data2"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeReg"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
    .port_info 8 /INPUT 1 "regWen"
L_0x55f129d31cd0 .functor BUFZ 32, L_0x55f129d31b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f129d32040 .functor BUFZ 32, L_0x55f129d31d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f129d18dc0_0 .net "Clk", 0 0, v0x55f129d1f370_0;  alias, 1 drivers
v0x55f129d18ed0_0 .net "Rst", 0 0, v0x55f129d1f410_0;  alias, 1 drivers
v0x55f129d18f90_0 .net *"_s0", 31 0, L_0x55f129d31b00;  1 drivers
v0x55f129d19030_0 .net *"_s10", 6 0, L_0x55f129d31e30;  1 drivers
L_0x7fde71772258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f129d190f0_0 .net *"_s13", 1 0, L_0x7fde71772258;  1 drivers
v0x55f129d19220_0 .net *"_s2", 6 0, L_0x55f129d31ba0;  1 drivers
L_0x7fde71772210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f129d19300_0 .net *"_s5", 1 0, L_0x7fde71772210;  1 drivers
v0x55f129d193e0_0 .net *"_s8", 31 0, L_0x55f129d31d90;  1 drivers
v0x55f129d194c0_0 .net "data1", 31 0, L_0x55f129d31cd0;  alias, 1 drivers
v0x55f129d19630_0 .net "data2", 31 0, L_0x55f129d32040;  alias, 1 drivers
v0x55f129d19710_0 .net "read1", 4 0, L_0x55f129d30ac0;  alias, 1 drivers
v0x55f129d197d0_0 .net "read2", 4 0, L_0x55f129d30b90;  alias, 1 drivers
v0x55f129d198a0_0 .net "regWen", 0 0, L_0x55f129d320b0;  1 drivers
v0x55f129d19940 .array "registerbank", 31 0, 31 0;
v0x55f129d19a00_0 .net "writeData", 31 0, L_0x55f129d35db0;  alias, 1 drivers
v0x55f129d19af0_0 .net "writeReg", 4 0, L_0x55f129d30ee0;  alias, 1 drivers
E_0x55f129d18d40 .event negedge, v0x55f129d11250_0;
L_0x55f129d31b00 .array/port v0x55f129d19940, L_0x55f129d31ba0;
L_0x55f129d31ba0 .concat [ 5 2 0 0], L_0x55f129d30ac0, L_0x7fde71772210;
L_0x55f129d31d90 .array/port v0x55f129d19940, L_0x55f129d31e30;
L_0x55f129d31e30 .concat [ 5 2 0 0], L_0x55f129d30b90, L_0x7fde71772258;
S_0x55f129d19cd0 .scope module, "Shiftby2" "Shft2" 3 104, 11 10 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "In"
v0x55f129d19eb0_0 .net "In", 31 0, L_0x55f129d32470;  alias, 1 drivers
v0x55f129d19fb0_0 .net "Out", 31 0, L_0x55f129d32a70;  alias, 1 drivers
v0x55f129d1a0a0_0 .net *"_s1", 29 0, L_0x55f129d32940;  1 drivers
L_0x7fde71772378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f129d1a170_0 .net/2u *"_s2", 1 0, L_0x7fde71772378;  1 drivers
L_0x55f129d32940 .part L_0x55f129d32470, 0, 30;
L_0x55f129d32a70 .concat [ 2 30 0 0], L_0x7fde71772378, L_0x55f129d32940;
S_0x55f129d1a2b0 .scope module, "Shiftby2Jump" "Shft2Jump" 3 101, 11 20 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "Out"
    .port_info 1 /INPUT 26 "In"
v0x55f129d1a5d0_0 .net "In", 25 0, L_0x55f129d32850;  1 drivers
v0x55f129d1a6d0_0 .net "Out", 27 0, L_0x55f129d327b0;  alias, 1 drivers
L_0x7fde71772330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f129d1a7b0_0 .net/2u *"_s0", 1 0, L_0x7fde71772330;  1 drivers
L_0x55f129d327b0 .concat [ 2 26 0 0], L_0x7fde71772330, L_0x55f129d32850;
S_0x55f129d1a900 .scope module, "SignExtend" "SignExt" 3 99, 11 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 16 "In"
v0x55f129d1ab10_0 .net "In", 15 0, L_0x55f129d32600;  1 drivers
v0x55f129d1ac10_0 .net "Out", 31 0, L_0x55f129d32470;  alias, 1 drivers
v0x55f129d1ad00_0 .net *"_s1", 0 0, L_0x55f129d321a0;  1 drivers
L_0x7fde717722a0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f129d1add0_0 .net/2u *"_s2", 15 0, L_0x7fde717722a0;  1 drivers
v0x55f129d1aeb0_0 .net *"_s4", 31 0, L_0x55f129d32240;  1 drivers
L_0x7fde717722e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f129d1afe0_0 .net/2u *"_s6", 15 0, L_0x7fde717722e8;  1 drivers
v0x55f129d1b0c0_0 .net *"_s8", 31 0, L_0x55f129d32380;  1 drivers
L_0x55f129d321a0 .part L_0x55f129d32600, 15, 1;
L_0x55f129d32240 .concat [ 16 16 0 0], L_0x55f129d32600, L_0x7fde717722a0;
L_0x55f129d32380 .concat [ 16 16 0 0], L_0x55f129d32600, L_0x7fde717722e8;
L_0x55f129d32470 .functor MUXZ 32, L_0x55f129d32380, L_0x55f129d32240, L_0x55f129d321a0, C4<>;
S_0x55f129d1b200 .scope module, "pipRegCntrl" "pipeRegControl" 3 43, 12 1 0, S_0x55f129ccea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nop"
    .port_info 1 /OUTPUT 5 "stall"
    .port_info 2 /OUTPUT 1 "flush"
    .port_info 3 /INPUT 2 "hazType"
    .port_info 4 /INPUT 1 "Clk"
v0x55f129d1b4b0_0 .net "Clk", 0 0, v0x55f129d1f370_0;  alias, 1 drivers
v0x55f129d1b570_0 .var "flush", 0 0;
v0x55f129d1b630_0 .net "hazType", 1 0, L_0x55f129d1f650;  alias, 1 drivers
v0x55f129d1b730_0 .var "nop", 0 0;
v0x55f129d1b800_0 .var "stall", 4 0;
E_0x55f129d1b450 .event edge, v0x55f129d13860_0;
    .scope S_0x55f129d12b40;
T_0 ;
    %wait E_0x55f129d12e50;
    %load/vec4 v0x55f129d13a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d136e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d13ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
T_0.0 ;
    %load/vec4 v0x55f129d13640_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f129d13940_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d136e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d136e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
T_0.3 ;
    %load/vec4 v0x55f129d130d0_0;
    %load/vec4 v0x55f129d12f10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f129d12f10_0;
    %load/vec4 v0x55f129d13170_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f129d12f10_0;
    %load/vec4 v0x55f129d13250_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d13ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55f129d135a0_0;
    %load/vec4 v0x55f129d13380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55f129d13380_0;
    %load/vec4 v0x55f129d13170_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f129d13380_0;
    %load/vec4 v0x55f129d13250_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d13ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
T_0.10 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55f129d13010_0;
    %load/vec4 v0x55f129d12f10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x55f129d12f10_0;
    %load/vec4 v0x55f129d13170_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f129d12f10_0;
    %load/vec4 v0x55f129d13250_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d13ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
T_0.14 ;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d13ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d136e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d137a0_0, 0;
T_0.13 ;
T_0.9 ;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f129d1b200;
T_1 ;
    %wait E_0x55f129d1b450;
    %load/vec4 v0x55f129d1b630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d1b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d1b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d1b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1b800_0, 4, 5;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f129d149e0;
T_2 ;
    %vpi_call 9 9 "$readmemh", "Instruction_Memory.txt", v0x55f129d15e90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129d14ee0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55f129d17580;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f129d17a20_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55f129d17580;
T_4 ;
    %wait E_0x55f129d177c0;
    %load/vec4 v0x55f129d17840_0;
    %load/vec4 v0x55f129d17940_0;
    %add;
    %store/vec4 v0x55f129d17a20_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f129d18a40;
T_5 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d18ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 10 13 "$readmemh", "Register_File.txt", v0x55f129d19940 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f129d18a40;
T_6 ;
    %wait E_0x55f129d18d40;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129d19940, 0, 4;
    %load/vec4 v0x55f129d198a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55f129d19a00_0;
    %load/vec4 v0x55f129d19af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129d19940, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f129d13d10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f129d14160_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x55f129d13d10;
T_8 ;
    %wait E_0x55f129d13f00;
    %load/vec4 v0x55f129d13f80_0;
    %load/vec4 v0x55f129d14080_0;
    %add;
    %store/vec4 v0x55f129d14160_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f129d10080;
T_9 ;
    %wait E_0x55f129cf9dd0;
    %load/vec4 v0x55f129d107d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10600_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f129d10af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d106c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d108b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f129d10530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f129d10470_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f129ceaeb0;
T_10 ;
    %wait E_0x55f129c61b80;
    %load/vec4 v0x55f129cf79e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v0x55f129cf55b0_0;
    %load/vec4 v0x55f129cf87f0_0;
    %and;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v0x55f129cf55b0_0;
    %load/vec4 v0x55f129cf87f0_0;
    %or;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x55f129cf55b0_0;
    %load/vec4 v0x55f129cf87f0_0;
    %add;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x55f129cf55b0_0;
    %load/vec4 v0x55f129cf87f0_0;
    %sub;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x55f129cf55b0_0;
    %load/vec4 v0x55f129cf87f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x55f129cf55b0_0;
    %load/vec4 v0x55f129cf87f0_0;
    %or;
    %inv;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x55f129cf55b0_0;
    %ix/getv 4, v0x55f129cf87f0_0;
    %shiftl 4;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x55f129cf55b0_0;
    %ix/getv 4, v0x55f129cf87f0_0;
    %shiftr 4;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x55f129cf55b0_0;
    %ix/getv 4, v0x55f129cf87f0_0;
    %shiftr 4;
    %assign/vec4 v0x55f129cf6370_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f129d0fb50;
T_11 ;
    %wait E_0x55f129c61550;
    %load/vec4 v0x55f129d0fda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55f129d0fe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f129cefef0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f129d10e70;
T_12 ;
    %vpi_call 6 14 "$readmemh", "Data_Memory.txt", v0x55f129d12800 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129d11310_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55f129d10e70;
T_13 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d12980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55f129d11680_0;
    %split/vec4 8;
    %ix/getv 3, v0x55f129d11150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129d12800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55f129d11150_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129d12800, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55f129d11150_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129d12800, 0, 4;
    %load/vec4 v0x55f129d11150_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f129d12800, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f129ccea10;
T_14 ;
    %wait E_0x55f129c61da0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f129d1ce80_0, 0, 32;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x55f129d1c510_0, 0;
    %pushi/vec4 0, 0, 120;
    %assign/vec4 v0x55f129d1c430_0, 0;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x55f129d1c2b0_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x55f129d1cad0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f129ccea10;
T_15 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d1eaa0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55f129d1cf40_0;
    %assign/vec4 v0x55f129d1ce80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f129d1ce80_0;
    %assign/vec4 v0x55f129d1ce80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f129ccea10;
T_16 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d1eaa0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55f129d1c6b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c510_0, 4, 5;
    %load/vec4 v0x55f129d1df70_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c510_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f129d1c510_0;
    %assign/vec4 v0x55f129d1c510_0, 0;
T_16.1 ;
    %load/vec4 v0x55f129d1dd10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x55f129d1c510_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f129ccea10;
T_17 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d1eaa0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55f129d1db70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c430_0, 4, 5;
    %load/vec4 v0x55f129d1dc40_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c430_0, 4, 5;
    %load/vec4 v0x55f129d1c370_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c430_0, 4, 5;
    %load/vec4 v0x55f129d1e9b0_0;
    %load/vec4 v0x55f129d1e6b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c430_0, 4, 5;
    %load/vec4 v0x55f129d1bf00_0;
    %ix/load 4, 106, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c430_0, 4, 5;
    %load/vec4 v0x55f129d1e5c0_0;
    %ix/load 4, 114, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c430_0, 4, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f129d1e430_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x55f129d1e5c0_0;
    %load/vec4 v0x55f129d1bf00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x55f129d1c430_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55f129d1c430_0;
    %assign/vec4 v0x55f129d1c430_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f129ccea10;
T_18 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d1eaa0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55f129d1bb80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c2b0_0, 4, 5;
    %load/vec4 v0x55f129d1c430_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c2b0_0, 4, 5;
    %load/vec4 v0x55f129d1bfa0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c2b0_0, 4, 5;
    %load/vec4 v0x55f129d1ec30_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1c2b0_0, 4, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f129d1c2b0_0;
    %assign/vec4 v0x55f129d1c2b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f129ccea10;
T_19 ;
    %wait E_0x55f129cfa030;
    %load/vec4 v0x55f129d1eaa0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55f129d1c1f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1cad0_0, 4, 5;
    %load/vec4 v0x55f129d1c2b0_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1cad0_0, 4, 5;
    %load/vec4 v0x55f129d1ed20_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1cad0_0, 4, 5;
    %load/vec4 v0x55f129d1c080_0;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f129d1cad0_0, 4, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f129d1cad0_0;
    %assign/vec4 v0x55f129d1cad0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f129cd3340;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129d1f370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129d1f410_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f129d1f410_0, 0, 1;
T_20.0 ;
    %delay 1, 0;
    %load/vec4 v0x55f129d1f370_0;
    %inv;
    %store/vec4 v0x55f129d1f370_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x55f129cd3340;
T_21 ;
    %vpi_call 2 20 "$dumpfile", "Test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f129cd3340 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f129d1f410_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "PipelinedMIPS_tb.v";
    "./PipelinedMIPS.v";
    "./ALU.v";
    "./Control.v";
    "./Data_Memory_File.v";
    "./HazardUnit.v";
    "./Mux.v";
    "./Instruction_Memory_File.v";
    "./Register_File.v";
    "./SignExtension.v";
    "./PipelineRegisterController.v";
