=====
SETUP
4.348
13.584
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s26
12.158
13.257
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s23
13.257
13.406
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s15
13.406
13.569
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0
13.584
=====
SETUP
4.348
13.584
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s25
12.158
13.257
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s23
13.257
13.406
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s15
13.406
13.569
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0
13.584
=====
SETUP
4.432
13.500
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s26
12.138
13.164
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s23
13.164
13.314
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s15
13.314
13.491
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0
13.500
=====
SETUP
4.432
13.500
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s26
12.138
13.164
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s23
13.164
13.314
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s15
13.314
13.491
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0
13.500
=====
SETUP
4.538
13.394
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s23
10.099
11.131
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s30
11.967
13.066
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s27
13.066
13.215
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s15
13.215
13.378
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0
13.394
=====
SETUP
4.590
13.342
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23
10.109
10.931
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s27
11.916
13.015
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s24
13.015
13.164
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s15
13.164
13.327
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0
13.342
=====
SETUP
4.741
13.191
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23
10.109
10.931
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s26
12.230
12.855
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s23
12.855
13.005
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s15
13.005
13.182
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0
13.191
=====
SETUP
4.749
13.183
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s23
10.109
10.735
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s26
12.034
12.856
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s23
12.856
13.005
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s15
13.005
13.168
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0
13.183
=====
SETUP
4.763
13.169
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
3.223
4.322
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
4.327
5.149
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
7.571
8.603
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s30
11.743
12.842
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s27
12.842
12.991
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s15
12.991
13.154
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0
13.169
=====
SETUP
4.813
13.118
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s25
12.158
12.783
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s22
12.783
12.933
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s15
12.933
13.110
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0
13.118
=====
SETUP
4.813
13.118
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s25
12.158
12.783
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s22
12.783
12.933
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s15
12.933
13.110
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0
13.118
=====
SETUP
4.813
13.118
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s25
12.158
12.783
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s22
12.783
12.933
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s15
12.933
13.110
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0
13.118
=====
SETUP
4.818
13.114
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
3.223
4.322
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
4.327
5.149
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
7.571
8.603
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s26
11.752
12.778
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s24
12.778
12.928
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s15
12.928
13.105
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0
13.114
=====
SETUP
4.957
12.975
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s23
10.109
10.735
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s29
11.549
12.648
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s26
12.648
12.797
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s15
12.797
12.960
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0
12.975
=====
SETUP
5.017
12.915
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s26
11.489
12.588
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s23
12.588
12.737
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s15
12.737
12.900
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0
12.915
=====
SETUP
5.023
12.909
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s26
11.483
12.582
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s23
12.582
12.731
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s15
12.731
12.894
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0
12.909
=====
SETUP
5.091
12.841
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s24
9.774
10.873
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s36
11.691
12.513
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s33
12.513
12.662
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s15
12.662
12.825
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0
12.841
=====
SETUP
5.132
12.800
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
3.223
4.322
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
4.327
5.149
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
7.571
8.603
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s26
11.438
12.464
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s24
12.464
12.614
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s15
12.614
12.791
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0
12.800
=====
SETUP
5.219
12.713
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
3.223
4.322
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
4.327
5.149
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
7.571
8.603
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s27
11.752
12.377
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s24
12.377
12.527
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s15
12.527
12.704
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0
12.713
=====
SETUP
5.219
12.713
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19
3.223
4.322
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16
4.327
5.149
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22
7.571
8.603
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s29
11.752
12.377
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s26
12.377
12.527
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s15
12.527
12.704
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0
12.713
=====
SETUP
5.244
12.688
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23
9.774
10.835
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s26
11.262
12.361
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s23
12.361
12.510
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s15
12.510
12.673
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0
12.688
=====
SETUP
5.270
12.662
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23
9.768
10.394
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s27
11.236
12.335
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s24
12.335
12.484
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s15
12.484
12.647
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0
12.662
=====
SETUP
5.290
12.642
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26
4.910
5.942
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28
7.255
8.287
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s23
10.100
11.199
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s30
11.215
12.314
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s27
12.314
12.463
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s15
12.463
12.626
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0
12.642
=====
SETUP
5.463
12.469
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s25
11.508
12.133
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s22
12.133
12.283
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s15
12.283
12.460
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_14_s0
12.469
=====
SETUP
5.469
12.463
17.932
clk_i_ibuf
0.000
2.088
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0
2.332
2.790
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22
6.562
7.384
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s25
11.502
12.127
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s22
12.127
12.277
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s15
12.277
12.454
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0
12.463
=====
HOLD
0.565
2.141
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0
2.141
=====
HOLD
0.753
2.484
1.731
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_5_s
2.484
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_18_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_19_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_19_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_20_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_20_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_21_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_21_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_14_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_16_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_16_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_18_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_2_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_2_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_4_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_4_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_7_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_7_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_10_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_10_s0
2.513
=====
HOLD
0.937
2.513
1.577
clk_i_ibuf
0.000
1.392
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_15_s0
1.577
1.910
dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_15_s0
2.513
