# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/alu.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/branch_addr_gen.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/branch_cond_gen.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/immed_gen.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/mux_4t1_nb_v1_06.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/mux_8t1_nb_v1_03.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/reg_nb_sync_clr_v1_01.v" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/riscv_mcu.v" \

sv xil_defaultlib  \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/CSR_v1_03.sv" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_dcdr_v_1_05.sv" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/control_unit_fsm_v_1_07.sv" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/otter_memory_v1_06.sv" \
"../../../../multicycle.srcs/sources_1/imports/OtterPipelineFiles/core/reg_file_v_1_01.sv" \
"../../../../multicycle.srcs/sim_1/new/test_multicycle.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
