Running: B:\programfolder\ise\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o A:/ise/newPro/tb_isim_beh.exe -prj A:/ise/newPro/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "A:/ise/newPro/ipcore_dir/clock.vhd" into library work
Parsing VHDL file "A:/ise/newPro/LED_DRIVE.vhd" into library work
Parsing VHDL file "A:/ise/newPro/firstmodule.vhd" into library work
Parsing VHDL file "A:/ise/newPro/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 132796 KB
Fuse CPU Usage: 1218 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_signed
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",8,0.0,20.0...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity clock [clock_default]
Compiling architecture behavioral of entity LED_DRIVE [led_drive_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable A:/ise/newPro/tb_isim_beh.exe
Fuse Memory Usage: 168852 KB
Fuse CPU Usage: 2702 ms
