#--  Synopsys, Inc.
#--  Version L-2016.09M-SP1-5
#--  Project file D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC_syn.prj
#--  Written on Fri Jul 07 15:11:49 2023


#project files
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/work/FPGA_SoC/CoreGPIO_0/rtl/vlog/core/coregpio.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/work/FPGA_SoC/FCCC_0/FPGA_SoC_FCCC_0_FCCC.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/work/FPGA_SoC_MSS/FPGA_SoC_MSS_syn.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/work/FPGA_SoC_MSS/FPGA_SoC_MSS.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/work/FPGA_SoC/OSC_0/FPGA_SoC_OSC_0_OSC.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/hdl/LCD_RGB.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/hdl/PWM.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/reg_if.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/tach_if.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/hdl/reg_demo.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/hdl/reg_apb_demo.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/hdl/reg16x8.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/hdl/reg_apb_wrp.v"
add_file -verilog -lib COREAPB3_LIB "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "D:/GitHub/FPGA/FPGA_SoC/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "D:/GitHub/FPGA/FPGA_SoC/component/work/FPGA_SoC/FPGA_SoC.v"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S010T
set_option -package VF400
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "FPGA_SoC"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./FPGA_SoC.edn"
impl -active "synthesis"
