
*** Running vivado
    with args -log design_1_myip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_myip_0_1.tcl -notrace

*** Running vivado
    with args -log design_1_myip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_myip_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.520 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zybo_Adder_1/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_myip_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myip_0_1' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0' declared at 'd:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0.vhd:5' bound to instance 'U0' of component 'myip_v1_0' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0_S00_AXI' declared at 'd:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:5' bound to instance 'myip_v1_0_S00_AXI_inst' of component 'myip_v1_0_S00_AXI' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-226] default block is never used [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-614] signal 'aa' is read in the process but is not in the sensitivity list [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-614] signal 'bb' is read in the process but is not in the sensitivity list [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-614] signal 'cc' is read in the process but is not in the sensitivity list [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-614] signal 'dd' is read in the process but is not in the sensitivity list [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:362]
INFO: [Synth 8-3491] module 'Adder' declared at 'd:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/Adder.vhd:34' bound to instance 'M1' of component 'Adder' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-638] synthesizing module 'Adder' [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/Adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder' (0#1) [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/Adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI' (0#1) [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (0#1) [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_0_1' (0#1) [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:233]
WARNING: [Synth 8-3848] Net LED in module/entity myip_v1_0_S00_AXI does not have driver. [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0_S00_AXI.vhd:19]
WARNING: [Synth 8-3848] Net led in module/entity myip_v1_0 does not have driver. [d:/zybo_Adder_1/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1166/hdl/myip_v1_0.vhd:19]
WARNING: [Synth 8-7129] Port LED[3] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module myip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module myip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module myip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module myip_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1650.117 ; gain = 39.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1650.117 ; gain = 39.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1650.117 ; gain = 39.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1650.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1719.926 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[3] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[2] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[1] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awaddr[0] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[31] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[30] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[29] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[28] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[27] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[26] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[25] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[24] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[23] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[22] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[21] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[20] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[19] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[18] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[17] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[16] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[15] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[14] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[13] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[12] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[11] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[10] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[9] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[8] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[7] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[6] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[5] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[4] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[3] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[2] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[1] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wdata[0] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module design_1_myip_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module design_1_myip_0_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     5|
|4     |LUT5 |     1|
|5     |LUT6 |     4|
|6     |FDRE |     8|
|7     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 1719.926 ; gain = 39.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1719.926 ; gain = 109.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1719.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b714077b
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 1719.926 ; gain = 109.406
INFO: [Common 17-1381] The checkpoint 'D:/zybo_Adder_1/project_1/project_1.runs/design_1_myip_0_1_synth_1/design_1_myip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_0_1, cache-ID = 5b58455a687421af
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/zybo_Adder_1/project_1/project_1.runs/design_1_myip_0_1_synth_1/design_1_myip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_0_1_utilization_synth.rpt -pb design_1_myip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 25 00:48:44 2024...
