INFO-FLOW: Workspace C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution1 opened at Sun Oct 06 17:32:28 -0400 2019
Command     open_solution done; 0.253 sec.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.105 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.108 sec.
Command         ap_source done; 0.108 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.144 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Command     set_part done; 0.205 sec.
Execute     create_clock -period 5 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     cleanup_all 
