// Seed: 3560483174
module module_0 (
    input logic id_0
    , id_2,
    output id_1
);
  always @(posedge 1) begin
    if (1 + (id_2.id_2) && id_2) begin
      SystemTFIdentifier(1);
      id_2 <= 1;
    end
  end
endmodule
