

================================================================
== Vitis HLS Report for 'kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1'
================================================================
* Date:           Wed Jan 14 11:53:10 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      594|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|     1044|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1044|      689|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln66_1_fu_150_p2              |         +|   0|  0|   20|          13|           1|
    |add_ln66_fu_211_p2                |         +|   0|  0|   14|           7|           1|
    |add_ln67_fu_183_p2                |         +|   0|  0|   14|           7|           1|
    |add_ln70_fu_251_p2                |         +|   0|  0|   19|          12|          12|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op31_read_state2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln66_fu_144_p2               |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln67_fu_159_p2               |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln69_fu_177_p2               |      icmp|   0|  0|    9|           4|           1|
    |select_ln66_1_fu_217_p3           |    select|   0|  0|  473|           1|           1|
    |select_ln66_2_fu_224_p3           |    select|   0|  0|    7|           1|           7|
    |select_ln66_fu_165_p3             |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  594|          70|          52|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_111_p4        |  14|          3|  512|       1536|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_load_buf0_l_1_load   |   9|          2|    7|         14|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |indvar_flatten_fu_80                  |   9|          2|   13|         26|
    |load_buf0_l_0_fu_76                   |   9|          2|    7|         14|
    |load_buf0_l_1_fu_72                   |   9|          2|    7|         14|
    |shiftreg59_fu_68                      |   9|          2|  480|        960|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21| 1042|       2596|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |gmem0_addr_read_reg_343            |  512|   0|  512|          0|
    |icmp_ln66_reg_324                  |    1|   0|    1|          0|
    |icmp_ln66_reg_324_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln67_reg_328                  |    1|   0|    1|          0|
    |icmp_ln67_reg_328_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln69_reg_339                  |    1|   0|    1|          0|
    |icmp_ln69_reg_339_pp0_iter1_reg    |    1|   0|    1|          0|
    |indvar_flatten_fu_80               |   13|   0|   13|          0|
    |load_buf0_l_0_fu_76                |    7|   0|    7|          0|
    |load_buf0_l_1_fu_72                |    7|   0|    7|          0|
    |select_ln66_reg_334                |    7|   0|    7|          0|
    |select_ln66_reg_334_pp0_iter1_reg  |    7|   0|    7|          0|
    |shiftreg59_fu_68                   |  480|   0|  480|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1044|   0| 1044|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                                       gmem0|       pointer|
|sext_ln66             |   in|   58|     ap_none|                                                                   sext_ln66|        scalar|
|buf0_address0         |  out|   12|   ap_memory|                                                                        buf0|         array|
|buf0_ce0              |  out|    1|   ap_memory|                                                                        buf0|         array|
|buf0_we0              |  out|    1|   ap_memory|                                                                        buf0|         array|
|buf0_d0               |  out|   32|   ap_memory|                                                                        buf0|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg59 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%load_buf0_l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'load_buf0_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%load_buf0_l_0 = alloca i32 1"   --->   Operation 8 'alloca' 'load_buf0_l_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln66_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln66"   --->   Operation 10 'read' 'sext_ln66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln66_cast = sext i58 %sext_ln66_read"   --->   Operation 11 'sext' 'sext_ln66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_16, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_18, void @empty_5, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %load_buf0_l_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %load_buf0_l_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg59"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:66]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:66]   --->   Operation 19 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%add_ln66_1 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:66]   --->   Operation 20 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split16, void %load_buf0.exit.exitStub" [kernel.cpp:66]   --->   Operation 21 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%load_buf0_l_1_load = load i7 %load_buf0_l_1" [kernel.cpp:67]   --->   Operation 22 'load' 'load_buf0_l_1_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln67 = icmp_eq  i7 %load_buf0_l_1_load, i7 64" [kernel.cpp:67]   --->   Operation 23 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.37ns)   --->   "%select_ln66 = select i1 %icmp_ln67, i7 0, i7 %load_buf0_l_1_load" [kernel.cpp:66]   --->   Operation 24 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i7 %select_ln66" [kernel.cpp:67]   --->   Operation 25 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln69 = icmp_eq  i4 %trunc_ln67, i4 0" [kernel.cpp:69]   --->   Operation 26 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln67 = add i7 %select_ln66, i7 1" [kernel.cpp:67]   --->   Operation 27 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln66 = store i13 %add_ln66_1, i13 %indvar_flatten" [kernel.cpp:66]   --->   Operation 28 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %load_buf0_l_1" [kernel.cpp:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln66_cast" [kernel.cpp:66]   --->   Operation 30 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [kernel.cpp:69]   --->   Operation 31 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln66 & icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg59_load = load i480 %shiftreg59" [kernel.cpp:66]   --->   Operation 32 'load' 'shiftreg59_load' <Predicate = (!icmp_ln66 & !icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%load_buf0_l_0_load = load i7 %load_buf0_l_0" [kernel.cpp:66]   --->   Operation 33 'load' 'load_buf0_l_0_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.85ns)   --->   "%add_ln66 = add i7 %load_buf0_l_0_load, i7 1" [kernel.cpp:66]   --->   Operation 34 'add' 'add_ln66' <Predicate = (!icmp_ln66 & icmp_ln67)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 36 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.61ns)   --->   "%select_ln66_1 = select i1 %icmp_ln67, i480 0, i480 %shiftreg59_load" [kernel.cpp:66]   --->   Operation 37 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.37ns)   --->   "%select_ln66_2 = select i1 %icmp_ln67, i7 %add_ln66, i7 %load_buf0_l_0_load" [kernel.cpp:66]   --->   Operation 38 'select' 'select_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i7 %select_ln66_2" [kernel.cpp:70]   --->   Operation 39 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln70, i6 0" [kernel.cpp:67]   --->   Operation 40 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i480 %select_ln66_1" [kernel.cpp:67]   --->   Operation 41 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %select_ln66" [kernel.cpp:70]   --->   Operation 42 'zext' 'zext_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.99ns)   --->   "%add_ln70 = add i12 %tmp_cast, i12 %zext_ln70" [kernel.cpp:70]   --->   Operation 43 'add' 'add_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i12 %add_ln70" [kernel.cpp:70]   --->   Operation 44 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i32 %buf0, i64 0, i64 %zext_ln70_1" [kernel.cpp:70]   --->   Operation 45 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [kernel.cpp:67]   --->   Operation 46 'specpipeline' 'specpipeline_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:67]   --->   Operation 47 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split14._crit_edge, void" [kernel.cpp:69]   --->   Operation 48 'br' 'br_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%br_ln69 = br void %.split14._crit_edge" [kernel.cpp:69]   --->   Operation 49 'br' 'br_ln69' <Predicate = (!icmp_ln66 & icmp_ln69)> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln67, void %.split16" [kernel.cpp:69]   --->   Operation 50 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i512 %empty" [kernel.cpp:69]   --->   Operation 51 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v20 = bitcast i32 %trunc_ln69" [kernel.cpp:69]   --->   Operation 52 'bitcast' 'v20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [kernel.cpp:69]   --->   Operation 53 'partselect' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln70 = store i32 %v20, i12 %buf0_addr" [kernel.cpp:70]   --->   Operation 54 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln66 = store i7 %select_ln66_2, i7 %load_buf0_l_0" [kernel.cpp:66]   --->   Operation 55 'store' 'store_ln66' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln69 = store i480 %trunc_ln69_1, i480 %shiftreg59" [kernel.cpp:69]   --->   Operation 56 'store' 'store_ln69' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg59          (alloca           ) [ 0111]
load_buf0_l_1       (alloca           ) [ 0100]
load_buf0_l_0       (alloca           ) [ 0111]
indvar_flatten      (alloca           ) [ 0100]
sext_ln66_read      (read             ) [ 0000]
sext_ln66_cast      (sext             ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln66           (icmp             ) [ 0111]
add_ln66_1          (add              ) [ 0000]
br_ln66             (br               ) [ 0000]
load_buf0_l_1_load  (load             ) [ 0000]
icmp_ln67           (icmp             ) [ 0111]
select_ln66         (select           ) [ 0111]
trunc_ln67          (trunc            ) [ 0000]
icmp_ln69           (icmp             ) [ 0111]
add_ln67            (add              ) [ 0000]
store_ln66          (store            ) [ 0000]
store_ln67          (store            ) [ 0000]
gmem0_addr          (getelementptr    ) [ 0000]
gmem0_addr_read     (read             ) [ 0101]
shiftreg59_load     (load             ) [ 0000]
load_buf0_l_0_load  (load             ) [ 0000]
add_ln66            (add              ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty_29            (speclooptripcount) [ 0000]
select_ln66_1       (select           ) [ 0000]
select_ln66_2       (select           ) [ 0000]
trunc_ln70          (trunc            ) [ 0000]
tmp_cast            (bitconcatenate   ) [ 0000]
zext_ln67           (zext             ) [ 0000]
zext_ln70           (zext             ) [ 0000]
add_ln70            (add              ) [ 0000]
zext_ln70_1         (zext             ) [ 0000]
buf0_addr           (getelementptr    ) [ 0000]
specpipeline_ln67   (specpipeline     ) [ 0000]
specloopname_ln67   (specloopname     ) [ 0000]
br_ln69             (br               ) [ 0000]
br_ln69             (br               ) [ 0000]
empty               (phi              ) [ 0101]
trunc_ln69          (trunc            ) [ 0000]
v20                 (bitcast          ) [ 0000]
trunc_ln69_1        (partselect       ) [ 0000]
store_ln70          (store            ) [ 0000]
store_ln66          (store            ) [ 0000]
store_ln69          (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln66">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="shiftreg59_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg59/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="load_buf0_l_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="load_buf0_l_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="load_buf0_l_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="load_buf0_l_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln66_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="58" slack="0"/>
<pin id="86" dir="0" index="1" bw="58" slack="0"/>
<pin id="87" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln66_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem0_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buf0_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln70_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="empty_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="empty_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="512" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="480" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln66_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="58" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="13" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="480" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln66_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="13" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln66_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="load_buf0_l_1_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="load_buf0_l_1_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln67_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln66_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln67_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln69_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln67_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln66_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="0"/>
<pin id="191" dir="0" index="1" bw="13" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln67_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="gmem0_addr_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="1"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shiftreg59_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="480" slack="2"/>
<pin id="207" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg59_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="load_buf0_l_0_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="2"/>
<pin id="210" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="load_buf0_l_0_load/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln66_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln66_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2"/>
<pin id="219" dir="0" index="1" bw="480" slack="0"/>
<pin id="220" dir="0" index="2" bw="480" slack="0"/>
<pin id="221" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln66_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln70_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln67_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="480" slack="0"/>
<pin id="245" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln70_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="2"/>
<pin id="250" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln70_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln70_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln69_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="v20_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v20/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln69_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="480" slack="0"/>
<pin id="273" dir="0" index="1" bw="512" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="10" slack="0"/>
<pin id="276" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln69_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln66_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="2"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln69_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="480" slack="0"/>
<pin id="288" dir="0" index="1" bw="480" slack="2"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="shiftreg59_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="480" slack="0"/>
<pin id="293" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg59 "/>
</bind>
</comp>

<comp id="298" class="1005" name="load_buf0_l_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="load_buf0_l_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="load_buf0_l_0_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="load_buf0_l_0 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="319" class="1005" name="sext_ln66_cast_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66_cast "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln66_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln67_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="334" class="1005" name="select_ln66_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="2"/>
<pin id="336" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln69_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="343" class="1005" name="gmem0_addr_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="512" slack="1"/>
<pin id="345" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="84" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="165" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="150" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="183" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="199" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="205" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="211" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="208" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="217" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="255"><net_src comp="235" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="265"><net_src comp="111" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="111" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="285"><net_src comp="224" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="271" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="68" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="301"><net_src comp="72" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="308"><net_src comp="76" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="315"><net_src comp="80" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="322"><net_src comp="117" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="327"><net_src comp="144" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="159" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="337"><net_src comp="165" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="342"><net_src comp="177" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="90" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: buf0 | {3 }
 - Input state : 
	Port: kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 : gmem0 | {2 }
	Port: kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 : sext_ln66 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln66 : 2
		add_ln66_1 : 2
		br_ln66 : 3
		load_buf0_l_1_load : 1
		icmp_ln67 : 2
		select_ln66 : 3
		trunc_ln67 : 4
		icmp_ln69 : 5
		add_ln67 : 4
		store_ln66 : 3
		store_ln67 : 5
	State 2
		gmem0_addr_read : 1
	State 3
		add_ln66 : 1
		select_ln66_1 : 1
		select_ln66_2 : 2
		trunc_ln70 : 3
		tmp_cast : 4
		zext_ln67 : 2
		add_ln70 : 5
		zext_ln70_1 : 6
		buf0_addr : 7
		empty : 3
		trunc_ln69 : 4
		v20 : 5
		trunc_ln69_1 : 4
		store_ln70 : 8
		store_ln66 : 3
		store_ln69 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln66_fu_165     |    0    |    7    |
|  select  |    select_ln66_1_fu_217    |    0    |   473   |
|          |    select_ln66_2_fu_224    |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |      add_ln66_1_fu_150     |    0    |    20   |
|    add   |       add_ln67_fu_183      |    0    |    14   |
|          |       add_ln66_fu_211      |    0    |    14   |
|          |       add_ln70_fu_251      |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln66_fu_144      |    0    |    12   |
|   icmp   |      icmp_ln67_fu_159      |    0    |    10   |
|          |      icmp_ln69_fu_177      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln66_read_read_fu_84 |    0    |    0    |
|          | gmem0_addr_read_read_fu_90 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln66_cast_fu_117   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln67_fu_173     |    0    |    0    |
|   trunc  |      trunc_ln70_fu_231     |    0    |    0    |
|          |      trunc_ln69_fu_262     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_cast_fu_235      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln67_fu_243      |    0    |    0    |
|   zext   |      zext_ln70_fu_248      |    0    |    0    |
|          |     zext_ln70_1_fu_257     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln69_1_fu_271    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   585   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_108     |   512  |
|gmem0_addr_read_reg_343|   512  |
|   icmp_ln66_reg_324   |    1   |
|   icmp_ln67_reg_328   |    1   |
|   icmp_ln69_reg_339   |    1   |
| indvar_flatten_reg_312|   13   |
| load_buf0_l_0_reg_305 |    7   |
| load_buf0_l_1_reg_298 |    7   |
|  select_ln66_reg_334  |    7   |
| sext_ln66_cast_reg_319|   64   |
|   shiftreg59_reg_291  |   480  |
+-----------------------+--------+
|         Total         |  1605  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   585  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1605  |    -   |
+-----------+--------+--------+
|   Total   |  1605  |   585  |
+-----------+--------+--------+
