ARM MP+PPO262
"Fre DMBdWW Rfe DpAddrdR PosRR DpAddrdR DpCtrlIsbdR"
Cycle=Rfe DpAddrdR PosRR DpAddrdR DpCtrlIsbdR Fre DMBdWW
Relax=
Safe=Rfe Fre PosRR DMBdWW DpAddrdR DpCtrlIsbdR
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe DpAddrdR PosRR DpAddrdR DpCtrlIsbdR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #1    | LDR R0, [%y1]    ;
 STR R0, [%x0] | EOR R1,R0,R0     ;
 DMB           | LDR R2, [R1,%z1] ;
 MOV R1, #1    | LDR R3, [%z1]    ;
 STR R1, [%y0] | EOR R4,R3,R3     ;
               | LDR R5, [R4,%a1] ;
               | CMP R5, R5       ;
               | BNE LC00         ;
               | LC00:            ;
               | ISB              ;
               | LDR R6, [%x1]    ;
exists
(1:R0=1 /\ 1:R6=0)
