#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 16 22:48:02 2020
# Process ID: 28416
# Current directory: C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.runs/synth_1
# Command line: vivado.exe -log alunbits.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alunbits.tcl
# Log file: C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.runs/synth_1/alunbits.vds
# Journal file: C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alunbits.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.711 ; gain = 0.000
Command: synth_design -top alunbits -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26468
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alunbits' [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.srcs/sources_1/new/alunbits.vhd:44]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu1bit' declared at 'C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/ALU1bit/ALU1bit.srcs/sources_1/new/alu1bit.vhd:34' bound to instance 'objAlu' of component 'alu1bit' [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.srcs/sources_1/new/alunbits.vhd:62]
INFO: [Synth 8-638] synthesizing module 'alu1bit' [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/ALU1bit/ALU1bit.srcs/sources_1/new/alu1bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'alu1bit' (1#1) [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/ALU1bit/ALU1bit.srcs/sources_1/new/alu1bit.vhd:42]
INFO: [Synth 8-3491] module 'alu1bit' declared at 'C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/ALU1bit/ALU1bit.srcs/sources_1/new/alu1bit.vhd:34' bound to instance 'objAlu' of component 'alu1bit' [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.srcs/sources_1/new/alunbits.vhd:62]
INFO: [Synth 8-3491] module 'alu1bit' declared at 'C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/ALU1bit/ALU1bit.srcs/sources_1/new/alu1bit.vhd:34' bound to instance 'objAlu' of component 'alu1bit' [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.srcs/sources_1/new/alunbits.vhd:62]
INFO: [Synth 8-3491] module 'alu1bit' declared at 'C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/ALU1bit/ALU1bit.srcs/sources_1/new/alu1bit.vhd:34' bound to instance 'objAlu' of component 'alu1bit' [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.srcs/sources_1/new/alunbits.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'alunbits' (2#1) [C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.srcs/sources_1/new/alunbits.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT4 |     1|
|3     |LUT5 |     1|
|4     |LUT6 |    11|
|5     |IBUF |    12|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1060.711 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1060.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 1109.449 ; gain = 48.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/helbo/AppData/Roaming/Xilinx/Vivado/AluNbits/AluNbits.runs/synth_1/alunbits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alunbits_utilization_synth.rpt -pb alunbits_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 22:49:54 2020...
