C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1"   -part LFXP2_5E  -package TN144C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\synlog\report\Lab2_impl1_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  SCHEMA  -implementation  impl1  -flow mapping  -multisrs  -oedif  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\Lab2_impl1.edi"   -freq 200.000   "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\synwork\Lab2_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\syntmp\Lab2_impl1.plg"  -osyn  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\Lab2_impl1.srm"  -prjdir  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\"  -prjname  proj_1  -log  "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\synlog\Lab2_impl1_fpga_mapper.srr"  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1" -part LFXP2_5E -package TN144C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\synlog\report\Lab2_impl1_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module SCHEMA -implementation impl1 -flow mapping -multisrs -oedif "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\Lab2_impl1.edi" -freq 200.000 "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\synwork\Lab2_impl1_prem.srd" -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\syntmp\Lab2_impl1.plg" -osyn "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\Lab2_impl1.srm" -prjdir "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\" -prjname proj_1 -log "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\synlog\Lab2_impl1_fpga_mapper.srr" -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:14
file:..\Lab2_impl1.edi|io:o|time:1648669574|size:14168|exec:0|csum:
file:..\synwork\Lab2_impl1_prem.srd|io:i|time:1648669560|size:3927|exec:0|csum:46AB50CB8BE3299B0BE5701835FD2B56
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1603959654|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603959654|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Antras laboras\impl1\syntmp\Lab2_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\Lab2_impl1.srm|io:o|time:1648669574|size:5418|exec:0|csum:
file:..\synlog\Lab2_impl1_fpga_mapper.srr|io:o|time:1648669576|size:12310|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604325208|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
