<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing - (Front-End)</h2>
</div>

# Course Report

## Name: PADAMATA SUBHASH

## Qualifications: 4th year B.Tech pursuing

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
<<<<<<< HEAD
| Mini Project:1 Universal Shift Register               | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/1.universal%20shift%20register">Click here</a>]                         |
| Mini Project:2 Carry Look Ahead Adder                 | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/2.carry%20look%20ahead%20adder">Click here</a>]                         |
| Mini Project:3 Finite State Machines                  | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/3.FSM">Click here</a>]                         |
| Mini Project:4 Arithematic and Logic Unit             | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/4.ALU">Click here</a>]                         |
| Mini Project:5 FIR Filter                             | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/5.FIR%20FILTER">Click here</a>]                         |
| Mini Project:6 Design of RAM                          | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/6.SRAM">Click here</a>]                         |
| Final Project: Design of spi-Protocol                 | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Final%20Capstone%20Project/SUBHASH%20PADAMATA">Click here</a>]                         |

=======
| Mini Project:1 [Universal Shift Register]               | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/1.universal%20shift%20register">Click here</a>]                         |
| Mini Project:2 [Carry Look Ahead Adder]                 | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/2.carry%20look%20ahead%20adder">Click here</a>]                         |
| Mini Project:3 [Finite State Machines]                  | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/3.FSM">Click here</a>]                         |
| Mini Project:4 [Arithmetic and Logic Unit]             | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/4.ALU">Click here</a>]                         |
| Mini Project:5 [FIR Filter]                             | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/5.FIR%20FILTER">Click here</a>]                         |
| Mini Project:6 [Design of RAM]                          | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Mini%20Projects/SUBHASH%20PADAMATA/6.SRAM">Click here</a>]                         |
| Final Project: [Design of spi-Protocol]                 | [<a href="https://github.com/Subhashpadamata/G9_VLSI/tree/main/Final%20Capstone%20Project/SUBHASH%20PADAMATA">Click here</a>]|
>>>>>>> d7889ee922ba6e84b7c244412d045658fec3cb2f
