
topicosF302.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dc0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08003f50  08003f50  00013f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004124  08004124  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08004124  08004124  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004124  08004124  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004124  08004124  00014124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004128  08004128  00014128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800412c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a50  20000084  080041b0  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ad4  080041b0  00020ad4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017cf5  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f0e  00000000  00000000  00037da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000f3b9  00000000  00000000  0003acb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c58  00000000  00000000  0004a070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001298  00000000  00000000  0004acc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ce86  00000000  00000000  0004bf60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000184a7  00000000  00000000  00068de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ad391  00000000  00000000  0008128d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012e61e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002c54  00000000  00000000  0012e670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f38 	.word	0x08003f38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	08003f38 	.word	0x08003f38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_UART_RxCpltCallback>:
//int length = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
int preset;
int vmin_ac, vmax_ac, vmin_bat;
int dados;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (huart->Instance == USART2) {
 8000282:	4b14      	ldr	r3, [pc, #80]	; (80002d4 <HAL_UART_RxCpltCallback+0x54>)
 8000284:	6802      	ldr	r2, [r0, #0]
 8000286:	429a      	cmp	r2, r3
 8000288:	d11b      	bne.n	80002c2 <HAL_UART_RxCpltCallback+0x42>
		// Usa sscanf para extrair os dados formatados da string
		  dados = sscanf(rxBuffer, "%d-%d-%d-%d", &preset, &vmin_ac, &vmax_ac, &vmin_bat);
 800028a:	4e13      	ldr	r6, [pc, #76]	; (80002d8 <HAL_UART_RxCpltCallback+0x58>)
 800028c:	4f13      	ldr	r7, [pc, #76]	; (80002dc <HAL_UART_RxCpltCallback+0x5c>)
 800028e:	4c14      	ldr	r4, [pc, #80]	; (80002e0 <HAL_UART_RxCpltCallback+0x60>)
 8000290:	4d14      	ldr	r5, [pc, #80]	; (80002e4 <HAL_UART_RxCpltCallback+0x64>)
 8000292:	4915      	ldr	r1, [pc, #84]	; (80002e8 <HAL_UART_RxCpltCallback+0x68>)
 8000294:	4815      	ldr	r0, [pc, #84]	; (80002ec <HAL_UART_RxCpltCallback+0x6c>)
 8000296:	9401      	str	r4, [sp, #4]
 8000298:	4633      	mov	r3, r6
 800029a:	9500      	str	r5, [sp, #0]
 800029c:	463a      	mov	r2, r7
 800029e:	f003 f84b 	bl	8003338 <siscanf>
 80002a2:	4b13      	ldr	r3, [pc, #76]	; (80002f0 <HAL_UART_RxCpltCallback+0x70>)
		  if(dados == 4){
 80002a4:	2804      	cmp	r0, #4
		  dados = sscanf(rxBuffer, "%d-%d-%d-%d", &preset, &vmin_ac, &vmax_ac, &vmin_bat);
 80002a6:	6018      	str	r0, [r3, #0]
		  if(dados == 4){
 80002a8:	d10b      	bne.n	80002c2 <HAL_UART_RxCpltCallback+0x42>
			  State_PRESET = preset;
 80002aa:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <HAL_UART_RxCpltCallback+0x74>)
 80002ac:	683a      	ldr	r2, [r7, #0]
 80002ae:	701a      	strb	r2, [r3, #0]
			  ACSINE_VMIN = vmin_ac;
 80002b0:	4b11      	ldr	r3, [pc, #68]	; (80002f8 <HAL_UART_RxCpltCallback+0x78>)
 80002b2:	6832      	ldr	r2, [r6, #0]
 80002b4:	601a      	str	r2, [r3, #0]
			  ACSINE_VMAX = vmax_ac;
 80002b6:	4b11      	ldr	r3, [pc, #68]	; (80002fc <HAL_UART_RxCpltCallback+0x7c>)
 80002b8:	682a      	ldr	r2, [r5, #0]
 80002ba:	601a      	str	r2, [r3, #0]
			  BAT_VMIN = vmin_bat;
 80002bc:	4b10      	ldr	r3, [pc, #64]	; (8000300 <HAL_UART_RxCpltCallback+0x80>)
 80002be:	6822      	ldr	r2, [r4, #0]
 80002c0:	601a      	str	r2, [r3, #0]
		  }
		// Agora as variáveis preset, vmin_ac, vmax_ac e vmin_bat contêm os valores
		// Reinicia a recepção de 3 bytes pela UART em modo de interrupção
		}
		HAL_UART_Receive_IT(&huart2, rxBuffer, 19);
 80002c2:	490a      	ldr	r1, [pc, #40]	; (80002ec <HAL_UART_RxCpltCallback+0x6c>)
 80002c4:	480f      	ldr	r0, [pc, #60]	; (8000304 <HAL_UART_RxCpltCallback+0x84>)
 80002c6:	2213      	movs	r2, #19
	}
 80002c8:	b003      	add	sp, #12
 80002ca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		HAL_UART_Receive_IT(&huart2, rxBuffer, 19);
 80002ce:	f002 bfe3 	b.w	8003298 <HAL_UART_Receive_IT>
 80002d2:	bf00      	nop
 80002d4:	40004400 	.word	0x40004400
 80002d8:	20000ab4 	.word	0x20000ab4
 80002dc:	20000a78 	.word	0x20000a78
 80002e0:	20000ab8 	.word	0x20000ab8
 80002e4:	20000ab0 	.word	0x20000ab0
 80002e8:	08003f5c 	.word	0x08003f5c
 80002ec:	20000a7c 	.word	0x20000a7c
 80002f0:	2000088c 	.word	0x2000088c
 80002f4:	200000b6 	.word	0x200000b6
 80002f8:	20000004 	.word	0x20000004
 80002fc:	20000000 	.word	0x20000000
 8000300:	20000008 	.word	0x20000008
 8000304:	200009f0 	.word	0x200009f0

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b530      	push	{r4, r5, lr}
 800030a:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030c:	2220      	movs	r2, #32
 800030e:	2100      	movs	r1, #0
 8000310:	a806      	add	r0, sp, #24
 8000312:	f003 f809 	bl	8003328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000316:	2214      	movs	r2, #20
 8000318:	2100      	movs	r1, #0
 800031a:	4668      	mov	r0, sp
 800031c:	f003 f804 	bl	8003328 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000320:	2234      	movs	r2, #52	; 0x34
 8000322:	2100      	movs	r1, #0
 8000324:	a80f      	add	r0, sp, #60	; 0x3c
 8000326:	f002 ffff 	bl	8003328 <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800032a:	2501      	movs	r5, #1
 800032c:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800032e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000330:	e9cd 5309 	strd	r5, r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000334:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000336:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800033a:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033c:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800033e:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000340:	f001 fcb6 	bl	8001cb0 <HAL_RCC_OscConfig>
 8000344:	b108      	cbz	r0, 800034a <SystemClock_Config+0x42>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000346:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000348:	e7fe      	b.n	8000348 <SystemClock_Config+0x40>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800034a:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800034c:	e9cd 3400 	strd	r3, r4, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000350:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000354:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000358:	9002      	str	r0, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800035a:	4629      	mov	r1, r5
 800035c:	4668      	mov	r0, sp
 800035e:	f001 ff4d 	bl	80021fc <HAL_RCC_ClockConfig>
 8000362:	b108      	cbz	r0, 8000368 <SystemClock_Config+0x60>
 8000364:	b672      	cpsid	i
  while (1)
 8000366:	e7fe      	b.n	8000366 <SystemClock_Config+0x5e>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC1;
 8000368:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800036c:	930f      	str	r3, [sp, #60]	; 0x3c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800036e:	9017      	str	r0, [sp, #92]	; 0x5c
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000370:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000374:	a80f      	add	r0, sp, #60	; 0x3c
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000376:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000378:	f002 f81c 	bl	80023b4 <HAL_RCCEx_PeriphCLKConfig>
 800037c:	b108      	cbz	r0, 8000382 <SystemClock_Config+0x7a>
 800037e:	b672      	cpsid	i
  while (1)
 8000380:	e7fe      	b.n	8000380 <SystemClock_Config+0x78>
}
 8000382:	b01d      	add	sp, #116	; 0x74
 8000384:	bd30      	pop	{r4, r5, pc}
	...

08000388 <main>:
{
 8000388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800038c:	4c95      	ldr	r4, [pc, #596]	; (80005e4 <main+0x25c>)
{
 800038e:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8000390:	f000 fd14 	bl	8000dbc <HAL_Init>
  SystemClock_Config();
 8000394:	f7ff ffb8 	bl	8000308 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000398:	2214      	movs	r2, #20
 800039a:	2100      	movs	r1, #0
 800039c:	a808      	add	r0, sp, #32
 800039e:	f002 ffc3 	bl	8003328 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003a2:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80003a4:	4890      	ldr	r0, [pc, #576]	; (80005e8 <main+0x260>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003aa:	6163      	str	r3, [r4, #20]
 80003ac:	6963      	ldr	r3, [r4, #20]
 80003ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003b2:	9301      	str	r3, [sp, #4]
 80003b4:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003b6:	6963      	ldr	r3, [r4, #20]
 80003b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003bc:	6163      	str	r3, [r4, #20]
 80003be:	6963      	ldr	r3, [r4, #20]
 80003c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003c4:	9302      	str	r3, [sp, #8]
 80003c6:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c8:	6963      	ldr	r3, [r4, #20]
 80003ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003ce:	6163      	str	r3, [r4, #20]
 80003d0:	6963      	ldr	r3, [r4, #20]
 80003d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d6:	9303      	str	r3, [sp, #12]
 80003d8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003da:	6963      	ldr	r3, [r4, #20]
 80003dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003e0:	6163      	str	r3, [r4, #20]
 80003e2:	6963      	ldr	r3, [r4, #20]
 80003e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003e8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	210c      	movs	r1, #12
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ee:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80003f0:	f001 fbd2 	bl	8001b98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003f4:	487d      	ldr	r0, [pc, #500]	; (80005ec <main+0x264>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003fc:	f001 fbcc 	bl	8001b98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040a:	2500      	movs	r5, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800040c:	f001 fbc4 	bl	8001b98 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000410:	f44f 5700 	mov.w	r7, #8192	; 0x2000
 8000414:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000418:	4873      	ldr	r0, [pc, #460]	; (80005e8 <main+0x260>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041a:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800041c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800041e:	e9cd 7308 	strd	r7, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000422:	2601      	movs	r6, #1
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000424:	f001 fafa 	bl	8001a1c <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000428:	f04f 0903 	mov.w	r9, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800042c:	486e      	ldr	r0, [pc, #440]	; (80005e8 <main+0x260>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042e:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000430:	f04f 080c 	mov.w	r8, #12
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000434:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000436:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043a:	e9cd 8608 	strd	r8, r6, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800043e:	f001 faed 	bl	8001a1c <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000442:	486a      	ldr	r0, [pc, #424]	; (80005ec <main+0x264>)
 8000444:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000446:	e9cd 7608 	strd	r7, r6, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044a:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800044e:	f44f 6780 	mov.w	r7, #1024	; 0x400
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000452:	f001 fae3 	bl	8001a1c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000456:	a908      	add	r1, sp, #32
 8000458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800045c:	e9cd 590a 	strd	r5, r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	e9cd 7608 	strd	r7, r6, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000464:	f001 fada 	bl	8001a1c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000468:	6963      	ldr	r3, [r4, #20]
  huart2.Init.BaudRate = 115200;
 800046a:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8000608 <main+0x280>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800046e:	4333      	orrs	r3, r6
 8000470:	6163      	str	r3, [r4, #20]
 8000472:	6963      	ldr	r3, [r4, #20]
 8000474:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000476:	462a      	mov	r2, r5
 8000478:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800047a:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800047c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800047e:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000480:	f001 f988 	bl	8001794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000484:	200b      	movs	r0, #11
 8000486:	f001 f9b7 	bl	80017f8 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 800048a:	4859      	ldr	r0, [pc, #356]	; (80005f0 <main+0x268>)
  huart2.Init.BaudRate = 115200;
 800048c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000490:	e9c0 5502 	strd	r5, r5, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000494:	e9c0 5804 	strd	r5, r8, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000498:	e9c0 5506 	strd	r5, r5, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800049c:	e9c0 5508 	strd	r5, r5, [r0, #32]
  huart2.Init.BaudRate = 115200;
 80004a0:	e9c0 9300 	strd	r9, r3, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004a4:	f002 fe6b 	bl	800317e <HAL_UART_Init>
 80004a8:	4605      	mov	r5, r0
 80004aa:	b108      	cbz	r0, 80004b0 <main+0x128>
 80004ac:	b672      	cpsid	i
  while (1)
 80004ae:	e7fe      	b.n	80004ae <main+0x126>
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004b0:	4c50      	ldr	r4, [pc, #320]	; (80005f4 <main+0x26c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80004b2:	4601      	mov	r1, r0
 80004b4:	2218      	movs	r2, #24
 80004b6:	a808      	add	r0, sp, #32
 80004b8:	f002 ff36 	bl	8003328 <memset>
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80004bc:	f44f 7310 	mov.w	r3, #576	; 0x240
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80004c0:	62e7      	str	r7, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80004c2:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004c4:	2704      	movs	r7, #4
  hadc1.Instance = ADC1;
 80004c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004ca:	8325      	strh	r5, [r4, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004cc:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80004ce:	e9c4 3500 	strd	r3, r5, [r4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004d2:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004d6:	f884 5020 	strb.w	r5, [r4, #32]
  hadc1.Init.NbrOfConversion = 1;
 80004da:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80004dc:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004e0:	6125      	str	r5, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004e2:	6167      	str	r7, [r4, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80004e4:	6365      	str	r5, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004e6:	f000 fd87 	bl	8000ff8 <HAL_ADC_Init>
 80004ea:	b108      	cbz	r0, 80004f0 <main+0x168>
 80004ec:	b672      	cpsid	i
  while (1)
 80004ee:	e7fe      	b.n	80004ee <main+0x166>
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 80004f0:	e9cd 700a 	strd	r7, r0, [sp, #40]	; 0x28
  sConfig.Offset = 0;
 80004f4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfig.Channel = ADC_CHANNEL_10;
 80004f8:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004fa:	4620      	mov	r0, r4
 80004fc:	a908      	add	r1, sp, #32
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004fe:	e9cd 3608 	strd	r3, r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000502:	f000 ffcf 	bl	80014a4 <HAL_ADC_ConfigChannel>
 8000506:	4604      	mov	r4, r0
 8000508:	b108      	cbz	r0, 800050e <main+0x186>
 800050a:	b672      	cpsid	i
  while (1)
 800050c:	e7fe      	b.n	800050c <main+0x184>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800050e:	4601      	mov	r1, r0
 8000510:	2210      	movs	r2, #16
 8000512:	a808      	add	r0, sp, #32
 8000514:	f002 ff08 	bl	8003328 <memset>
  htim1.Instance = TIM1;
 8000518:	4d37      	ldr	r5, [pc, #220]	; (80005f8 <main+0x270>)
 800051a:	4b38      	ldr	r3, [pc, #224]	; (80005fc <main+0x274>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051c:	9407      	str	r4, [sp, #28]
  htim1.Init.Prescaler = 1;
 800051e:	e9c5 3600 	strd	r3, r6, [r5]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000522:	4628      	mov	r0, r5
  htim1.Init.Period = 399;
 8000524:	f240 138f 	movw	r3, #399	; 0x18f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000528:	e9cd 4405 	strd	r4, r4, [sp, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800052c:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000530:	e9c5 4405 	strd	r4, r4, [r5, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000534:	60ac      	str	r4, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000536:	f002 f945 	bl	80027c4 <HAL_TIM_Base_Init>
 800053a:	b108      	cbz	r0, 8000540 <main+0x1b8>
 800053c:	b672      	cpsid	i
  while (1)
 800053e:	e7fe      	b.n	800053e <main+0x1b6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000540:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000544:	a908      	add	r1, sp, #32
 8000546:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000548:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800054a:	f002 f975 	bl	8002838 <HAL_TIM_ConfigClockSource>
 800054e:	b108      	cbz	r0, 8000554 <main+0x1cc>
 8000550:	b672      	cpsid	i
  while (1)
 8000552:	e7fe      	b.n	8000552 <main+0x1ca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000554:	2320      	movs	r3, #32
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000556:	e9cd 3005 	strd	r3, r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800055a:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800055c:	a905      	add	r1, sp, #20
 800055e:	4628      	mov	r0, r5
 8000560:	f002 fa06 	bl	8002970 <HAL_TIMEx_MasterConfigSynchronization>
 8000564:	4603      	mov	r3, r0
 8000566:	b108      	cbz	r0, 800056c <main+0x1e4>
 8000568:	b672      	cpsid	i
  while (1)
 800056a:	e7fe      	b.n	800056a <main+0x1e2>
  hopamp2.Instance = OPAMP2;
 800056c:	4824      	ldr	r0, [pc, #144]	; (8000600 <main+0x278>)
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 800056e:	f8df e09c 	ldr.w	lr, [pc, #156]	; 800060c <main+0x284>
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000572:	6243      	str	r3, [r0, #36]	; 0x24
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 8000574:	2260      	movs	r2, #96	; 0x60
 8000576:	e9c0 e200 	strd	lr, r2, [r0]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO2;
 800057a:	2208      	movs	r2, #8
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800057c:	e9c0 2303 	strd	r2, r3, [r0, #12]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8000580:	f001 fb10 	bl	8001ba4 <HAL_OPAMP_Init>
 8000584:	4604      	mov	r4, r0
 8000586:	b108      	cbz	r0, 800058c <main+0x204>
 8000588:	b672      	cpsid	i
  while (1)
 800058a:	e7fe      	b.n	800058a <main+0x202>
  htim2.Instance = TIM2;
 800058c:	4d1d      	ldr	r5, [pc, #116]	; (8000604 <main+0x27c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800058e:	4601      	mov	r1, r0
 8000590:	2210      	movs	r2, #16
 8000592:	a808      	add	r0, sp, #32
 8000594:	f002 fec8 	bl	8003328 <memset>
  htim2.Init.Prescaler = 47;
 8000598:	232f      	movs	r3, #47	; 0x2f
 800059a:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
 800059e:	e9c5 c300 	strd	ip, r3, [r5]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005a2:	4628      	mov	r0, r5
  htim2.Init.Period = 999;
 80005a4:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005a8:	e9cd 4405 	strd	r4, r4, [sp, #20]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ac:	e9c5 3403 	strd	r3, r4, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005b0:	9407      	str	r4, [sp, #28]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b2:	60ac      	str	r4, [r5, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005b4:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005b6:	f002 f905 	bl	80027c4 <HAL_TIM_Base_Init>
 80005ba:	b108      	cbz	r0, 80005c0 <main+0x238>
 80005bc:	b672      	cpsid	i
  while (1)
 80005be:	e7fe      	b.n	80005be <main+0x236>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005c0:	a908      	add	r1, sp, #32
 80005c2:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005c4:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005c6:	f002 f937 	bl	8002838 <HAL_TIM_ConfigClockSource>
 80005ca:	b108      	cbz	r0, 80005d0 <main+0x248>
 80005cc:	b672      	cpsid	i
  while (1)
 80005ce:	e7fe      	b.n	80005ce <main+0x246>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005d0:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005d2:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005d4:	a905      	add	r1, sp, #20
 80005d6:	4628      	mov	r0, r5
 80005d8:	f002 f9ca 	bl	8002970 <HAL_TIMEx_MasterConfigSynchronization>
 80005dc:	b1c0      	cbz	r0, 8000610 <main+0x288>
 80005de:	b672      	cpsid	i
  while (1)
 80005e0:	e7fe      	b.n	80005e0 <main+0x258>
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000
 80005e8:	48000800 	.word	0x48000800
 80005ec:	48000400 	.word	0x48000400
 80005f0:	200009f0 	.word	0x200009f0
 80005f4:	20000890 	.word	0x20000890
 80005f8:	20000958 	.word	0x20000958
 80005fc:	40012c00 	.word	0x40012c00
 8000600:	20000924 	.word	0x20000924
 8000604:	200009a4 	.word	0x200009a4
 8000608:	40004400 	.word	0x40004400
 800060c:	4001003c 	.word	0x4001003c
  HAL_TIM_Base_Start(&htim1);
 8000610:	489b      	ldr	r0, [pc, #620]	; (8000880 <main+0x4f8>)
	  switch(State_CHECK){
 8000612:	4d9c      	ldr	r5, [pc, #624]	; (8000884 <main+0x4fc>)
		  if(CONV_START){
 8000614:	4c9c      	ldr	r4, [pc, #624]	; (8000888 <main+0x500>)
  HAL_TIM_Base_Start(&htim1);
 8000616:	f001 ffc1 	bl	800259c <HAL_TIM_Base_Start>
  HAL_OPAMP_Start(&hopamp2);
 800061a:	489c      	ldr	r0, [pc, #624]	; (800088c <main+0x504>)
 800061c:	f001 fb32 	bl	8001c84 <HAL_OPAMP_Start>
  HAL_ADC_Start_DMA (&hadc1, (uint32_t*)adcBuffer, LEN_BUFFER); // Inicia o DMA.
 8000620:	499b      	ldr	r1, [pc, #620]	; (8000890 <main+0x508>)
 8000622:	489c      	ldr	r0, [pc, #624]	; (8000894 <main+0x50c>)
 8000624:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000628:	f000 fe9a 	bl	8001360 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 19);
 800062c:	499a      	ldr	r1, [pc, #616]	; (8000898 <main+0x510>)
 800062e:	489b      	ldr	r0, [pc, #620]	; (800089c <main+0x514>)
 8000630:	2213      	movs	r2, #19
 8000632:	f002 fe31 	bl	8003298 <HAL_UART_Receive_IT>
  GPIOB->MODER |= (0b11 << 28);
 8000636:	4b9a      	ldr	r3, [pc, #616]	; (80008a0 <main+0x518>)
  HAL_TIM_Base_Start(&htim2);
 8000638:	489a      	ldr	r0, [pc, #616]	; (80008a4 <main+0x51c>)
  GPIOB->MODER |= (0b11 << 28);
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8000640:	601a      	str	r2, [r3, #0]
  GPIOA->MODER |= (0b11 << 14);
 8000642:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000646:	6811      	ldr	r1, [r2, #0]
 8000648:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 800064c:	6011      	str	r1, [r2, #0]
  GPIOA->ODR |= (1 << 10); // Configura os pinos como 1
 800064e:	6951      	ldr	r1, [r2, #20]
 8000650:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8000654:	6151      	str	r1, [r2, #20]
  GPIOB->ODR |= (1 << 3);  //pois estao em dreno aberto
 8000656:	6959      	ldr	r1, [r3, #20]
 8000658:	f041 0108 	orr.w	r1, r1, #8
 800065c:	6159      	str	r1, [r3, #20]
  GPIOB->ODR |= (1 << 5);
 800065e:	6959      	ldr	r1, [r3, #20]
 8000660:	f041 0120 	orr.w	r1, r1, #32
 8000664:	6159      	str	r1, [r3, #20]
  GPIOA->OSPEEDR |= (0b11 << 20); // PA10 em 50MHz
 8000666:	6891      	ldr	r1, [r2, #8]
 8000668:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800066c:	6091      	str	r1, [r2, #8]
  GPIOA->MODER |= (1 << 20); // PA10 como saida
 800066e:	6811      	ldr	r1, [r2, #0]
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	6011      	str	r1, [r2, #0]
  GPIOA->OTYPER |= (1 << 10); // PA10 Dreno Aberto
 8000676:	6851      	ldr	r1, [r2, #4]
 8000678:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800067c:	6051      	str	r1, [r2, #4]
  GPIOB->OSPEEDR |= (0b11 << 6); // PB3 em 50MHz
 800067e:	689a      	ldr	r2, [r3, #8]
 8000680:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8000684:	609a      	str	r2, [r3, #8]
  GPIOB->MODER &= ~(1 << 7);
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800068c:	601a      	str	r2, [r3, #0]
  GPIOB->MODER |= (1 << 6); // PB3 como saida
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000694:	601a      	str	r2, [r3, #0]
  GPIOB->OTYPER |= (1 << 3); // PB3 dreno aberto
 8000696:	685a      	ldr	r2, [r3, #4]
 8000698:	f042 0208 	orr.w	r2, r2, #8
 800069c:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR |= (0b11 << 10); //PB5 em 50MHz
 800069e:	689a      	ldr	r2, [r3, #8]
 80006a0:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 80006a4:	609a      	str	r2, [r3, #8]
  GPIOB->MODER |= (1 << 10); // PB5 como saida
 80006a6:	681a      	ldr	r2, [r3, #0]
 80006a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80006ac:	601a      	str	r2, [r3, #0]
  GPIOB->OTYPER |= (1 << 5); // PB5 Dreno Aberto
 80006ae:	685a      	ldr	r2, [r3, #4]
 80006b0:	f042 0220 	orr.w	r2, r2, #32
 80006b4:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR |= (0b11 << 26); // Configura a saida do LED
 80006b6:	689a      	ldr	r2, [r3, #8]
 80006b8:	f042 6240 	orr.w	r2, r2, #201326592	; 0xc000000
 80006bc:	609a      	str	r2, [r3, #8]
  GPIOB->MODER |= (1 << 26); // Coloca saida como Push-Pull
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80006c4:	601a      	str	r2, [r3, #0]
  GPIOC->MODER &= ~(0b11 << 26);
 80006c6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80006ca:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80006ce:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  GPIOC->PUPDR &= ~(0b11 << 26);
 80006d2:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 80006d6:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80006da:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  GPIOC->PUPDR |= (1 << 26);
 80006de:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 80006e2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80006e6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  GPIOC->ODR |= (1 << 13);
 80006ea:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
 80006ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80006f2:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  HAL_TIM_Base_Start(&htim2);
 80006f6:	f001 ff51 	bl	800259c <HAL_TIM_Base_Start>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006fa:	4b6b      	ldr	r3, [pc, #428]	; (80008a8 <main+0x520>)
 80006fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000700:	601a      	str	r2, [r3, #0]
  TIM2->DIER |= (1 << 0);
 8000702:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000706:	68d3      	ldr	r3, [r2, #12]
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	60d3      	str	r3, [r2, #12]
	  switch(State_CHECK){
 800070e:	782b      	ldrb	r3, [r5, #0]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d061      	beq.n	80007d8 <main+0x450>
 8000714:	2b02      	cmp	r3, #2
 8000716:	f000 808a 	beq.w	800082e <main+0x4a6>
 800071a:	2b00      	cmp	r3, #0
 800071c:	d143      	bne.n	80007a6 <main+0x41e>
		  if(CONV_START){
 800071e:	7822      	ldrb	r2, [r4, #0]
 8000720:	4e62      	ldr	r6, [pc, #392]	; (80008ac <main+0x524>)
 8000722:	b182      	cbz	r2, 8000746 <main+0x3be>
			  OPAMP2->CSR |= (1 << 3);
 8000724:	4a62      	ldr	r2, [pc, #392]	; (80008b0 <main+0x528>)
			  CONV_START = 0;
 8000726:	7023      	strb	r3, [r4, #0]
			  OPAMP2->CSR |= (1 << 3);
 8000728:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, LEN_BUFFER); // Inicia uma nova amostragem
 800072a:	485a      	ldr	r0, [pc, #360]	; (8000894 <main+0x50c>)
			  OPAMP2->CSR |= (1 << 3);
 800072c:	f041 0108 	orr.w	r1, r1, #8
 8000730:	63d1      	str	r1, [r2, #60]	; 0x3c
			  OPAMP2->CSR &= ~(1 << 2);
 8000732:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8000734:	f021 0104 	bic.w	r1, r1, #4
 8000738:	63d1      	str	r1, [r2, #60]	; 0x3c
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, LEN_BUFFER); // Inicia uma nova amostragem
 800073a:	4955      	ldr	r1, [pc, #340]	; (8000890 <main+0x508>)
			  DMA_FLAG=0;
 800073c:	7033      	strb	r3, [r6, #0]
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, LEN_BUFFER); // Inicia uma nova amostragem
 800073e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000742:	f000 fe0d 	bl	8001360 <HAL_ADC_Start_DMA>
		  if(DMA_FLAG==2){ // O FLAG de controle deve ser igual a 2 porque a ISR é chamada na metade e no fim do buffer.
 8000746:	7833      	ldrb	r3, [r6, #0]
 8000748:	2b02      	cmp	r3, #2
 800074a:	d12c      	bne.n	80007a6 <main+0x41e>
			  DMA_FLAG = 0;
 800074c:	2200      	movs	r2, #0
				  if(VMAX_temp < adcBuffer[x]) VMAX_temp = adcBuffer[x];
 800074e:	4850      	ldr	r0, [pc, #320]	; (8000890 <main+0x508>)
			  DMA_FLAG = 0;
 8000750:	7032      	strb	r2, [r6, #0]
			  int VMAX_temp = 0;
 8000752:	4613      	mov	r3, r2
				  if(VMAX_temp < adcBuffer[x]) VMAX_temp = adcBuffer[x];
 8000754:	f830 1012 	ldrh.w	r1, [r0, r2, lsl #1]
 8000758:	b289      	uxth	r1, r1
 800075a:	4299      	cmp	r1, r3
 800075c:	bfc8      	it	gt
 800075e:	f830 3012 	ldrhgt.w	r3, [r0, r2, lsl #1]
			  for(int x = 0; x < LEN_BUFFER; x++){
 8000762:	f102 0201 	add.w	r2, r2, #1
				  if(VMAX_temp < adcBuffer[x]) VMAX_temp = adcBuffer[x];
 8000766:	bfc8      	it	gt
 8000768:	b29b      	uxthgt	r3, r3
			  for(int x = 0; x < LEN_BUFFER; x++){
 800076a:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800076e:	d1f1      	bne.n	8000754 <main+0x3cc>
			  if(VMAX_temp > ACSINE_VMIN && VMAX_temp < ACSINE_VMAX){
 8000770:	4a50      	ldr	r2, [pc, #320]	; (80008b4 <main+0x52c>)
 8000772:	6812      	ldr	r2, [r2, #0]
 8000774:	429a      	cmp	r2, r3
 8000776:	4a50      	ldr	r2, [pc, #320]	; (80008b8 <main+0x530>)
 8000778:	da20      	bge.n	80007bc <main+0x434>
 800077a:	4950      	ldr	r1, [pc, #320]	; (80008bc <main+0x534>)
 800077c:	6809      	ldr	r1, [r1, #0]
 800077e:	4299      	cmp	r1, r3
 8000780:	dd1c      	ble.n	80007bc <main+0x434>
				  REG_STATUS |= (1 << 0);
 8000782:	7811      	ldrb	r1, [r2, #0]
 8000784:	f041 0101 	orr.w	r1, r1, #1
 8000788:	7011      	strb	r1, [r2, #0]
				  GPIOB->ODR |= (1 << 13); // Acende o LED se o status for 1
 800078a:	4945      	ldr	r1, [pc, #276]	; (80008a0 <main+0x518>)
 800078c:	694a      	ldr	r2, [r1, #20]
 800078e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000792:	614a      	str	r2, [r1, #20]
			  VMAX = VMAX_temp;
 8000794:	4a4a      	ldr	r2, [pc, #296]	; (80008c0 <main+0x538>)
			  HAL_ADC_Stop_DMA(&hadc1);
 8000796:	483f      	ldr	r0, [pc, #252]	; (8000894 <main+0x50c>)
			  VMAX = VMAX_temp;
 8000798:	b29b      	uxth	r3, r3
			  State_CHECK=BAT_CHK;
 800079a:	2601      	movs	r6, #1
			  VMAX = VMAX_temp;
 800079c:	8013      	strh	r3, [r2, #0]
			  State_CHECK=BAT_CHK;
 800079e:	702e      	strb	r6, [r5, #0]
			  HAL_ADC_Stop_DMA(&hadc1);
 80007a0:	f000 fe3e 	bl	8001420 <HAL_ADC_Stop_DMA>
			  CONV_START=1; //Configura o flag para iniciar a conversão do prox estado.
 80007a4:	7026      	strb	r6, [r4, #0]
	  switch(State_POWER){
 80007a6:	4a47      	ldr	r2, [pc, #284]	; (80008c4 <main+0x53c>)
 80007a8:	7813      	ldrb	r3, [r2, #0]
 80007aa:	2b03      	cmp	r3, #3
 80007ac:	f200 80a5 	bhi.w	80008fa <main+0x572>
 80007b0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80007b4:	00b00094 	.word	0x00b00094
 80007b8:	00cf00c0 	.word	0x00cf00c0
				  REG_STATUS &= ~(1 << 0);
 80007bc:	7811      	ldrb	r1, [r2, #0]
 80007be:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 80007c2:	7011      	strb	r1, [r2, #0]
				  GPIOB->ODR &= ~(1 << 13); // Apaga o LED se o status for 0
 80007c4:	4936      	ldr	r1, [pc, #216]	; (80008a0 <main+0x518>)
 80007c6:	694a      	ldr	r2, [r1, #20]
 80007c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80007cc:	614a      	str	r2, [r1, #20]
				  SW_Time = 5000;
 80007ce:	4a3e      	ldr	r2, [pc, #248]	; (80008c8 <main+0x540>)
 80007d0:	f241 3188 	movw	r1, #5000	; 0x1388
 80007d4:	6011      	str	r1, [r2, #0]
 80007d6:	e7dd      	b.n	8000794 <main+0x40c>
		  if(CONV_START){
 80007d8:	7823      	ldrb	r3, [r4, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d0e3      	beq.n	80007a6 <main+0x41e>
		  	  CONV_START = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	7023      	strb	r3, [r4, #0]
		  	  OPAMP2->CSR |= (1 << 2);
 80007e2:	4b33      	ldr	r3, [pc, #204]	; (80008b0 <main+0x528>)
		  	  HAL_ADC_Start(&hadc1);
 80007e4:	482b      	ldr	r0, [pc, #172]	; (8000894 <main+0x50c>)
		  	  OPAMP2->CSR |= (1 << 2);
 80007e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007e8:	f042 0204 	orr.w	r2, r2, #4
 80007ec:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  OPAMP2->CSR |= (1 << 3);
 80007ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80007f0:	f042 0208 	orr.w	r2, r2, #8
 80007f4:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  HAL_ADC_Start(&hadc1);
 80007f6:	f000 fce5 	bl	80011c4 <HAL_ADC_Start>
		  	  HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 80007fa:	2164      	movs	r1, #100	; 0x64
 80007fc:	4825      	ldr	r0, [pc, #148]	; (8000894 <main+0x50c>)
 80007fe:	f000 fd3f 	bl	8001280 <HAL_ADC_PollForConversion>
		  	  BATBuffer = HAL_ADC_GetValue(&hadc1); // get the adc value
 8000802:	4824      	ldr	r0, [pc, #144]	; (8000894 <main+0x50c>)
 8000804:	f000 fe4a 	bl	800149c <HAL_ADC_GetValue>
 8000808:	4b30      	ldr	r3, [pc, #192]	; (80008cc <main+0x544>)
 800080a:	6018      	str	r0, [r3, #0]
		  	  if(BATBuffer > BAT_VMIN) REG_STATUS |= (1 << 1);
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	4b30      	ldr	r3, [pc, #192]	; (80008d0 <main+0x548>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	429a      	cmp	r2, r3
 8000814:	4b28      	ldr	r3, [pc, #160]	; (80008b8 <main+0x530>)
 8000816:	781a      	ldrb	r2, [r3, #0]
 8000818:	bfcc      	ite	gt
 800081a:	f042 0202 	orrgt.w	r2, r2, #2
		  	  else REG_STATUS &= ~(1 << 1);
 800081e:	f002 02fd 	andle.w	r2, r2, #253	; 0xfd
 8000822:	701a      	strb	r2, [r3, #0]
		  	  State_CHECK = PANEL_CHK;
 8000824:	2302      	movs	r3, #2
		      State_CHECK = ACSINE_CHK;
 8000826:	702b      	strb	r3, [r5, #0]
		      CONV_START = 1;
 8000828:	2301      	movs	r3, #1
 800082a:	7023      	strb	r3, [r4, #0]
 800082c:	e7bb      	b.n	80007a6 <main+0x41e>
		  if(CONV_START){
 800082e:	7823      	ldrb	r3, [r4, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d0b8      	beq.n	80007a6 <main+0x41e>
		      CONV_START = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	7023      	strb	r3, [r4, #0]
		      OPAMP2->CSR &= ~(1 << 3);
 8000838:	4b1d      	ldr	r3, [pc, #116]	; (80008b0 <main+0x528>)
		      HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 800083a:	4816      	ldr	r0, [pc, #88]	; (8000894 <main+0x50c>)
		      OPAMP2->CSR &= ~(1 << 3);
 800083c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800083e:	f022 0208 	bic.w	r2, r2, #8
 8000842:	63da      	str	r2, [r3, #60]	; 0x3c
		      OPAMP2->CSR |= (1 << 2);
 8000844:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000846:	f042 0204 	orr.w	r2, r2, #4
 800084a:	63da      	str	r2, [r3, #60]	; 0x3c
		      HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 800084c:	2164      	movs	r1, #100	; 0x64
 800084e:	f000 fd17 	bl	8001280 <HAL_ADC_PollForConversion>
		      PANELBuffer = HAL_ADC_GetValue(&hadc1); // get the adc value
 8000852:	4810      	ldr	r0, [pc, #64]	; (8000894 <main+0x50c>)
 8000854:	f000 fe22 	bl	800149c <HAL_ADC_GetValue>
 8000858:	4b1e      	ldr	r3, [pc, #120]	; (80008d4 <main+0x54c>)
 800085a:	6018      	str	r0, [r3, #0]
		      if(PANELBuffer > PANEL_VMIN) REG_STATUS |= (1 << 2);
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	4b1e      	ldr	r3, [pc, #120]	; (80008d8 <main+0x550>)
		      HAL_ADC_Stop(&hadc1);
 8000860:	480c      	ldr	r0, [pc, #48]	; (8000894 <main+0x50c>)
		      if(PANELBuffer > PANEL_VMIN) REG_STATUS |= (1 << 2);
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	429a      	cmp	r2, r3
 8000866:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <main+0x530>)
 8000868:	781a      	ldrb	r2, [r3, #0]
 800086a:	bfcc      	ite	gt
 800086c:	f042 0204 	orrgt.w	r2, r2, #4
		      else REG_STATUS &= ~(1 << 2);
 8000870:	f002 02fb 	andle.w	r2, r2, #251	; 0xfb
 8000874:	701a      	strb	r2, [r3, #0]
		      HAL_ADC_Stop(&hadc1);
 8000876:	f000 fce3 	bl	8001240 <HAL_ADC_Stop>
		      State_CHECK = ACSINE_CHK;
 800087a:	2300      	movs	r3, #0
 800087c:	e7d3      	b.n	8000826 <main+0x49e>
 800087e:	bf00      	nop
 8000880:	20000958 	.word	0x20000958
 8000884:	200000b5 	.word	0x200000b5
 8000888:	200000a5 	.word	0x200000a5
 800088c:	20000924 	.word	0x20000924
 8000890:	200000ba 	.word	0x200000ba
 8000894:	20000890 	.word	0x20000890
 8000898:	20000a7c 	.word	0x20000a7c
 800089c:	200009f0 	.word	0x200009f0
 80008a0:	48000400 	.word	0x48000400
 80008a4:	200009a4 	.word	0x200009a4
 80008a8:	e000e100 	.word	0xe000e100
 80008ac:	200000a6 	.word	0x200000a6
 80008b0:	40010000 	.word	0x40010000
 80008b4:	20000004 	.word	0x20000004
 80008b8:	200000ad 	.word	0x200000ad
 80008bc:	20000000 	.word	0x20000000
 80008c0:	200000b8 	.word	0x200000b8
 80008c4:	20000010 	.word	0x20000010
 80008c8:	200000b0 	.word	0x200000b0
 80008cc:	200000a0 	.word	0x200000a0
 80008d0:	20000008 	.word	0x20000008
 80008d4:	200000a8 	.word	0x200000a8
 80008d8:	2000000c 	.word	0x2000000c
		  GPIOB->ODR |= (1 << 3);
 80008dc:	4b62      	ldr	r3, [pc, #392]	; (8000a68 <main+0x6e0>)
 80008de:	6959      	ldr	r1, [r3, #20]
 80008e0:	f041 0108 	orr.w	r1, r1, #8
 80008e4:	6159      	str	r1, [r3, #20]
		  GPIOB->ODR |= (1 << 5);
 80008e6:	6959      	ldr	r1, [r3, #20]
 80008e8:	f041 0120 	orr.w	r1, r1, #32
 80008ec:	6159      	str	r1, [r3, #20]
		  GPIOA->ODR &= ~(1 << 10);
 80008ee:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80008f2:	694b      	ldr	r3, [r1, #20]
 80008f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80008f8:	614b      	str	r3, [r1, #20]
	  if(POWER_Control){
 80008fa:	485c      	ldr	r0, [pc, #368]	; (8000a6c <main+0x6e4>)
 80008fc:	7803      	ldrb	r3, [r0, #0]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d066      	beq.n	80009d0 <main+0x648>
	  switch (State_PRESET) {
 8000902:	495b      	ldr	r1, [pc, #364]	; (8000a70 <main+0x6e8>)
 8000904:	7809      	ldrb	r1, [r1, #0]
 8000906:	2905      	cmp	r1, #5
 8000908:	d83b      	bhi.n	8000982 <main+0x5fa>
 800090a:	e8df f001 	tbb	[pc, r1]
 800090e:	5331      	.short	0x5331
 8000910:	8e827363 	.word	0x8e827363
		  GPIOB->ODR |= (1 << 5);
 8000914:	4b54      	ldr	r3, [pc, #336]	; (8000a68 <main+0x6e0>)
 8000916:	6959      	ldr	r1, [r3, #20]
		  GPIOA->ODR |= (1 << 10);
 8000918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
		  GPIOB->ODR |= (1 << 5);
 800091c:	f041 0120 	orr.w	r1, r1, #32
 8000920:	6159      	str	r1, [r3, #20]
		  GPIOA->ODR |= (1 << 10);
 8000922:	6941      	ldr	r1, [r0, #20]
 8000924:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8000928:	6141      	str	r1, [r0, #20]
		  GPIOB->ODR &= ~(1 << 3);
 800092a:	6959      	ldr	r1, [r3, #20]
 800092c:	f021 0108 	bic.w	r1, r1, #8
		  GPIOB->ODR |= (1 << 5);
 8000930:	6159      	str	r1, [r3, #20]
		  break;
 8000932:	e7e2      	b.n	80008fa <main+0x572>
		  GPIOB->ODR |= (1 << 3);
 8000934:	4b4c      	ldr	r3, [pc, #304]	; (8000a68 <main+0x6e0>)
 8000936:	6959      	ldr	r1, [r3, #20]
		  GPIOA->ODR |= (1 << 10);
 8000938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
		  GPIOB->ODR |= (1 << 3);
 800093c:	f041 0108 	orr.w	r1, r1, #8
 8000940:	6159      	str	r1, [r3, #20]
		  GPIOA->ODR |= (1 << 10);
 8000942:	6941      	ldr	r1, [r0, #20]
 8000944:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8000948:	6141      	str	r1, [r0, #20]
		  GPIOB->ODR &= ~(1 << 5);
 800094a:	6959      	ldr	r1, [r3, #20]
 800094c:	f021 0120 	bic.w	r1, r1, #32
 8000950:	e7ee      	b.n	8000930 <main+0x5a8>
		  GPIOA->ODR |= (1 << 10);
 8000952:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000956:	694b      	ldr	r3, [r1, #20]
 8000958:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800095c:	614b      	str	r3, [r1, #20]
		  GPIOB->ODR |= (1 << 3);
 800095e:	4b42      	ldr	r3, [pc, #264]	; (8000a68 <main+0x6e0>)
 8000960:	6959      	ldr	r1, [r3, #20]
 8000962:	f041 0108 	orr.w	r1, r1, #8
 8000966:	6159      	str	r1, [r3, #20]
		  GPIOB->ODR |= (1 << 5);
 8000968:	6959      	ldr	r1, [r3, #20]
 800096a:	f041 0120 	orr.w	r1, r1, #32
 800096e:	e7df      	b.n	8000930 <main+0x5a8>
	          if (AC_AVAILABLE && SW_Time == 0) {
 8000970:	4940      	ldr	r1, [pc, #256]	; (8000a74 <main+0x6ec>)
 8000972:	780e      	ldrb	r6, [r1, #0]
 8000974:	07f7      	lsls	r7, r6, #31
 8000976:	d518      	bpl.n	80009aa <main+0x622>
 8000978:	4e3f      	ldr	r6, [pc, #252]	; (8000a78 <main+0x6f0>)
 800097a:	6836      	ldr	r6, [r6, #0]
 800097c:	b9ae      	cbnz	r6, 80009aa <main+0x622>
	              State_POWER = AC;
 800097e:	2100      	movs	r1, #0
	              State_POWER = BAT;
 8000980:	7011      	strb	r1, [r2, #0]
	  switch(State_BUTTON){
 8000982:	4a3e      	ldr	r2, [pc, #248]	; (8000a7c <main+0x6f4>)
 8000984:	7811      	ldrb	r1, [r2, #0]
 8000986:	2901      	cmp	r1, #1
 8000988:	d057      	beq.n	8000a3a <main+0x6b2>
 800098a:	2902      	cmp	r1, #2
 800098c:	d065      	beq.n	8000a5a <main+0x6d2>
 800098e:	2900      	cmp	r1, #0
 8000990:	f47f aebd 	bne.w	800070e <main+0x386>
		  if(READ_BUTTON==0){
 8000994:	4b3a      	ldr	r3, [pc, #232]	; (8000a80 <main+0x6f8>)
 8000996:	691b      	ldr	r3, [r3, #16]
 8000998:	0498      	lsls	r0, r3, #18
 800099a:	f53f aeb8 	bmi.w	800070e <main+0x386>
			  BUTTON_Time = 40;
 800099e:	4b39      	ldr	r3, [pc, #228]	; (8000a84 <main+0x6fc>)
 80009a0:	2128      	movs	r1, #40	; 0x28
 80009a2:	7019      	strb	r1, [r3, #0]
			  State_BUTTON = DBC;
 80009a4:	2301      	movs	r3, #1
				  State_BUTTON = IDLE;
 80009a6:	7013      	strb	r3, [r2, #0]
 80009a8:	e6b1      	b.n	800070e <main+0x386>
	          } else if (BAT_AVAILABLE) {
 80009aa:	780e      	ldrb	r6, [r1, #0]
 80009ac:	07b6      	lsls	r6, r6, #30
 80009ae:	d51c      	bpl.n	80009ea <main+0x662>
	              State_POWER = BAT;
 80009b0:	2101      	movs	r1, #1
 80009b2:	e7e5      	b.n	8000980 <main+0x5f8>
	          if (AC_AVAILABLE && SW_Time == 0) {
 80009b4:	492f      	ldr	r1, [pc, #188]	; (8000a74 <main+0x6ec>)
 80009b6:	780e      	ldrb	r6, [r1, #0]
 80009b8:	07f7      	lsls	r7, r6, #31
 80009ba:	d503      	bpl.n	80009c4 <main+0x63c>
 80009bc:	4e2e      	ldr	r6, [pc, #184]	; (8000a78 <main+0x6f0>)
 80009be:	6836      	ldr	r6, [r6, #0]
 80009c0:	2e00      	cmp	r6, #0
 80009c2:	d0dc      	beq.n	800097e <main+0x5f6>
	          } else if (PANEL_AVAILABLE) {
 80009c4:	780e      	ldrb	r6, [r1, #0]
 80009c6:	0776      	lsls	r6, r6, #29
 80009c8:	d412      	bmi.n	80009f0 <main+0x668>
	          } else if (BAT_AVAILABLE) {
 80009ca:	7809      	ldrb	r1, [r1, #0]
 80009cc:	078f      	lsls	r7, r1, #30
 80009ce:	d4ef      	bmi.n	80009b0 <main+0x628>
	              State_POWER = NC;  // Nenhuma fonte disponível
 80009d0:	2103      	movs	r1, #3
 80009d2:	e7d5      	b.n	8000980 <main+0x5f8>
	          if (BAT_AVAILABLE) {
 80009d4:	4927      	ldr	r1, [pc, #156]	; (8000a74 <main+0x6ec>)
 80009d6:	780e      	ldrb	r6, [r1, #0]
 80009d8:	07b7      	lsls	r7, r6, #30
 80009da:	d4e9      	bmi.n	80009b0 <main+0x628>
	          } else if (AC_AVAILABLE && SW_Time == 0) {
 80009dc:	780e      	ldrb	r6, [r1, #0]
 80009de:	07f6      	lsls	r6, r6, #31
 80009e0:	d503      	bpl.n	80009ea <main+0x662>
 80009e2:	4e25      	ldr	r6, [pc, #148]	; (8000a78 <main+0x6f0>)
 80009e4:	6836      	ldr	r6, [r6, #0]
 80009e6:	2e00      	cmp	r6, #0
 80009e8:	d0c9      	beq.n	800097e <main+0x5f6>
	          } else if (PANEL_AVAILABLE) {
 80009ea:	7809      	ldrb	r1, [r1, #0]
 80009ec:	0749      	lsls	r1, r1, #29
 80009ee:	d5ef      	bpl.n	80009d0 <main+0x648>
	              State_POWER = PANEL;
 80009f0:	2102      	movs	r1, #2
 80009f2:	e7c5      	b.n	8000980 <main+0x5f8>
	          if (BAT_AVAILABLE) {
 80009f4:	491f      	ldr	r1, [pc, #124]	; (8000a74 <main+0x6ec>)
 80009f6:	780e      	ldrb	r6, [r1, #0]
 80009f8:	07b7      	lsls	r7, r6, #30
 80009fa:	d4d9      	bmi.n	80009b0 <main+0x628>
	          } else if (PANEL_AVAILABLE) {
 80009fc:	780e      	ldrb	r6, [r1, #0]
 80009fe:	0776      	lsls	r6, r6, #29
 8000a00:	d4f6      	bmi.n	80009f0 <main+0x668>
	          } else if (AC_AVAILABLE && SW_Time == 0) {
 8000a02:	7809      	ldrb	r1, [r1, #0]
 8000a04:	07ce      	lsls	r6, r1, #31
 8000a06:	d5e3      	bpl.n	80009d0 <main+0x648>
 8000a08:	491b      	ldr	r1, [pc, #108]	; (8000a78 <main+0x6f0>)
 8000a0a:	6809      	ldr	r1, [r1, #0]
 8000a0c:	2900      	cmp	r1, #0
 8000a0e:	d0b6      	beq.n	800097e <main+0x5f6>
 8000a10:	e7de      	b.n	80009d0 <main+0x648>
	          if (PANEL_AVAILABLE) {
 8000a12:	4918      	ldr	r1, [pc, #96]	; (8000a74 <main+0x6ec>)
 8000a14:	780e      	ldrb	r6, [r1, #0]
 8000a16:	0777      	lsls	r7, r6, #29
 8000a18:	d4ea      	bmi.n	80009f0 <main+0x668>
	          } else if (AC_AVAILABLE && SW_Time == 0) {
 8000a1a:	780e      	ldrb	r6, [r1, #0]
 8000a1c:	07f6      	lsls	r6, r6, #31
 8000a1e:	d5d4      	bpl.n	80009ca <main+0x642>
 8000a20:	4e15      	ldr	r6, [pc, #84]	; (8000a78 <main+0x6f0>)
 8000a22:	6836      	ldr	r6, [r6, #0]
 8000a24:	2e00      	cmp	r6, #0
 8000a26:	d0aa      	beq.n	800097e <main+0x5f6>
 8000a28:	e7cf      	b.n	80009ca <main+0x642>
	          if (PANEL_AVAILABLE) {
 8000a2a:	4912      	ldr	r1, [pc, #72]	; (8000a74 <main+0x6ec>)
 8000a2c:	780e      	ldrb	r6, [r1, #0]
 8000a2e:	0776      	lsls	r6, r6, #29
 8000a30:	d4de      	bmi.n	80009f0 <main+0x668>
	          } else if (BAT_AVAILABLE) {
 8000a32:	780e      	ldrb	r6, [r1, #0]
 8000a34:	07b7      	lsls	r7, r6, #30
 8000a36:	d4bb      	bmi.n	80009b0 <main+0x628>
 8000a38:	e7e3      	b.n	8000a02 <main+0x67a>
		  if(BUTTON_Time == 0){
 8000a3a:	4912      	ldr	r1, [pc, #72]	; (8000a84 <main+0x6fc>)
 8000a3c:	7809      	ldrb	r1, [r1, #0]
 8000a3e:	2900      	cmp	r1, #0
 8000a40:	f47f ae65 	bne.w	800070e <main+0x386>
			  if(READ_BUTTON == 0){
 8000a44:	490e      	ldr	r1, [pc, #56]	; (8000a80 <main+0x6f8>)
 8000a46:	6909      	ldr	r1, [r1, #16]
 8000a48:	0489      	lsls	r1, r1, #18
 8000a4a:	d40b      	bmi.n	8000a64 <main+0x6dc>
				  POWER_Control = !POWER_Control;
 8000a4c:	fab3 f383 	clz	r3, r3
				  State_BUTTON = PRES;
 8000a50:	2102      	movs	r1, #2
				  POWER_Control = !POWER_Control;
 8000a52:	095b      	lsrs	r3, r3, #5
				  State_BUTTON = PRES;
 8000a54:	7011      	strb	r1, [r2, #0]
				  POWER_Control = !POWER_Control;
 8000a56:	7003      	strb	r3, [r0, #0]
 8000a58:	e659      	b.n	800070e <main+0x386>
		  if(READ_BUTTON){
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <main+0x6f8>)
 8000a5c:	691b      	ldr	r3, [r3, #16]
 8000a5e:	049b      	lsls	r3, r3, #18
 8000a60:	f57f ae55 	bpl.w	800070e <main+0x386>
				  State_BUTTON = IDLE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	e79e      	b.n	80009a6 <main+0x61e>
 8000a68:	48000400 	.word	0x48000400
 8000a6c:	200000ac 	.word	0x200000ac
 8000a70:	200000b6 	.word	0x200000b6
 8000a74:	200000ad 	.word	0x200000ad
 8000a78:	200000b0 	.word	0x200000b0
 8000a7c:	200000b4 	.word	0x200000b4
 8000a80:	48000800 	.word	0x48000800
 8000a84:	200000a4 	.word	0x200000a4

08000a88 <Error_Handler>:
 8000a88:	b672      	cpsid	i
  while (1)
 8000a8a:	e7fe      	b.n	8000a8a <Error_Handler+0x2>

08000a8c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8c:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <HAL_MspInit+0x30>)
 8000a8e:	699a      	ldr	r2, [r3, #24]
 8000a90:	f042 0201 	orr.w	r2, r2, #1
 8000a94:	619a      	str	r2, [r3, #24]
 8000a96:	699a      	ldr	r2, [r3, #24]
{
 8000a98:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9a:	f002 0201 	and.w	r2, r2, #1
 8000a9e:	9200      	str	r2, [sp, #0]
 8000aa0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa2:	69da      	ldr	r2, [r3, #28]
 8000aa4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000aa8:	61da      	str	r2, [r3, #28]
 8000aaa:	69db      	ldr	r3, [r3, #28]
 8000aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab0:	9301      	str	r3, [sp, #4]
 8000ab2:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ab4:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab6:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ab8:	f000 be5a 	b.w	8001770 <HAL_NVIC_SetPriorityGrouping>
 8000abc:	40021000 	.word	0x40021000

08000ac0 <HAL_ADC_MspInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  if(hadc->Instance==ADC1)
 8000ac0:	6803      	ldr	r3, [r0, #0]
 8000ac2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8000ac6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000ac8:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 8000aca:	d124      	bne.n	8000b16 <HAL_ADC_MspInit+0x56>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000acc:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8000ad0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ad4:	4c11      	ldr	r4, [pc, #68]	; (8000b1c <HAL_ADC_MspInit+0x5c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ad6:	695a      	ldr	r2, [r3, #20]
 8000ad8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000adc:	615a      	str	r2, [r3, #20]
 8000ade:	695b      	ldr	r3, [r3, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ae0:	4a0f      	ldr	r2, [pc, #60]	; (8000b20 <HAL_ADC_MspInit+0x60>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae6:	9301      	str	r3, [sp, #4]
 8000ae8:	9b01      	ldr	r3, [sp, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000af6:	e9c4 1203 	strd	r1, r2, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_NORMAL;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000afa:	4620      	mov	r0, r4
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000afc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000b00:	e9c4 2305 	strd	r2, r3, [r4, #20]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b04:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b06:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b08:	f000 fe98 	bl	800183c <HAL_DMA_Init>
 8000b0c:	b108      	cbz	r0, 8000b12 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000b0e:	f7ff ffbb 	bl	8000a88 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000b12:	63ac      	str	r4, [r5, #56]	; 0x38
 8000b14:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b16:	b003      	add	sp, #12
 8000b18:	bd30      	pop	{r4, r5, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200008e0 	.word	0x200008e0
 8000b20:	40020008 	.word	0x40020008

08000b24 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8000b24:	b510      	push	{r4, lr}
 8000b26:	4604      	mov	r4, r0
 8000b28:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2a:	2214      	movs	r2, #20
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	a803      	add	r0, sp, #12
 8000b30:	f002 fbfa 	bl	8003328 <memset>
  if(hopamp->Instance==OPAMP2)
 8000b34:	6822      	ldr	r2, [r4, #0]
 8000b36:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <HAL_OPAMP_MspInit+0x6c>)
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d127      	bne.n	8000b8c <HAL_OPAMP_MspInit+0x68>
  {
  /* USER CODE BEGIN OPAMP2_MspInit 0 */

  /* USER CODE END OPAMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3c:	f503 3387 	add.w	r3, r3, #69120	; 0x10e00
 8000b40:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8000b44:	695a      	ldr	r2, [r3, #20]
 8000b46:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000b4a:	615a      	str	r2, [r3, #20]
 8000b4c:	695a      	ldr	r2, [r3, #20]
 8000b4e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000b52:	9201      	str	r2, [sp, #4]
 8000b54:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	695a      	ldr	r2, [r3, #20]
 8000b58:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000b5c:	615a      	str	r2, [r3, #20]
 8000b5e:	695b      	ldr	r3, [r3, #20]
 8000b60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b64:	9302      	str	r3, [sp, #8]
 8000b66:	9b02      	ldr	r3, [sp, #8]
    /**OPAMP2 GPIO Configuration
    PA6     ------> OPAMP2_VOUT
    PB0     ------> OPAMP2_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b68:	2403      	movs	r4, #3
 8000b6a:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6c:	a903      	add	r1, sp, #12
 8000b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b72:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	f000 ff51 	bl	8001a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b7a:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b7c:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b80:	4804      	ldr	r0, [pc, #16]	; (8000b94 <HAL_OPAMP_MspInit+0x70>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b84:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b88:	f000 ff48 	bl	8001a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 8000b8c:	b008      	add	sp, #32
 8000b8e:	bd10      	pop	{r4, pc}
 8000b90:	4001003c 	.word	0x4001003c
 8000b94:	48000400 	.word	0x48000400

08000b98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b98:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 8000b9a:	6803      	ldr	r3, [r0, #0]
 8000b9c:	4a14      	ldr	r2, [pc, #80]	; (8000bf0 <HAL_TIM_Base_MspInit+0x58>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d10c      	bne.n	8000bbc <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ba2:	4b14      	ldr	r3, [pc, #80]	; (8000bf4 <HAL_TIM_Base_MspInit+0x5c>)
 8000ba4:	699a      	ldr	r2, [r3, #24]
 8000ba6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000baa:	619a      	str	r2, [r3, #24]
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000bb6:	b003      	add	sp, #12
 8000bb8:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 8000bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bc0:	d1f9      	bne.n	8000bb6 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bc2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bc6:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bc8:	69da      	ldr	r2, [r3, #28]
 8000bca:	f042 0201 	orr.w	r2, r2, #1
 8000bce:	61da      	str	r2, [r3, #28]
 8000bd0:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bd2:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bda:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bdc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bde:	f000 fdd9 	bl	8001794 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000be2:	201c      	movs	r0, #28
}
 8000be4:	b003      	add	sp, #12
 8000be6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000bea:	f000 be05 	b.w	80017f8 <HAL_NVIC_EnableIRQ>
 8000bee:	bf00      	nop
 8000bf0:	40012c00 	.word	0x40012c00
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b510      	push	{r4, lr}
 8000bfa:	4604      	mov	r4, r0
 8000bfc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	2214      	movs	r2, #20
 8000c00:	2100      	movs	r1, #0
 8000c02:	a803      	add	r0, sp, #12
 8000c04:	f002 fb90 	bl	8003328 <memset>
  if(huart->Instance==USART2)
 8000c08:	6822      	ldr	r2, [r4, #0]
 8000c0a:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <HAL_UART_MspInit+0x6c>)
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d126      	bne.n	8000c5e <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c10:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c14:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c16:	69da      	ldr	r2, [r3, #28]
 8000c18:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000c1c:	61da      	str	r2, [r3, #28]
 8000c1e:	69da      	ldr	r2, [r3, #28]
 8000c20:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000c24:	9201      	str	r2, [sp, #4]
 8000c26:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c28:	695a      	ldr	r2, [r3, #20]
 8000c2a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000c2e:	615a      	str	r2, [r3, #20]
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c36:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c38:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c46:	2307      	movs	r3, #7
 8000c48:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4a:	f000 fee7 	bl	8001a1c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2026      	movs	r0, #38	; 0x26
 8000c52:	4611      	mov	r1, r2
 8000c54:	f000 fd9e 	bl	8001794 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c58:	2026      	movs	r0, #38	; 0x26
 8000c5a:	f000 fdcd 	bl	80017f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c5e:	b008      	add	sp, #32
 8000c60:	bd10      	pop	{r4, pc}
 8000c62:	bf00      	nop
 8000c64:	40004400 	.word	0x40004400

08000c68 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler>

08000c6a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <HardFault_Handler>

08000c6c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c6c:	e7fe      	b.n	8000c6c <MemManage_Handler>

08000c6e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <BusFault_Handler>

08000c70 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <UsageFault_Handler>

08000c72 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c72:	4770      	bx	lr

08000c74 <DebugMon_Handler>:
 8000c74:	4770      	bx	lr

08000c76 <PendSV_Handler>:
 8000c76:	4770      	bx	lr

08000c78 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c78:	f000 b8b2 	b.w	8000de0 <HAL_IncTick>

08000c7c <DMA1_Channel1_IRQHandler>:
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	DMA_FLAG++;
 8000c7c:	4a03      	ldr	r2, [pc, #12]	; (8000c8c <DMA1_Channel1_IRQHandler+0x10>)
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c7e:	4804      	ldr	r0, [pc, #16]	; (8000c90 <DMA1_Channel1_IRQHandler+0x14>)
	DMA_FLAG++;
 8000c80:	7813      	ldrb	r3, [r2, #0]
 8000c82:	3301      	adds	r3, #1
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	7013      	strb	r3, [r2, #0]
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c88:	f000 be82 	b.w	8001990 <HAL_DMA_IRQHandler>
 8000c8c:	200000a6 	.word	0x200000a6
 8000c90:	200008e0 	.word	0x200008e0

08000c94 <TIM2_IRQHandler>:
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */
  if(SW_Time) SW_Time--;
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <TIM2_IRQHandler+0x20>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	b112      	cbz	r2, 8000ca0 <TIM2_IRQHandler+0xc>
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	3a01      	subs	r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
  if(BUTTON_Time) BUTTON_Time--;
 8000ca0:	4a05      	ldr	r2, [pc, #20]	; (8000cb8 <TIM2_IRQHandler+0x24>)
 8000ca2:	7813      	ldrb	r3, [r2, #0]
 8000ca4:	b11b      	cbz	r3, 8000cae <TIM2_IRQHandler+0x1a>
 8000ca6:	7813      	ldrb	r3, [r2, #0]
 8000ca8:	3b01      	subs	r3, #1
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	7013      	strb	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cae:	4803      	ldr	r0, [pc, #12]	; (8000cbc <TIM2_IRQHandler+0x28>)
 8000cb0:	f001 bc9f 	b.w	80025f2 <HAL_TIM_IRQHandler>
 8000cb4:	200000b0 	.word	0x200000b0
 8000cb8:	200000a4 	.word	0x200000a4
 8000cbc:	200009a4 	.word	0x200009a4

08000cc0 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cc0:	4801      	ldr	r0, [pc, #4]	; (8000cc8 <USART2_IRQHandler+0x8>)
 8000cc2:	f001 bebf 	b.w	8002a44 <HAL_UART_IRQHandler>
 8000cc6:	bf00      	nop
 8000cc8:	200009f0 	.word	0x200009f0

08000ccc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4a0b      	ldr	r2, [pc, #44]	; (8000cfc <_sbrk+0x30>)
 8000cce:	6811      	ldr	r1, [r2, #0]
{
 8000cd0:	b510      	push	{r4, lr}
 8000cd2:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000cd4:	b909      	cbnz	r1, 8000cda <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000cd6:	490a      	ldr	r1, [pc, #40]	; (8000d00 <_sbrk+0x34>)
 8000cd8:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	6810      	ldr	r0, [r2, #0]
 8000cdc:	4909      	ldr	r1, [pc, #36]	; (8000d04 <_sbrk+0x38>)
 8000cde:	4c0a      	ldr	r4, [pc, #40]	; (8000d08 <_sbrk+0x3c>)
 8000ce0:	4403      	add	r3, r0
 8000ce2:	1b09      	subs	r1, r1, r4
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	d906      	bls.n	8000cf6 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000ce8:	f002 faf4 	bl	80032d4 <__errno>
 8000cec:	230c      	movs	r3, #12
 8000cee:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000cf0:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000cf4:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000cf6:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000cf8:	e7fc      	b.n	8000cf4 <_sbrk+0x28>
 8000cfa:	bf00      	nop
 8000cfc:	20000abc 	.word	0x20000abc
 8000d00:	20000ad8 	.word	0x20000ad8
 8000d04:	20004000 	.word	0x20004000
 8000d08:	00000400 	.word	0x00000400

08000d0c <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d0c:	4a03      	ldr	r2, [pc, #12]	; (8000d1c <SystemInit+0x10>)
 8000d0e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000d12:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d1a:	4770      	bx	lr
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d58 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d24:	f7ff fff2 	bl	8000d0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d28:	480c      	ldr	r0, [pc, #48]	; (8000d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d2a:	490d      	ldr	r1, [pc, #52]	; (8000d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <LoopForever+0xe>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d30:	e002      	b.n	8000d38 <LoopCopyDataInit>

08000d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d36:	3304      	adds	r3, #4

08000d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d3c:	d3f9      	bcc.n	8000d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	; (8000d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d40:	4c0a      	ldr	r4, [pc, #40]	; (8000d6c <LoopForever+0x16>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d44:	e001      	b.n	8000d4a <LoopFillZerobss>

08000d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d48:	3204      	adds	r2, #4

08000d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d4c:	d3fb      	bcc.n	8000d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f002 fac7 	bl	80032e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d52:	f7ff fb19 	bl	8000388 <main>

08000d56 <LoopForever>:

LoopForever:
    b LoopForever
 8000d56:	e7fe      	b.n	8000d56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d58:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000d64:	0800412c 	.word	0x0800412c
  ldr r2, =_sbss
 8000d68:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000d6c:	20000ad4 	.word	0x20000ad4

08000d70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC1_IRQHandler>
	...

08000d74 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d74:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d76:	4a0e      	ldr	r2, [pc, #56]	; (8000db0 <HAL_InitTick+0x3c>)
 8000d78:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <HAL_InitTick+0x40>)
{
 8000d7a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d7c:	7818      	ldrb	r0, [r3, #0]
 8000d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d82:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d86:	6810      	ldr	r0, [r2, #0]
 8000d88:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d8c:	f000 fd42 	bl	8001814 <HAL_SYSTICK_Config>
 8000d90:	4604      	mov	r4, r0
 8000d92:	b958      	cbnz	r0, 8000dac <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d94:	2d0f      	cmp	r5, #15
 8000d96:	d809      	bhi.n	8000dac <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d98:	4602      	mov	r2, r0
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f000 fcf8 	bl	8001794 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da4:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <HAL_InitTick+0x44>)
 8000da6:	4620      	mov	r0, r4
 8000da8:	601d      	str	r5, [r3, #0]
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000daa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000dac:	2001      	movs	r0, #1
 8000dae:	e7fc      	b.n	8000daa <HAL_InitTick+0x36>
 8000db0:	20000014 	.word	0x20000014
 8000db4:	20000018 	.word	0x20000018
 8000db8:	2000001c 	.word	0x2000001c

08000dbc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <HAL_Init+0x20>)
{
 8000dbe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc0:	6813      	ldr	r3, [r2, #0]
 8000dc2:	f043 0310 	orr.w	r3, r3, #16
 8000dc6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 fcd1 	bl	8001770 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f7ff ffd0 	bl	8000d74 <HAL_InitTick>
  HAL_MspInit();
 8000dd4:	f7ff fe5a 	bl	8000a8c <HAL_MspInit>
}
 8000dd8:	2000      	movs	r0, #0
 8000dda:	bd08      	pop	{r3, pc}
 8000ddc:	40022000 	.word	0x40022000

08000de0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000de0:	4a03      	ldr	r2, [pc, #12]	; (8000df0 <HAL_IncTick+0x10>)
 8000de2:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <HAL_IncTick+0x14>)
 8000de4:	6811      	ldr	r1, [r2, #0]
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	440b      	add	r3, r1
 8000dea:	6013      	str	r3, [r2, #0]
}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	20000ac0 	.word	0x20000ac0
 8000df4:	20000018 	.word	0x20000018

08000df8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000df8:	4b01      	ldr	r3, [pc, #4]	; (8000e00 <HAL_GetTick+0x8>)
 8000dfa:	6818      	ldr	r0, [r3, #0]
}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000ac0 	.word	0x20000ac0

08000e04 <HAL_ADC_ConvCpltCallback>:
 8000e04:	4770      	bx	lr

08000e06 <HAL_ADC_ConvHalfCpltCallback>:
 8000e06:	4770      	bx	lr

08000e08 <HAL_ADC_ErrorCallback>:
 8000e08:	4770      	bx	lr

08000e0a <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8000e0a:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000e0c:	6803      	ldr	r3, [r0, #0]
{
 8000e0e:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000e10:	6898      	ldr	r0, [r3, #8]
 8000e12:	f000 0003 	and.w	r0, r0, #3
 8000e16:	2801      	cmp	r0, #1
 8000e18:	d001      	beq.n	8000e1e <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000e1a:	2000      	movs	r0, #0
}
 8000e1c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	07d1      	lsls	r1, r2, #31
 8000e22:	d5fa      	bpl.n	8000e1a <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000e24:	689a      	ldr	r2, [r3, #8]
 8000e26:	f002 020d 	and.w	r2, r2, #13
 8000e2a:	2a01      	cmp	r2, #1
 8000e2c:	d11f      	bne.n	8000e6e <ADC_Disable+0x64>
      __HAL_ADC_DISABLE(hadc);
 8000e2e:	689a      	ldr	r2, [r3, #8]
 8000e30:	f042 0202 	orr.w	r2, r2, #2
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	2203      	movs	r2, #3
 8000e38:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000e3a:	f7ff ffdd 	bl	8000df8 <HAL_GetTick>
 8000e3e:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	07db      	lsls	r3, r3, #31
 8000e46:	d5e8      	bpl.n	8000e1a <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000e48:	f7ff ffd6 	bl	8000df8 <HAL_GetTick>
 8000e4c:	1b40      	subs	r0, r0, r5
 8000e4e:	2802      	cmp	r0, #2
 8000e50:	d9f6      	bls.n	8000e40 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000e52:	6823      	ldr	r3, [r4, #0]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	07da      	lsls	r2, r3, #31
 8000e58:	d5f2      	bpl.n	8000e40 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e5c:	f043 0310 	orr.w	r3, r3, #16
 8000e60:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e62:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	e7d6      	b.n	8000e1c <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e70:	f043 0310 	orr.w	r3, r3, #16
 8000e74:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e76:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000e7e:	e7cd      	b.n	8000e1c <ADC_Disable+0x12>

08000e80 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8000e80:	6803      	ldr	r3, [r0, #0]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	f012 0f0c 	tst.w	r2, #12
{
 8000e88:	b570      	push	{r4, r5, r6, lr}
 8000e8a:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8000e8c:	d101      	bne.n	8000e92 <ADC_ConversionStop+0x12>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000e8e:	2000      	movs	r0, #0
}
 8000e90:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8000e92:	68da      	ldr	r2, [r3, #12]
 8000e94:	0190      	lsls	r0, r2, #6
 8000e96:	d525      	bpl.n	8000ee4 <ADC_ConversionStop+0x64>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8000e98:	8b20      	ldrh	r0, [r4, #24]
 8000e9a:	f240 1201 	movw	r2, #257	; 0x101
 8000e9e:	4290      	cmp	r0, r2
 8000ea0:	d120      	bne.n	8000ee4 <ADC_ConversionStop+0x64>
 8000ea2:	4a23      	ldr	r2, [pc, #140]	; (8000f30 <ADC_ConversionStop+0xb0>)
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8000ea4:	6819      	ldr	r1, [r3, #0]
 8000ea6:	0649      	lsls	r1, r1, #25
 8000ea8:	d510      	bpl.n	8000ecc <ADC_ConversionStop+0x4c>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8000eaa:	2240      	movs	r2, #64	; 0x40
 8000eac:	601a      	str	r2, [r3, #0]
      ConversionGroup = ADC_REGULAR_GROUP;
 8000eae:	210c      	movs	r1, #12
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8000eb0:	689a      	ldr	r2, [r3, #8]
 8000eb2:	0752      	lsls	r2, r2, #29
 8000eb4:	d506      	bpl.n	8000ec4 <ADC_ConversionStop+0x44>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8000eb6:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8000eb8:	0796      	lsls	r6, r2, #30
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8000eba:	bf5e      	ittt	pl
 8000ebc:	689a      	ldrpl	r2, [r3, #8]
 8000ebe:	f042 0210 	orrpl.w	r2, r2, #16
 8000ec2:	609a      	strpl	r2, [r3, #8]
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8000ec4:	290c      	cmp	r1, #12
 8000ec6:	d10f      	bne.n	8000ee8 <ADC_ConversionStop+0x68>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8000ec8:	2504      	movs	r5, #4
 8000eca:	e01d      	b.n	8000f08 <ADC_ConversionStop+0x88>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8000ecc:	3a01      	subs	r2, #1
 8000ece:	d1e9      	bne.n	8000ea4 <ADC_ConversionStop+0x24>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ed2:	f043 0310 	orr.w	r3, r3, #16
 8000ed6:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ed8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6463      	str	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	e7d5      	b.n	8000e90 <ADC_ConversionStop+0x10>
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8000ee4:	2960      	cmp	r1, #96	; 0x60
 8000ee6:	d1e3      	bne.n	8000eb0 <ADC_ConversionStop+0x30>
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8000ee8:	689a      	ldr	r2, [r3, #8]
 8000eea:	0710      	lsls	r0, r2, #28
 8000eec:	d506      	bpl.n	8000efc <ADC_ConversionStop+0x7c>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8000eee:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8000ef0:	0792      	lsls	r2, r2, #30
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8000ef2:	bf5e      	ittt	pl
 8000ef4:	689a      	ldrpl	r2, [r3, #8]
 8000ef6:	f042 0220 	orrpl.w	r2, r2, #32
 8000efa:	609a      	strpl	r2, [r3, #8]
    switch(ConversionGroup)
 8000efc:	2960      	cmp	r1, #96	; 0x60
 8000efe:	d014      	beq.n	8000f2a <ADC_ConversionStop+0xaa>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8000f00:	296c      	cmp	r1, #108	; 0x6c
 8000f02:	bf14      	ite	ne
 8000f04:	2504      	movne	r5, #4
 8000f06:	250c      	moveq	r5, #12
    tickstart = HAL_GetTick();
 8000f08:	f7ff ff76 	bl	8000df8 <HAL_GetTick>
 8000f0c:	4606      	mov	r6, r0
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8000f0e:	6823      	ldr	r3, [r4, #0]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	422b      	tst	r3, r5
 8000f14:	d0bb      	beq.n	8000e8e <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8000f16:	f7ff ff6f 	bl	8000df8 <HAL_GetTick>
 8000f1a:	1b80      	subs	r0, r0, r6
 8000f1c:	280b      	cmp	r0, #11
 8000f1e:	d9f6      	bls.n	8000f0e <ADC_ConversionStop+0x8e>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8000f20:	6823      	ldr	r3, [r4, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	422b      	tst	r3, r5
 8000f26:	d0f2      	beq.n	8000f0e <ADC_ConversionStop+0x8e>
 8000f28:	e7d2      	b.n	8000ed0 <ADC_ConversionStop+0x50>
    switch(ConversionGroup)
 8000f2a:	2508      	movs	r5, #8
 8000f2c:	e7ec      	b.n	8000f08 <ADC_ConversionStop+0x88>
 8000f2e:	bf00      	nop
 8000f30:	00099401 	.word	0x00099401

08000f34 <ADC_Enable>:
{
 8000f34:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f36:	6803      	ldr	r3, [r0, #0]
 8000f38:	689a      	ldr	r2, [r3, #8]
 8000f3a:	f002 0203 	and.w	r2, r2, #3
 8000f3e:	2a01      	cmp	r2, #1
{
 8000f40:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f42:	d104      	bne.n	8000f4e <ADC_Enable+0x1a>
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	07d1      	lsls	r1, r2, #31
 8000f48:	d501      	bpl.n	8000f4e <ADC_Enable+0x1a>
  return HAL_OK;
 8000f4a:	2000      	movs	r0, #0
}
 8000f4c:	bd38      	pop	{r3, r4, r5, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000f4e:	6899      	ldr	r1, [r3, #8]
 8000f50:	4a10      	ldr	r2, [pc, #64]	; (8000f94 <ADC_Enable+0x60>)
 8000f52:	4211      	tst	r1, r2
 8000f54:	d009      	beq.n	8000f6a <ADC_Enable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f58:	f043 0310 	orr.w	r3, r3, #16
 8000f5c:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8000f66:	2001      	movs	r0, #1
 8000f68:	e7f0      	b.n	8000f4c <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8000f6a:	689a      	ldr	r2, [r3, #8]
 8000f6c:	f042 0201 	orr.w	r2, r2, #1
 8000f70:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8000f72:	f7ff ff41 	bl	8000df8 <HAL_GetTick>
 8000f76:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f78:	6823      	ldr	r3, [r4, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	07db      	lsls	r3, r3, #31
 8000f7e:	d4e4      	bmi.n	8000f4a <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f80:	f7ff ff3a 	bl	8000df8 <HAL_GetTick>
 8000f84:	1b40      	subs	r0, r0, r5
 8000f86:	2802      	cmp	r0, #2
 8000f88:	d9f6      	bls.n	8000f78 <ADC_Enable+0x44>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	07da      	lsls	r2, r3, #31
 8000f90:	d4f2      	bmi.n	8000f78 <ADC_Enable+0x44>
 8000f92:	e7e0      	b.n	8000f56 <ADC_Enable+0x22>
 8000f94:	8000003f 	.word	0x8000003f

08000f98 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000f98:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000f9a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fa0:	6403      	str	r3, [r0, #64]	; 0x40
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000fa2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	6443      	str	r3, [r0, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 8000faa:	f7ff bf2d 	b.w	8000e08 <HAL_ADC_ErrorCallback>

08000fae <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000fae:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000fb0:	f7ff bf29 	b.w	8000e06 <HAL_ADC_ConvHalfCpltCallback>

08000fb4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fb4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fb8:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000fbc:	d118      	bne.n	8000ff0 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fc4:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	68d2      	ldr	r2, [r2, #12]
 8000fca:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8000fce:	d10c      	bne.n	8000fea <ADC_DMAConvCplt+0x36>
 8000fd0:	7e5a      	ldrb	r2, [r3, #25]
 8000fd2:	b952      	cbnz	r2, 8000fea <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000fd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fda:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fde:	04d2      	lsls	r2, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000fe0:	bf5e      	ittt	pl
 8000fe2:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8000fe4:	f042 0201 	orrpl.w	r2, r2, #1
 8000fe8:	641a      	strpl	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff bf0a 	b.w	8000e04 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff4:	4718      	bx	r3
	...

08000ff8 <HAL_ADC_Init>:
{
 8000ff8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8000ffe:	4604      	mov	r4, r0
 8001000:	2800      	cmp	r0, #0
 8001002:	f000 80d4 	beq.w	80011ae <HAL_ADC_Init+0x1b6>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001006:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001008:	06d2      	lsls	r2, r2, #27
 800100a:	f100 80bd 	bmi.w	8001188 <HAL_ADC_Init+0x190>
    if (hadc->State == HAL_ADC_STATE_RESET)
 800100e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001010:	2b00      	cmp	r3, #0
 8001012:	f000 8083 	beq.w	800111c <HAL_ADC_Init+0x124>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001016:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001018:	6823      	ldr	r3, [r4, #0]
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	00d5      	lsls	r5, r2, #3
 800101e:	d502      	bpl.n	8001026 <HAL_ADC_Init+0x2e>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001020:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001022:	0099      	lsls	r1, r3, #2
 8001024:	d50a      	bpl.n	800103c <HAL_ADC_Init+0x44>
      ADC_STATE_CLR_SET(hadc->State,
 8001026:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001028:	f023 0312 	bic.w	r3, r3, #18
 800102c:	f043 0310 	orr.w	r3, r3, #16
 8001030:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001032:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 800103a:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800103c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800103e:	06da      	lsls	r2, r3, #27
 8001040:	f100 80af 	bmi.w	80011a2 <HAL_ADC_Init+0x1aa>
 8001044:	2800      	cmp	r0, #0
 8001046:	f040 80ac 	bne.w	80011a2 <HAL_ADC_Init+0x1aa>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800104a:	6822      	ldr	r2, [r4, #0]
 800104c:	6891      	ldr	r1, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800104e:	f011 0104 	ands.w	r1, r1, #4
 8001052:	f040 80a6 	bne.w	80011a2 <HAL_ADC_Init+0x1aa>
    ADC_STATE_CLR_SET(hadc->State,
 8001056:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001058:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800105c:	f043 0302 	orr.w	r3, r3, #2
 8001060:	6423      	str	r3, [r4, #64]	; 0x40
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001062:	6893      	ldr	r3, [r2, #8]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b01      	cmp	r3, #1
 800106a:	d102      	bne.n	8001072 <HAL_ADC_Init+0x7a>
 800106c:	6813      	ldr	r3, [r2, #0]
 800106e:	07db      	lsls	r3, r3, #31
 8001070:	d406      	bmi.n	8001080 <HAL_ADC_Init+0x88>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001072:	4d50      	ldr	r5, [pc, #320]	; (80011b4 <HAL_ADC_Init+0x1bc>)
 8001074:	6866      	ldr	r6, [r4, #4]
 8001076:	68ab      	ldr	r3, [r5, #8]
 8001078:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800107c:	4333      	orrs	r3, r6
 800107e:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001080:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001082:	7e65      	ldrb	r5, [r4, #25]
 8001084:	2b01      	cmp	r3, #1
 8001086:	e9d4 6302 	ldrd	r6, r3, [r4, #8]
 800108a:	ea43 0306 	orr.w	r3, r3, r6
 800108e:	bf18      	it	ne
 8001090:	f44f 5180 	movne.w	r1, #4096	; 0x1000
 8001094:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
 8001098:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800109a:	f894 1020 	ldrb.w	r1, [r4, #32]
 800109e:	2901      	cmp	r1, #1
 80010a0:	d107      	bne.n	80010b2 <HAL_ADC_Init+0xba>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80010a2:	2d00      	cmp	r5, #0
 80010a4:	d172      	bne.n	800118c <HAL_ADC_Init+0x194>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80010a6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80010a8:	3901      	subs	r1, #1
 80010aa:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80010ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010b2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80010b4:	2901      	cmp	r1, #1
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80010b6:	bf1e      	ittt	ne
 80010b8:	6ae5      	ldrne	r5, [r4, #44]	; 0x2c
 80010ba:	4329      	orrne	r1, r5
 80010bc:	430b      	orrne	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010be:	6891      	ldr	r1, [r2, #8]
 80010c0:	f011 0f0c 	tst.w	r1, #12
 80010c4:	d10c      	bne.n	80010e0 <HAL_ADC_Init+0xe8>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010c6:	68d1      	ldr	r1, [r2, #12]
 80010c8:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80010cc:	f021 0102 	bic.w	r1, r1, #2
 80010d0:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80010d2:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80010d6:	7e25      	ldrb	r5, [r4, #24]
 80010d8:	0049      	lsls	r1, r1, #1
 80010da:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 80010de:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 80010e0:	68d5      	ldr	r5, [r2, #12]
 80010e2:	4935      	ldr	r1, [pc, #212]	; (80011b8 <HAL_ADC_Init+0x1c0>)
 80010e4:	4029      	ands	r1, r5
 80010e6:	430b      	orrs	r3, r1
 80010e8:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80010ea:	6923      	ldr	r3, [r4, #16]
 80010ec:	2b01      	cmp	r3, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80010ee:	bf05      	ittet	eq
 80010f0:	6b11      	ldreq	r1, [r2, #48]	; 0x30
 80010f2:	69e3      	ldreq	r3, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80010f4:	6b13      	ldrne	r3, [r2, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80010f6:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80010fa:	bf06      	itte	eq
 80010fc:	f021 010f 	biceq.w	r1, r1, #15
 8001100:	430b      	orreq	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001102:	f023 030f 	bicne.w	r3, r3, #15
 8001106:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8001108:	2300      	movs	r3, #0
 800110a:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800110c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800110e:	f023 0303 	bic.w	r3, r3, #3
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6423      	str	r3, [r4, #64]	; 0x40
}
 8001118:	b002      	add	sp, #8
 800111a:	bd70      	pop	{r4, r5, r6, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 800111c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8001120:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 8001122:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8001126:	f7ff fccb 	bl	8000ac0 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800112a:	6823      	ldr	r3, [r4, #0]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	f53f af71 	bmi.w	8001016 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 8001134:	4620      	mov	r0, r4
 8001136:	f7ff fe68 	bl	8000e0a <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800113a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800113c:	06d6      	lsls	r6, r2, #27
 800113e:	f53f af6b 	bmi.w	8001018 <HAL_ADC_Init+0x20>
 8001142:	2800      	cmp	r0, #0
 8001144:	f47f af68 	bne.w	8001018 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8001148:	6c23      	ldr	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800114a:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 800114c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001150:	f023 0302 	bic.w	r3, r3, #2
 8001154:	f043 0302 	orr.w	r3, r3, #2
 8001158:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800115a:	6893      	ldr	r3, [r2, #8]
 800115c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001160:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001162:	6893      	ldr	r3, [r2, #8]
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001168:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800116a:	4b14      	ldr	r3, [pc, #80]	; (80011bc <HAL_ADC_Init+0x1c4>)
 800116c:	4a14      	ldr	r2, [pc, #80]	; (80011c0 <HAL_ADC_Init+0x1c8>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	fbb3 f3f2 	udiv	r3, r3, r2
 8001174:	220a      	movs	r2, #10
 8001176:	4353      	muls	r3, r2
            wait_loop_index--;
 8001178:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800117a:	9b01      	ldr	r3, [sp, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	f43f af4a 	beq.w	8001016 <HAL_ADC_Init+0x1e>
            wait_loop_index--;
 8001182:	9b01      	ldr	r3, [sp, #4]
 8001184:	3b01      	subs	r3, #1
 8001186:	e7f7      	b.n	8001178 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001188:	4618      	mov	r0, r3
 800118a:	e757      	b.n	800103c <HAL_ADC_Init+0x44>
        ADC_STATE_CLR_SET(hadc->State,
 800118c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800118e:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8001192:	f041 0120 	orr.w	r1, r1, #32
 8001196:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001198:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800119a:	f041 0101 	orr.w	r1, r1, #1
 800119e:	6461      	str	r1, [r4, #68]	; 0x44
 80011a0:	e787      	b.n	80010b2 <HAL_ADC_Init+0xba>
    ADC_STATE_CLR_SET(hadc->State,
 80011a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011a4:	f023 0312 	bic.w	r3, r3, #18
 80011a8:	f043 0310 	orr.w	r3, r3, #16
 80011ac:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 80011ae:	2001      	movs	r0, #1
 80011b0:	e7b2      	b.n	8001118 <HAL_ADC_Init+0x120>
 80011b2:	bf00      	nop
 80011b4:	50000300 	.word	0x50000300
 80011b8:	fff0c007 	.word	0xfff0c007
 80011bc:	20000014 	.word	0x20000014
 80011c0:	000f4240 	.word	0x000f4240

080011c4 <HAL_ADC_Start>:
{
 80011c4:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011c6:	6803      	ldr	r3, [r0, #0]
 80011c8:	689d      	ldr	r5, [r3, #8]
 80011ca:	f015 0504 	ands.w	r5, r5, #4
{
 80011ce:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011d0:	d134      	bne.n	800123c <HAL_ADC_Start+0x78>
    __HAL_LOCK(hadc);
 80011d2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d030      	beq.n	800123c <HAL_ADC_Start+0x78>
 80011da:	2301      	movs	r3, #1
 80011dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 80011e0:	f7ff fea8 	bl	8000f34 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80011e4:	bb38      	cbnz	r0, 8001236 <HAL_ADC_Start+0x72>
      ADC_STATE_CLR_SET(hadc->State,
 80011e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011e8:	6822      	ldr	r2, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80011ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011ee:	f023 0301 	bic.w	r3, r3, #1
 80011f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f6:	6423      	str	r3, [r4, #64]	; 0x40
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80011fe:	6423      	str	r3, [r4, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001200:	68d3      	ldr	r3, [r2, #12]
 8001202:	019b      	lsls	r3, r3, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001204:	bf41      	itttt	mi
 8001206:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 8001208:	f423 5340 	bicmi.w	r3, r3, #12288	; 0x3000
 800120c:	f443 5380 	orrmi.w	r3, r3, #4096	; 0x1000
 8001210:	6423      	strmi	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001212:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001214:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001218:	bf1c      	itt	ne
 800121a:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 800121c:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001220:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8001222:	2300      	movs	r3, #0
 8001224:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001228:	231c      	movs	r3, #28
 800122a:	6013      	str	r3, [r2, #0]
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800122c:	6893      	ldr	r3, [r2, #8]
 800122e:	f043 0304 	orr.w	r3, r3, #4
 8001232:	6093      	str	r3, [r2, #8]
}
 8001234:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_UNLOCK(hadc);
 8001236:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 800123a:	e7fb      	b.n	8001234 <HAL_ADC_Start+0x70>
    tmp_hal_status = HAL_BUSY;
 800123c:	2002      	movs	r0, #2
 800123e:	e7f9      	b.n	8001234 <HAL_ADC_Start+0x70>

08001240 <HAL_ADC_Stop>:
{
 8001240:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001242:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001246:	2b01      	cmp	r3, #1
{
 8001248:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800124a:	d016      	beq.n	800127a <HAL_ADC_Stop+0x3a>
 800124c:	2301      	movs	r3, #1
 800124e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001252:	216c      	movs	r1, #108	; 0x6c
 8001254:	f7ff fe14 	bl	8000e80 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001258:	b958      	cbnz	r0, 8001272 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 800125a:	4620      	mov	r0, r4
 800125c:	f7ff fdd5 	bl	8000e0a <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001260:	b938      	cbnz	r0, 8001272 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8001262:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001264:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001268:	f023 0301 	bic.w	r3, r3, #1
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001272:	2300      	movs	r3, #0
 8001274:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001278:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800127a:	2002      	movs	r0, #2
 800127c:	e7fc      	b.n	8001278 <HAL_ADC_Stop+0x38>
	...

08001280 <HAL_ADC_PollForConversion>:
{
 8001280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001284:	6946      	ldr	r6, [r0, #20]
 8001286:	2e08      	cmp	r6, #8
{
 8001288:	4604      	mov	r4, r0
 800128a:	460f      	mov	r7, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800128c:	d01c      	beq.n	80012c8 <HAL_ADC_PollForConversion+0x48>
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800128e:	4a33      	ldr	r2, [pc, #204]	; (800135c <HAL_ADC_PollForConversion+0xdc>)
 8001290:	6893      	ldr	r3, [r2, #8]
 8001292:	f013 031f 	ands.w	r3, r3, #31
 8001296:	d10c      	bne.n	80012b2 <HAL_ADC_PollForConversion+0x32>
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001298:	6802      	ldr	r2, [r0, #0]
 800129a:	68d2      	ldr	r2, [r2, #12]
 800129c:	07d5      	lsls	r5, r2, #31
 800129e:	d512      	bpl.n	80012c6 <HAL_ADC_PollForConversion+0x46>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80012a2:	f042 0220 	orr.w	r2, r2, #32
 80012a6:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80012a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80012ac:	2001      	movs	r0, #1
}
 80012ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80012b2:	6893      	ldr	r3, [r2, #8]
 80012b4:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 80012b8:	d005      	beq.n	80012c6 <HAL_ADC_PollForConversion+0x46>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80012bc:	f043 0320 	orr.w	r3, r3, #32
 80012c0:	6403      	str	r3, [r0, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80012c2:	2300      	movs	r3, #0
 80012c4:	e7f0      	b.n	80012a8 <HAL_ADC_PollForConversion+0x28>
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80012c6:	260c      	movs	r6, #12
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80012c8:	6823      	ldr	r3, [r4, #0]
 80012ca:	68dd      	ldr	r5, [r3, #12]
  tickstart = HAL_GetTick();  
 80012cc:	f7ff fd94 	bl	8000df8 <HAL_GetTick>
 80012d0:	4680      	mov	r8, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80012d2:	6823      	ldr	r3, [r4, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	4216      	tst	r6, r2
 80012d8:	d022      	beq.n	8001320 <HAL_ADC_PollForConversion+0xa0>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012da:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80012dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012e0:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80012e2:	68da      	ldr	r2, [r3, #12]
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80012e4:	f405 5100 	and.w	r1, r5, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80012e8:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80012ec:	430a      	orrs	r2, r1
 80012ee:	d111      	bne.n	8001314 <HAL_ADC_PollForConversion+0x94>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	0711      	lsls	r1, r2, #28
 80012f4:	d50e      	bpl.n	8001314 <HAL_ADC_PollForConversion+0x94>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	f012 0f04 	tst.w	r2, #4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012fc:	6c22      	ldr	r2, [r4, #64]	; 0x40
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012fe:	d125      	bne.n	800134c <HAL_ADC_PollForConversion+0xcc>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001300:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001304:	6422      	str	r2, [r4, #64]	; 0x40
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001306:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001308:	04d2      	lsls	r2, r2, #19
 800130a:	d403      	bmi.n	8001314 <HAL_ADC_PollForConversion+0x94>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800130c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800130e:	f042 0201 	orr.w	r2, r2, #1
 8001312:	6422      	str	r2, [r4, #64]	; 0x40
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001314:	f415 4080 	ands.w	r0, r5, #16384	; 0x4000
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001318:	bf0c      	ite	eq
 800131a:	601e      	streq	r6, [r3, #0]
  return HAL_OK;
 800131c:	2000      	movne	r0, #0
 800131e:	e7c6      	b.n	80012ae <HAL_ADC_PollForConversion+0x2e>
    if(Timeout != HAL_MAX_DELAY)
 8001320:	1c78      	adds	r0, r7, #1
 8001322:	d0d7      	beq.n	80012d4 <HAL_ADC_PollForConversion+0x54>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001324:	b95f      	cbnz	r7, 800133e <HAL_ADC_PollForConversion+0xbe>
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001326:	6823      	ldr	r3, [r4, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4033      	ands	r3, r6
 800132c:	d1d1      	bne.n	80012d2 <HAL_ADC_PollForConversion+0x52>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800132e:	6c22      	ldr	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 8001330:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001334:	f042 0204 	orr.w	r2, r2, #4
 8001338:	6422      	str	r2, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 800133a:	2003      	movs	r0, #3
 800133c:	e7b7      	b.n	80012ae <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800133e:	f7ff fd5b 	bl	8000df8 <HAL_GetTick>
 8001342:	eba0 0008 	sub.w	r0, r0, r8
 8001346:	42b8      	cmp	r0, r7
 8001348:	d8ed      	bhi.n	8001326 <HAL_ADC_PollForConversion+0xa6>
 800134a:	e7c2      	b.n	80012d2 <HAL_ADC_PollForConversion+0x52>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800134c:	f042 0220 	orr.w	r2, r2, #32
 8001350:	6422      	str	r2, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001352:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001354:	f042 0201 	orr.w	r2, r2, #1
 8001358:	6462      	str	r2, [r4, #68]	; 0x44
 800135a:	e7db      	b.n	8001314 <HAL_ADC_PollForConversion+0x94>
 800135c:	50000300 	.word	0x50000300

08001360 <HAL_ADC_Start_DMA>:
{
 8001360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001362:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001364:	6802      	ldr	r2, [r0, #0]
 8001366:	6895      	ldr	r5, [r2, #8]
 8001368:	f015 0504 	ands.w	r5, r5, #4
{
 800136c:	4604      	mov	r4, r0
 800136e:	460f      	mov	r7, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001370:	d14e      	bne.n	8001410 <HAL_ADC_Start_DMA+0xb0>
    __HAL_LOCK(hadc);
 8001372:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001376:	2a01      	cmp	r2, #1
 8001378:	d04a      	beq.n	8001410 <HAL_ADC_Start_DMA+0xb0>
 800137a:	2201      	movs	r2, #1
 800137c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
      tmp_hal_status = ADC_Enable(hadc);
 8001380:	f7ff fdd8 	bl	8000f34 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8001384:	4606      	mov	r6, r0
 8001386:	2800      	cmp	r0, #0
 8001388:	d13f      	bne.n	800140a <HAL_ADC_Start_DMA+0xaa>
        ADC_STATE_CLR_SET(hadc->State,
 800138a:	6c25      	ldr	r5, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800138c:	6821      	ldr	r1, [r4, #0]
 800138e:	9b01      	ldr	r3, [sp, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8001390:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
 8001394:	f025 0501 	bic.w	r5, r5, #1
 8001398:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 800139c:	6425      	str	r5, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800139e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80013a0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80013a4:	6422      	str	r2, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80013a6:	68ca      	ldr	r2, [r1, #12]
 80013a8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013ac:	bf1f      	itttt	ne
 80013ae:	6c20      	ldrne	r0, [r4, #64]	; 0x40
 80013b0:	f420 5040 	bicne.w	r0, r0, #12288	; 0x3000
 80013b4:	f440 5080 	orrne.w	r0, r0, #4096	; 0x1000
 80013b8:	6420      	strne	r0, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013bc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013be:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013c2:	bf1c      	itt	ne
 80013c4:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 80013c6:	f022 0206 	bicne.w	r2, r2, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80013ca:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80013cc:	2200      	movs	r2, #0
 80013ce:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013d2:	4a10      	ldr	r2, [pc, #64]	; (8001414 <HAL_ADC_Start_DMA+0xb4>)
 80013d4:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80013d6:	4a10      	ldr	r2, [pc, #64]	; (8001418 <HAL_ADC_Start_DMA+0xb8>)
 80013d8:	62c2      	str	r2, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80013da:	4a10      	ldr	r2, [pc, #64]	; (800141c <HAL_ADC_Start_DMA+0xbc>)
 80013dc:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80013de:	221c      	movs	r2, #28
 80013e0:	600a      	str	r2, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80013e2:	684a      	ldr	r2, [r1, #4]
 80013e4:	f042 0210 	orr.w	r2, r2, #16
 80013e8:	604a      	str	r2, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80013ea:	68ca      	ldr	r2, [r1, #12]
 80013ec:	f042 0201 	orr.w	r2, r2, #1
 80013f0:	60ca      	str	r2, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013f2:	463a      	mov	r2, r7
 80013f4:	3140      	adds	r1, #64	; 0x40
 80013f6:	f000 fa4f 	bl	8001898 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80013fa:	6822      	ldr	r2, [r4, #0]
 80013fc:	6893      	ldr	r3, [r2, #8]
 80013fe:	f043 0304 	orr.w	r3, r3, #4
 8001402:	6093      	str	r3, [r2, #8]
}
 8001404:	4630      	mov	r0, r6
 8001406:	b003      	add	sp, #12
 8001408:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_UNLOCK(hadc);
 800140a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 800140e:	e7f9      	b.n	8001404 <HAL_ADC_Start_DMA+0xa4>
    tmp_hal_status = HAL_BUSY;
 8001410:	2602      	movs	r6, #2
 8001412:	e7f7      	b.n	8001404 <HAL_ADC_Start_DMA+0xa4>
 8001414:	08000fb5 	.word	0x08000fb5
 8001418:	08000faf 	.word	0x08000faf
 800141c:	08000f99 	.word	0x08000f99

08001420 <HAL_ADC_Stop_DMA>:
{  
 8001420:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8001422:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001426:	2b01      	cmp	r3, #1
{  
 8001428:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 800142a:	d035      	beq.n	8001498 <HAL_ADC_Stop_DMA+0x78>
 800142c:	2301      	movs	r3, #1
 800142e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001432:	216c      	movs	r1, #108	; 0x6c
 8001434:	f7ff fd24 	bl	8000e80 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001438:	4604      	mov	r4, r0
 800143a:	b9e0      	cbnz	r0, 8001476 <HAL_ADC_Stop_DMA+0x56>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800143c:	682a      	ldr	r2, [r5, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800143e:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001440:	68d3      	ldr	r3, [r2, #12]
 8001442:	f023 0301 	bic.w	r3, r3, #1
 8001446:	60d3      	str	r3, [r2, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001448:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800144c:	2b02      	cmp	r3, #2
 800144e:	d107      	bne.n	8001460 <HAL_ADC_Stop_DMA+0x40>
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8001450:	f000 fa5e 	bl	8001910 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 8001454:	4604      	mov	r4, r0
 8001456:	b118      	cbz	r0, 8001460 <HAL_ADC_Stop_DMA+0x40>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8001458:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800145a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800145e:	642b      	str	r3, [r5, #64]	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001460:	682a      	ldr	r2, [r5, #0]
 8001462:	6853      	ldr	r3, [r2, #4]
 8001464:	f023 0310 	bic.w	r3, r3, #16
 8001468:	6053      	str	r3, [r2, #4]
      tmp_hal_status = ADC_Disable(hadc);
 800146a:	4628      	mov	r0, r5
    if (tmp_hal_status == HAL_OK)
 800146c:	b944      	cbnz	r4, 8001480 <HAL_ADC_Stop_DMA+0x60>
      tmp_hal_status = ADC_Disable(hadc);
 800146e:	f7ff fccc 	bl	8000e0a <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001472:	4604      	mov	r4, r0
 8001474:	b138      	cbz	r0, 8001486 <HAL_ADC_Stop_DMA+0x66>
  __HAL_UNLOCK(hadc);
 8001476:	2300      	movs	r3, #0
 8001478:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800147c:	4620      	mov	r0, r4
 800147e:	bd38      	pop	{r3, r4, r5, pc}
      ADC_Disable(hadc);
 8001480:	f7ff fcc3 	bl	8000e0a <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001484:	e7f7      	b.n	8001476 <HAL_ADC_Stop_DMA+0x56>
      ADC_STATE_CLR_SET(hadc->State,
 8001486:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001488:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800148c:	f023 0301 	bic.w	r3, r3, #1
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	642b      	str	r3, [r5, #64]	; 0x40
 8001496:	e7ee      	b.n	8001476 <HAL_ADC_Stop_DMA+0x56>
  __HAL_LOCK(hadc);
 8001498:	2402      	movs	r4, #2
 800149a:	e7ef      	b.n	800147c <HAL_ADC_Stop_DMA+0x5c>

0800149c <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 800149c:	6803      	ldr	r3, [r0, #0]
 800149e:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80014a0:	4770      	bx	lr
	...

080014a4 <HAL_ADC_ConfigChannel>:
{
 80014a4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t wait_loop_index = 0U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80014ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014b0:	68ce      	ldr	r6, [r1, #12]
  __HAL_LOCK(hadc);
 80014b2:	2b01      	cmp	r3, #1
{
 80014b4:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 80014b6:	f000 8151 	beq.w	800175c <HAL_ADC_ConfigChannel+0x2b8>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014ba:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 80014bc:	2201      	movs	r2, #1
 80014be:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014c2:	6898      	ldr	r0, [r3, #8]
 80014c4:	0747      	lsls	r7, r0, #29
 80014c6:	f100 8143 	bmi.w	8001750 <HAL_ADC_ConfigChannel+0x2ac>
    if (sConfig->Rank < 5U)
 80014ca:	6848      	ldr	r0, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 80014cc:	680a      	ldr	r2, [r1, #0]
 80014ce:	2406      	movs	r4, #6
    if (sConfig->Rank < 5U)
 80014d0:	2804      	cmp	r0, #4
      MODIFY_REG(hadc->Instance->SQR1,
 80014d2:	fb00 f404 	mul.w	r4, r0, r4
    if (sConfig->Rank < 5U)
 80014d6:	d831      	bhi.n	800153c <HAL_ADC_ConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->SQR1,
 80014d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80014da:	271f      	movs	r7, #31
 80014dc:	40a7      	lsls	r7, r4
 80014de:	ea20 0007 	bic.w	r0, r0, r7
 80014e2:	fa02 f404 	lsl.w	r4, r2, r4
 80014e6:	4304      	orrs	r4, r0
 80014e8:	631c      	str	r4, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80014ea:	6898      	ldr	r0, [r3, #8]
 80014ec:	f010 0f0c 	tst.w	r0, #12
 80014f0:	d15c      	bne.n	80015ac <HAL_ADC_ConfigChannel+0x108>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80014f2:	2a09      	cmp	r2, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014f4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80014f8:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 80014fc:	f04f 0407 	mov.w	r4, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001500:	d941      	bls.n	8001586 <HAL_ADC_ConfigChannel+0xe2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001502:	699f      	ldr	r7, [r3, #24]
 8001504:	381e      	subs	r0, #30
 8001506:	4084      	lsls	r4, r0
 8001508:	ea27 0404 	bic.w	r4, r7, r4
 800150c:	fa0c f000 	lsl.w	r0, ip, r0
 8001510:	4320      	orrs	r0, r4
 8001512:	6198      	str	r0, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001514:	68d8      	ldr	r0, [r3, #12]
 8001516:	f3c0 0cc1 	ubfx	ip, r0, #3, #2
 800151a:	6948      	ldr	r0, [r1, #20]
 800151c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8001520:	fa00 fc0c 	lsl.w	ip, r0, ip
    switch (sConfig->OffsetNumber)
 8001524:	6908      	ldr	r0, [r1, #16]
 8001526:	f100 3eff 	add.w	lr, r0, #4294967295
      MODIFY_REG(hadc->Instance->OFR1               ,
 800152a:	ea4f 6882 	mov.w	r8, r2, lsl #26
    switch (sConfig->OffsetNumber)
 800152e:	f1be 0f03 	cmp.w	lr, #3
 8001532:	d86b      	bhi.n	800160c <HAL_ADC_ConfigChannel+0x168>
 8001534:	e8df f00e 	tbb	[pc, lr]
 8001538:	5f544930 	.word	0x5f544930
    else if (sConfig->Rank < 10U)
 800153c:	2809      	cmp	r0, #9
 800153e:	d80a      	bhi.n	8001556 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8001540:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001542:	3c1e      	subs	r4, #30
 8001544:	271f      	movs	r7, #31
 8001546:	40a7      	lsls	r7, r4
 8001548:	ea20 0007 	bic.w	r0, r0, r7
 800154c:	fa02 f404 	lsl.w	r4, r2, r4
 8001550:	4304      	orrs	r4, r0
 8001552:	635c      	str	r4, [r3, #52]	; 0x34
 8001554:	e7c9      	b.n	80014ea <HAL_ADC_ConfigChannel+0x46>
    else if (sConfig->Rank < 15U)
 8001556:	280e      	cmp	r0, #14
 8001558:	f04f 001f 	mov.w	r0, #31
 800155c:	d809      	bhi.n	8001572 <HAL_ADC_ConfigChannel+0xce>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800155e:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8001560:	3c3c      	subs	r4, #60	; 0x3c
 8001562:	40a0      	lsls	r0, r4
 8001564:	ea27 0000 	bic.w	r0, r7, r0
 8001568:	fa02 f404 	lsl.w	r4, r2, r4
 800156c:	4320      	orrs	r0, r4
 800156e:	6398      	str	r0, [r3, #56]	; 0x38
 8001570:	e7bb      	b.n	80014ea <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001572:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
 8001574:	3c5a      	subs	r4, #90	; 0x5a
 8001576:	40a0      	lsls	r0, r4
 8001578:	ea27 0000 	bic.w	r0, r7, r0
 800157c:	fa02 f404 	lsl.w	r4, r2, r4
 8001580:	4304      	orrs	r4, r0
 8001582:	63dc      	str	r4, [r3, #60]	; 0x3c
 8001584:	e7b1      	b.n	80014ea <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001586:	695f      	ldr	r7, [r3, #20]
 8001588:	4084      	lsls	r4, r0
 800158a:	ea27 0404 	bic.w	r4, r7, r4
 800158e:	fa0c f000 	lsl.w	r0, ip, r0
 8001592:	4304      	orrs	r4, r0
 8001594:	615c      	str	r4, [r3, #20]
 8001596:	e7bd      	b.n	8001514 <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001598:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800159a:	4c71      	ldr	r4, [pc, #452]	; (8001760 <HAL_ADC_ConfigChannel+0x2bc>)
 800159c:	4004      	ands	r4, r0
 800159e:	ea44 0008 	orr.w	r0, r4, r8
 80015a2:	ea40 000c 	orr.w	r0, r0, ip
 80015a6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80015aa:	6618      	str	r0, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015ac:	6898      	ldr	r0, [r3, #8]
 80015ae:	f000 0003 	and.w	r0, r0, #3
 80015b2:	2801      	cmp	r0, #1
 80015b4:	d14e      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x1b0>
 80015b6:	6818      	ldr	r0, [r3, #0]
 80015b8:	07c4      	lsls	r4, r0, #31
 80015ba:	d54b      	bpl.n	8001654 <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015bc:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80015be:	2300      	movs	r3, #0
 80015c0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 80015c4:	b002      	add	sp, #8
 80015c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 80015ca:	6e58      	ldr	r0, [r3, #100]	; 0x64
 80015cc:	4f64      	ldr	r7, [pc, #400]	; (8001760 <HAL_ADC_ConfigChannel+0x2bc>)
 80015ce:	4007      	ands	r7, r0
 80015d0:	ea47 0008 	orr.w	r0, r7, r8
 80015d4:	ea40 000c 	orr.w	r0, r0, ip
 80015d8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80015dc:	6658      	str	r0, [r3, #100]	; 0x64
      break;
 80015de:	e7e5      	b.n	80015ac <HAL_ADC_ConfigChannel+0x108>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80015e0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80015e2:	4c5f      	ldr	r4, [pc, #380]	; (8001760 <HAL_ADC_ConfigChannel+0x2bc>)
 80015e4:	4004      	ands	r4, r0
 80015e6:	ea44 0008 	orr.w	r0, r4, r8
 80015ea:	ea40 000c 	orr.w	r0, r0, ip
 80015ee:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80015f2:	6698      	str	r0, [r3, #104]	; 0x68
      break;
 80015f4:	e7da      	b.n	80015ac <HAL_ADC_ConfigChannel+0x108>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80015f6:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 80015f8:	4859      	ldr	r0, [pc, #356]	; (8001760 <HAL_ADC_ConfigChannel+0x2bc>)
 80015fa:	4020      	ands	r0, r4
 80015fc:	ea40 0008 	orr.w	r0, r0, r8
 8001600:	ea40 000c 	orr.w	r0, r0, ip
 8001604:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001608:	66d8      	str	r0, [r3, #108]	; 0x6c
 800160a:	e7cf      	b.n	80015ac <HAL_ADC_ConfigChannel+0x108>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800160c:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800160e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001612:	4580      	cmp	r8, r0
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001614:	bf02      	ittt	eq
 8001616:	6e18      	ldreq	r0, [r3, #96]	; 0x60
 8001618:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 800161c:	6618      	streq	r0, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800161e:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8001620:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001624:	4580      	cmp	r8, r0
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001626:	bf02      	ittt	eq
 8001628:	6e58      	ldreq	r0, [r3, #100]	; 0x64
 800162a:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 800162e:	6658      	streq	r0, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001630:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8001632:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001636:	4580      	cmp	r8, r0
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001638:	bf02      	ittt	eq
 800163a:	6e98      	ldreq	r0, [r3, #104]	; 0x68
 800163c:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 8001640:	6698      	streq	r0, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001642:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8001644:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001648:	4580      	cmp	r8, r0
 800164a:	d1af      	bne.n	80015ac <HAL_ADC_ConfigChannel+0x108>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800164c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800164e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001652:	e7d9      	b.n	8001608 <HAL_ADC_ConfigChannel+0x164>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001654:	2001      	movs	r0, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001656:	2e01      	cmp	r6, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001658:	fa00 f002 	lsl.w	r0, r0, r2
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800165c:	d02c      	beq.n	80016b8 <HAL_ADC_ConfigChannel+0x214>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800165e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001662:	ea21 0000 	bic.w	r0, r1, r0
 8001666:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800166a:	2a10      	cmp	r2, #16
 800166c:	d147      	bne.n	80016fe <HAL_ADC_ConfigChannel+0x25a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800166e:	493d      	ldr	r1, [pc, #244]	; (8001764 <HAL_ADC_ConfigChannel+0x2c0>)
 8001670:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001672:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001676:	d1a1      	bne.n	80015bc <HAL_ADC_ConfigChannel+0x118>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001678:	6899      	ldr	r1, [r3, #8]
 800167a:	f001 0103 	and.w	r1, r1, #3
 800167e:	2901      	cmp	r1, #1
 8001680:	d102      	bne.n	8001688 <HAL_ADC_ConfigChannel+0x1e4>
 8001682:	6818      	ldr	r0, [r3, #0]
 8001684:	07c0      	lsls	r0, r0, #31
 8001686:	d45d      	bmi.n	8001744 <HAL_ADC_ConfigChannel+0x2a0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001688:	2a10      	cmp	r2, #16
 800168a:	d147      	bne.n	800171c <HAL_ADC_ConfigChannel+0x278>
 800168c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001690:	d194      	bne.n	80015bc <HAL_ADC_ConfigChannel+0x118>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001692:	4a34      	ldr	r2, [pc, #208]	; (8001764 <HAL_ADC_ConfigChannel+0x2c0>)
 8001694:	6893      	ldr	r3, [r2, #8]
 8001696:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800169a:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800169c:	4b32      	ldr	r3, [pc, #200]	; (8001768 <HAL_ADC_ConfigChannel+0x2c4>)
 800169e:	4a33      	ldr	r2, [pc, #204]	; (800176c <HAL_ADC_ConfigChannel+0x2c8>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80016a6:	220a      	movs	r2, #10
 80016a8:	4353      	muls	r3, r2
            wait_loop_index--;
 80016aa:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80016ac:	9b01      	ldr	r3, [sp, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d084      	beq.n	80015bc <HAL_ADC_ConfigChannel+0x118>
            wait_loop_index--;
 80016b2:	9b01      	ldr	r3, [sp, #4]
 80016b4:	3b01      	subs	r3, #1
 80016b6:	e7f8      	b.n	80016aa <HAL_ADC_ConfigChannel+0x206>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016b8:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80016bc:	2a09      	cmp	r2, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016be:	ea40 0004 	orr.w	r0, r0, r4
 80016c2:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016c6:	688c      	ldr	r4, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80016c8:	d90c      	bls.n	80016e4 <HAL_ADC_ConfigChannel+0x240>
        MODIFY_REG(hadc->Instance->SMPR2,
 80016ca:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80016ce:	6998      	ldr	r0, [r3, #24]
 80016d0:	391b      	subs	r1, #27
 80016d2:	2607      	movs	r6, #7
 80016d4:	408e      	lsls	r6, r1
 80016d6:	ea20 0006 	bic.w	r0, r0, r6
 80016da:	fa04 f101 	lsl.w	r1, r4, r1
 80016de:	4301      	orrs	r1, r0
 80016e0:	6199      	str	r1, [r3, #24]
 80016e2:	e7c2      	b.n	800166a <HAL_ADC_ConfigChannel+0x1c6>
        MODIFY_REG(hadc->Instance->SMPR1,
 80016e4:	3201      	adds	r2, #1
 80016e6:	6958      	ldr	r0, [r3, #20]
 80016e8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80016ec:	2107      	movs	r1, #7
 80016ee:	4091      	lsls	r1, r2
 80016f0:	ea20 0001 	bic.w	r0, r0, r1
 80016f4:	fa04 f102 	lsl.w	r1, r4, r2
 80016f8:	4301      	orrs	r1, r0
 80016fa:	6159      	str	r1, [r3, #20]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016fc:	e75e      	b.n	80015bc <HAL_ADC_ConfigChannel+0x118>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80016fe:	2a11      	cmp	r2, #17
 8001700:	d104      	bne.n	800170c <HAL_ADC_ConfigChannel+0x268>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001702:	4918      	ldr	r1, [pc, #96]	; (8001764 <HAL_ADC_ConfigChannel+0x2c0>)
 8001704:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001706:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 800170a:	e7b4      	b.n	8001676 <HAL_ADC_ConfigChannel+0x1d2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800170c:	2a12      	cmp	r2, #18
 800170e:	f47f af55 	bne.w	80015bc <HAL_ADC_ConfigChannel+0x118>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001712:	4914      	ldr	r1, [pc, #80]	; (8001764 <HAL_ADC_ConfigChannel+0x2c0>)
 8001714:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001716:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 800171a:	e7ac      	b.n	8001676 <HAL_ADC_ConfigChannel+0x1d2>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800171c:	2a11      	cmp	r2, #17
 800171e:	d109      	bne.n	8001734 <HAL_ADC_ConfigChannel+0x290>
 8001720:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001724:	f47f af4a 	bne.w	80015bc <HAL_ADC_ConfigChannel+0x118>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001728:	4a0e      	ldr	r2, [pc, #56]	; (8001764 <HAL_ADC_ConfigChannel+0x2c0>)
 800172a:	6893      	ldr	r3, [r2, #8]
 800172c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001730:	6093      	str	r3, [r2, #8]
 8001732:	e743      	b.n	80015bc <HAL_ADC_ConfigChannel+0x118>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001734:	2a12      	cmp	r2, #18
 8001736:	f47f af41 	bne.w	80015bc <HAL_ADC_ConfigChannel+0x118>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800173a:	4a0a      	ldr	r2, [pc, #40]	; (8001764 <HAL_ADC_ConfigChannel+0x2c0>)
 800173c:	6893      	ldr	r3, [r2, #8]
 800173e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001742:	e7f5      	b.n	8001730 <HAL_ADC_ConfigChannel+0x28c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001744:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001746:	f043 0320 	orr.w	r3, r3, #32
 800174a:	642b      	str	r3, [r5, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 800174c:	4608      	mov	r0, r1
 800174e:	e736      	b.n	80015be <HAL_ADC_ConfigChannel+0x11a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001750:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001752:	f043 0320 	orr.w	r3, r3, #32
 8001756:	642b      	str	r3, [r5, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001758:	4610      	mov	r0, r2
 800175a:	e730      	b.n	80015be <HAL_ADC_ConfigChannel+0x11a>
  __HAL_LOCK(hadc);
 800175c:	2002      	movs	r0, #2
 800175e:	e731      	b.n	80015c4 <HAL_ADC_ConfigChannel+0x120>
 8001760:	83fff000 	.word	0x83fff000
 8001764:	50000300 	.word	0x50000300
 8001768:	20000014 	.word	0x20000014
 800176c:	000f4240 	.word	0x000f4240

08001770 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001770:	4907      	ldr	r1, [pc, #28]	; (8001790 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001772:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001774:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001778:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800177c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001780:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001784:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800178c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800178e:	4770      	bx	lr
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001794:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001796:	b530      	push	{r4, r5, lr}
 8001798:	68dc      	ldr	r4, [r3, #12]
 800179a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800179e:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017a2:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a4:	2d04      	cmp	r5, #4
 80017a6:	bf28      	it	cs
 80017a8:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017aa:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b0:	bf8c      	ite	hi
 80017b2:	3c03      	subhi	r4, #3
 80017b4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b6:	fa03 f505 	lsl.w	r5, r3, r5
 80017ba:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017be:	40a3      	lsls	r3, r4
 80017c0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80017c6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017cc:	bfac      	ite	ge
 80017ce:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d2:	4a08      	ldrlt	r2, [pc, #32]	; (80017f4 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d8:	bfb8      	it	lt
 80017da:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	bfaa      	itet	ge
 80017e2:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e6:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80017ec:	bd30      	pop	{r4, r5, pc}
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00
 80017f4:	e000ed14 	.word	0xe000ed14

080017f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80017f8:	2800      	cmp	r0, #0
 80017fa:	db08      	blt.n	800180e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fc:	0942      	lsrs	r2, r0, #5
 80017fe:	2301      	movs	r3, #1
 8001800:	f000 001f 	and.w	r0, r0, #31
 8001804:	fa03 f000 	lsl.w	r0, r3, r0
 8001808:	4b01      	ldr	r3, [pc, #4]	; (8001810 <HAL_NVIC_EnableIRQ+0x18>)
 800180a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800180e:	4770      	bx	lr
 8001810:	e000e100 	.word	0xe000e100

08001814 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001814:	3801      	subs	r0, #1
 8001816:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800181a:	d20b      	bcs.n	8001834 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800181c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001820:	4a05      	ldr	r2, [pc, #20]	; (8001838 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001822:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001824:	21f0      	movs	r1, #240	; 0xf0
 8001826:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800182a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800182c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800182e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001830:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001832:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001834:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001836:	4770      	bx	lr
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800183c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800183e:	b320      	cbz	r0, 800188a <HAL_DMA_Init+0x4e>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001840:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8001844:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001846:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8001848:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184a:	4323      	orrs	r3, r4
 800184c:	6904      	ldr	r4, [r0, #16]
  tmp = hdma->Instance->CCR;
 800184e:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001850:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001852:	6944      	ldr	r4, [r0, #20]
 8001854:	4323      	orrs	r3, r4
 8001856:	6984      	ldr	r4, [r0, #24]
 8001858:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800185a:	69c4      	ldr	r4, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800185c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001860:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8001864:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001866:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001868:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800186a:	4b09      	ldr	r3, [pc, #36]	; (8001890 <HAL_DMA_Init+0x54>)
 800186c:	2214      	movs	r2, #20
 800186e:	440b      	add	r3, r1
 8001870:	fbb3 f3f2 	udiv	r3, r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_DMA_Init+0x58>)
 800187a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800187c:	f44f 7280 	mov.w	r2, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001880:	2300      	movs	r3, #0
 8001882:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8001884:	8402      	strh	r2, [r0, #32]
  return HAL_OK;
 8001886:	4618      	mov	r0, r3
}
 8001888:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800188a:	2001      	movs	r0, #1
 800188c:	e7fc      	b.n	8001888 <HAL_DMA_Init+0x4c>
 800188e:	bf00      	nop
 8001890:	bffdfff8 	.word	0xbffdfff8
 8001894:	40020000 	.word	0x40020000

08001898 <HAL_DMA_Start_IT>:
{
 8001898:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800189a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800189e:	2c01      	cmp	r4, #1
 80018a0:	d034      	beq.n	800190c <HAL_DMA_Start_IT+0x74>
  if(HAL_DMA_STATE_READY == hdma->State)
 80018a2:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80018a6:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80018a8:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80018aa:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80018ae:	f04f 0600 	mov.w	r6, #0
 80018b2:	f04f 0402 	mov.w	r4, #2
 80018b6:	d127      	bne.n	8001908 <HAL_DMA_Start_IT+0x70>
    hdma->State = HAL_DMA_STATE_BUSY;
 80018b8:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018bc:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018be:	6386      	str	r6, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018c0:	6826      	ldr	r6, [r4, #0]
 80018c2:	f026 0601 	bic.w	r6, r6, #1
 80018c6:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018c8:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 80018cc:	40bd      	lsls	r5, r7
 80018ce:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80018d0:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018d2:	6843      	ldr	r3, [r0, #4]
 80018d4:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80018d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 80018d8:	bf0b      	itete	eq
 80018da:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80018dc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80018de:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80018e0:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80018e2:	b14b      	cbz	r3, 80018f8 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018e4:	6823      	ldr	r3, [r4, #0]
 80018e6:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80018ea:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80018ec:	6823      	ldr	r3, [r4, #0]
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018f4:	2000      	movs	r0, #0
}
 80018f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	f043 030a 	orr.w	r3, r3, #10
 80018fe:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	f023 0304 	bic.w	r3, r3, #4
 8001906:	e7f0      	b.n	80018ea <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma);
 8001908:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800190c:	2002      	movs	r0, #2
 800190e:	e7f2      	b.n	80018f6 <HAL_DMA_Start_IT+0x5e>

08001910 <HAL_DMA_Abort>:
  if(NULL == hdma)
 8001910:	b140      	cbz	r0, 8001924 <HAL_DMA_Abort+0x14>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001912:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001916:	2b02      	cmp	r3, #2
 8001918:	d006      	beq.n	8001928 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800191a:	2304      	movs	r3, #4
 800191c:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800191e:	2300      	movs	r3, #0
 8001920:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001924:	2001      	movs	r0, #1
}
 8001926:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001928:	6803      	ldr	r3, [r0, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	f022 020e 	bic.w	r2, r2, #14
 8001930:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	f022 0201 	bic.w	r2, r2, #1
 8001938:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800193a:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 800193e:	2301      	movs	r3, #1
 8001940:	408b      	lsls	r3, r1
 8001942:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);
 8001944:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001948:	8403      	strh	r3, [r0, #32]
  return HAL_OK;
 800194a:	2000      	movs	r0, #0
 800194c:	4770      	bx	lr

0800194e <HAL_DMA_Abort_IT>:
{
 800194e:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001950:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001954:	2a02      	cmp	r2, #2
 8001956:	d003      	beq.n	8001960 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001958:	2204      	movs	r2, #4
 800195a:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800195c:	2001      	movs	r0, #1
}
 800195e:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001960:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 8001962:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001964:	6811      	ldr	r1, [r2, #0]
 8001966:	f021 010e 	bic.w	r1, r1, #14
 800196a:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800196c:	6811      	ldr	r1, [r2, #0]
 800196e:	f021 0101 	bic.w	r1, r1, #1
 8001972:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001974:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	; 0x3c
 8001978:	2201      	movs	r2, #1
 800197a:	40a2      	lsls	r2, r4
 800197c:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 800197e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001982:	8402      	strh	r2, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001984:	b113      	cbz	r3, 800198c <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8001986:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001988:	2000      	movs	r0, #0
 800198a:	e7e8      	b.n	800195e <HAL_DMA_Abort_IT+0x10>
 800198c:	4618      	mov	r0, r3
 800198e:	e7e6      	b.n	800195e <HAL_DMA_Abort_IT+0x10>

08001990 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001990:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001992:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8001994:	6803      	ldr	r3, [r0, #0]
{
 8001996:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001998:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800199a:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800199c:	2404      	movs	r4, #4
 800199e:	4094      	lsls	r4, r2
 80019a0:	4234      	tst	r4, r6
 80019a2:	d00e      	beq.n	80019c2 <HAL_DMA_IRQHandler+0x32>
 80019a4:	f015 0f04 	tst.w	r5, #4
 80019a8:	d00b      	beq.n	80019c2 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80019ae:	bf5e      	ittt	pl
 80019b0:	681a      	ldrpl	r2, [r3, #0]
 80019b2:	f022 0204 	bicpl.w	r2, r2, #4
 80019b6:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80019b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80019ba:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 80019bc:	b363      	cbz	r3, 8001a18 <HAL_DMA_IRQHandler+0x88>
}
 80019be:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80019c0:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80019c2:	2402      	movs	r4, #2
 80019c4:	4094      	lsls	r4, r2
 80019c6:	4234      	tst	r4, r6
 80019c8:	d012      	beq.n	80019f0 <HAL_DMA_IRQHandler+0x60>
 80019ca:	f015 0f02 	tst.w	r5, #2
 80019ce:	d00f      	beq.n	80019f0 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	0695      	lsls	r5, r2, #26
 80019d4:	d406      	bmi.n	80019e4 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	f022 020a 	bic.w	r2, r2, #10
 80019dc:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80019de:	2301      	movs	r3, #1
 80019e0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80019e4:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80019e6:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 80019e8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80019ec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80019ee:	e7e5      	b.n	80019bc <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019f0:	2408      	movs	r4, #8
 80019f2:	4094      	lsls	r4, r2
 80019f4:	4234      	tst	r4, r6
 80019f6:	d00f      	beq.n	8001a18 <HAL_DMA_IRQHandler+0x88>
 80019f8:	072c      	lsls	r4, r5, #28
 80019fa:	d50d      	bpl.n	8001a18 <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80019fc:	681c      	ldr	r4, [r3, #0]
 80019fe:	f024 040e 	bic.w	r4, r4, #14
 8001a02:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a04:	2301      	movs	r3, #1
 8001a06:	fa03 f202 	lsl.w	r2, r3, r2
 8001a0a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a0c:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a12:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001a14:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001a16:	e7d1      	b.n	80019bc <HAL_DMA_IRQHandler+0x2c>
}
 8001a18:	bc70      	pop	{r4, r5, r6}
 8001a1a:	4770      	bx	lr

08001a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a20:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8001b94 <HAL_GPIO_Init+0x178>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a24:	4c59      	ldr	r4, [pc, #356]	; (8001b8c <HAL_GPIO_Init+0x170>)
  uint32_t position = 0x00u;
 8001a26:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a28:	680a      	ldr	r2, [r1, #0]
 8001a2a:	fa32 f503 	lsrs.w	r5, r2, r3
 8001a2e:	d102      	bne.n	8001a36 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8001a30:	b003      	add	sp, #12
 8001a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a36:	2501      	movs	r5, #1
 8001a38:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8001a3c:	ea18 0202 	ands.w	r2, r8, r2
 8001a40:	f000 809c 	beq.w	8001b7c <HAL_GPIO_Init+0x160>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a44:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a46:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a48:	f006 0503 	and.w	r5, r6, #3
 8001a4c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a50:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a54:	1e6f      	subs	r7, r5, #1
 8001a56:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a58:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a5c:	d834      	bhi.n	8001ac8 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8001a5e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a60:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a64:	68cf      	ldr	r7, [r1, #12]
 8001a66:	fa07 f70e 	lsl.w	r7, r7, lr
 8001a6a:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001a6e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a70:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a72:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a76:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8001a7a:	409f      	lsls	r7, r3
 8001a7c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8001a80:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001a82:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a84:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a88:	688f      	ldr	r7, [r1, #8]
 8001a8a:	fa07 f70e 	lsl.w	r7, r7, lr
 8001a8e:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a92:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8001a94:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a96:	d119      	bne.n	8001acc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8001a98:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8001a9c:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001aa0:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001aa4:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001aa8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001aac:	f04f 0b0f 	mov.w	fp, #15
 8001ab0:	fa0b fb0a 	lsl.w	fp, fp, sl
 8001ab4:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ab8:	690f      	ldr	r7, [r1, #16]
 8001aba:	fa07 f70a 	lsl.w	r7, r7, sl
 8001abe:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8001ac2:	f8c8 7020 	str.w	r7, [r8, #32]
 8001ac6:	e001      	b.n	8001acc <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ac8:	2d03      	cmp	r5, #3
 8001aca:	d1da      	bne.n	8001a82 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8001acc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ace:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ad2:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ad6:	432f      	orrs	r7, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad8:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8001adc:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ade:	d04d      	beq.n	8001b7c <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae0:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8001ae4:	f045 0501 	orr.w	r5, r5, #1
 8001ae8:	f8c9 5018 	str.w	r5, [r9, #24]
 8001aec:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8001af0:	f023 0703 	bic.w	r7, r3, #3
 8001af4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001af8:	f005 0501 	and.w	r5, r5, #1
 8001afc:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001b00:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b02:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001b08:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b0a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001b0e:	f04f 0e0f 	mov.w	lr, #15
 8001b12:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b16:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b1a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b1e:	d02f      	beq.n	8001b80 <HAL_GPIO_Init+0x164>
 8001b20:	4d1b      	ldr	r5, [pc, #108]	; (8001b90 <HAL_GPIO_Init+0x174>)
 8001b22:	42a8      	cmp	r0, r5
 8001b24:	d02e      	beq.n	8001b84 <HAL_GPIO_Init+0x168>
 8001b26:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b2a:	42a8      	cmp	r0, r5
 8001b2c:	d02c      	beq.n	8001b88 <HAL_GPIO_Init+0x16c>
 8001b2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b32:	42a8      	cmp	r0, r5
 8001b34:	bf0c      	ite	eq
 8001b36:	2503      	moveq	r5, #3
 8001b38:	2505      	movne	r5, #5
 8001b3a:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b3e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b42:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8001b44:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001b46:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b48:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8001b4c:	bf0c      	ite	eq
 8001b4e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001b50:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 8001b52:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 8001b54:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b56:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8001b5a:	bf0c      	ite	eq
 8001b5c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001b5e:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 8001b60:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 8001b62:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b64:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8001b68:	bf0c      	ite	eq
 8001b6a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001b6c:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 8001b6e:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 8001b70:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b72:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8001b74:	bf54      	ite	pl
 8001b76:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8001b78:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 8001b7a:	6025      	str	r5, [r4, #0]
    position++;
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	e753      	b.n	8001a28 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b80:	2500      	movs	r5, #0
 8001b82:	e7da      	b.n	8001b3a <HAL_GPIO_Init+0x11e>
 8001b84:	2501      	movs	r5, #1
 8001b86:	e7d8      	b.n	8001b3a <HAL_GPIO_Init+0x11e>
 8001b88:	2502      	movs	r5, #2
 8001b8a:	e7d6      	b.n	8001b3a <HAL_GPIO_Init+0x11e>
 8001b8c:	40010400 	.word	0x40010400
 8001b90:	48000400 	.word	0x48000400
 8001b94:	40021000 	.word	0x40021000

08001b98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b98:	b10a      	cbz	r2, 8001b9e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b9a:	6181      	str	r1, [r0, #24]
 8001b9c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b9e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001ba0:	4770      	bx	lr
	...

08001ba4 <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 8001ba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8001ba8:	4604      	mov	r4, r0
 8001baa:	2800      	cmp	r0, #0
 8001bac:	d061      	beq.n	8001c72 <HAL_OPAMP_Init+0xce>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8001bae:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d05d      	beq.n	8001c72 <HAL_OPAMP_Init+0xce>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8001bb6:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d059      	beq.n	8001c72 <HAL_OPAMP_Init+0xce>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bbe:	4b2f      	ldr	r3, [pc, #188]	; (8001c7c <HAL_OPAMP_Init+0xd8>)
 8001bc0:	699a      	ldr	r2, [r3, #24]
 8001bc2:	f042 0201 	orr.w	r2, r2, #1
 8001bc6:	619a      	str	r2, [r3, #24]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8001bd2:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8001bd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bda:	b90b      	cbnz	r3, 8001be0 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8001bdc:	f880 2031 	strb.w	r2, [r0, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8001be0:	4620      	mov	r0, r4
 8001be2:	f7fe ff9f 	bl	8000b24 <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8001be6:	6863      	ldr	r3, [r4, #4]
 8001be8:	6821      	ldr	r1, [r4, #0]
 8001bea:	4d25      	ldr	r5, [pc, #148]	; (8001c80 <HAL_OPAMP_Init+0xdc>)
 8001bec:	f023 0220 	bic.w	r2, r3, #32
 8001bf0:	2a40      	cmp	r2, #64	; 0x40
 8001bf2:	e9d4 9806 	ldrd	r9, r8, [r4, #24]
 8001bf6:	e9d4 2a03 	ldrd	r2, sl, [r4, #12]
 8001bfa:	e9d4 ec08 	ldrd	lr, ip, [r4, #32]
 8001bfe:	e9d4 760a 	ldrd	r7, r6, [r4, #40]	; 0x28
 8001c02:	d11d      	bne.n	8001c40 <HAL_OPAMP_Init+0x9c>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8001c04:	4313      	orrs	r3, r2
 8001c06:	ea43 030a 	orr.w	r3, r3, sl
 8001c0a:	ea43 0309 	orr.w	r3, r3, r9
 8001c0e:	ea43 0308 	orr.w	r3, r3, r8
 8001c12:	ea43 030e 	orr.w	r3, r3, lr
 8001c16:	6808      	ldr	r0, [r1, #0]
 8001c18:	ea43 030c 	orr.w	r3, r3, ip
 8001c1c:	ea43 43c7 	orr.w	r3, r3, r7, lsl #19
 8001c20:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8001c24:	4005      	ands	r5, r0
 8001c26:	432b      	orrs	r3, r5
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8001c28:	600b      	str	r3, [r1, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8001c2a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8001c2e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8001c32:	bb03      	cbnz	r3, 8001c76 <HAL_OPAMP_Init+0xd2>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8001c34:	2301      	movs	r3, #1
 8001c36:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 8001c3a:	b003      	add	sp, #12
 8001c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8001c40:	68a0      	ldr	r0, [r4, #8]
 8001c42:	f8d1 b000 	ldr.w	fp, [r1]
 8001c46:	4303      	orrs	r3, r0
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	6963      	ldr	r3, [r4, #20]
 8001c4c:	ea42 020a 	orr.w	r2, r2, sl
 8001c50:	431a      	orrs	r2, r3
 8001c52:	ea42 0209 	orr.w	r2, r2, r9
 8001c56:	ea42 0208 	orr.w	r2, r2, r8
 8001c5a:	ea42 030e 	orr.w	r3, r2, lr
 8001c5e:	ea43 030c 	orr.w	r3, r3, ip
 8001c62:	ea43 43c7 	orr.w	r3, r3, r7, lsl #19
 8001c66:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8001c6a:	ea0b 0005 	and.w	r0, fp, r5
 8001c6e:	4303      	orrs	r3, r0
 8001c70:	e7da      	b.n	8001c28 <HAL_OPAMP_Init+0x84>
    return HAL_ERROR;
 8001c72:	2001      	movs	r0, #1
 8001c74:	e7e1      	b.n	8001c3a <HAL_OPAMP_Init+0x96>
    return status;
 8001c76:	2000      	movs	r0, #0
 8001c78:	e7df      	b.n	8001c3a <HAL_OPAMP_Init+0x96>
 8001c7a:	bf00      	nop
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	e0003811 	.word	0xe0003811

08001c84 <HAL_OPAMP_Start>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8001c84:	b188      	cbz	r0, 8001caa <HAL_OPAMP_Start+0x26>
  {
    status = HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8001c86:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8001c8a:	2b05      	cmp	r3, #5
 8001c8c:	d00d      	beq.n	8001caa <HAL_OPAMP_Start+0x26>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8001c8e:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d109      	bne.n	8001caa <HAL_OPAMP_Start+0x26>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8001c96:	6802      	ldr	r2, [r0, #0]
 8001c98:	6813      	ldr	r3, [r2, #0]
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	6013      	str	r3, [r2, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	f880 3032 	strb.w	r3, [r0, #50]	; 0x32
  HAL_StatusTypeDef status = HAL_OK;
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	4770      	bx	lr
    status = HAL_ERROR;
 8001caa:	2001      	movs	r0, #1
    {
      status = HAL_ERROR;
    }
  }
  return status;
}
 8001cac:	4770      	bx	lr
	...

08001cb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cb4:	4605      	mov	r5, r0
 8001cb6:	2800      	cmp	r0, #0
 8001cb8:	d035      	beq.n	8001d26 <HAL_RCC_OscConfig+0x76>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cba:	6803      	ldr	r3, [r0, #0]
 8001cbc:	07da      	lsls	r2, r3, #31
 8001cbe:	d411      	bmi.n	8001ce4 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cc0:	682b      	ldr	r3, [r5, #0]
 8001cc2:	079b      	lsls	r3, r3, #30
 8001cc4:	f100 8088 	bmi.w	8001dd8 <HAL_RCC_OscConfig+0x128>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cc8:	682b      	ldr	r3, [r5, #0]
 8001cca:	071c      	lsls	r4, r3, #28
 8001ccc:	f100 80f8 	bmi.w	8001ec0 <HAL_RCC_OscConfig+0x210>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd0:	682b      	ldr	r3, [r5, #0]
 8001cd2:	0758      	lsls	r0, r3, #29
 8001cd4:	f100 8146 	bmi.w	8001f64 <HAL_RCC_OscConfig+0x2b4>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cd8:	69e8      	ldr	r0, [r5, #28]
 8001cda:	2800      	cmp	r0, #0
 8001cdc:	f040 81d4 	bne.w	8002088 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }
  }

  return HAL_OK;
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	e04b      	b.n	8001d7c <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ce4:	4c9d      	ldr	r4, [pc, #628]	; (8001f5c <HAL_RCC_OscConfig+0x2ac>)
 8001ce6:	6863      	ldr	r3, [r4, #4]
 8001ce8:	f003 030c 	and.w	r3, r3, #12
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d007      	beq.n	8001d00 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cf0:	6863      	ldr	r3, [r4, #4]
 8001cf2:	f003 030c 	and.w	r3, r3, #12
 8001cf6:	2b08      	cmp	r3, #8
 8001cf8:	d117      	bne.n	8001d2a <HAL_RCC_OscConfig+0x7a>
 8001cfa:	6863      	ldr	r3, [r4, #4]
 8001cfc:	03df      	lsls	r7, r3, #15
 8001cfe:	d514      	bpl.n	8001d2a <HAL_RCC_OscConfig+0x7a>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d04:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d08:	6821      	ldr	r1, [r4, #0]
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	fab3 f383 	clz	r3, r3
 8001d12:	f003 031f 	and.w	r3, r3, #31
 8001d16:	2201      	movs	r2, #1
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	420b      	tst	r3, r1
 8001d1e:	d0cf      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x10>
 8001d20:	686b      	ldr	r3, [r5, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1cc      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8001d26:	2001      	movs	r0, #1
 8001d28:	e028      	b.n	8001d7c <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d2a:	686a      	ldr	r2, [r5, #4]
 8001d2c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001d30:	d127      	bne.n	8001d82 <HAL_RCC_OscConfig+0xd2>
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d38:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d3c:	68a9      	ldr	r1, [r5, #8]
 8001d3e:	f023 030f 	bic.w	r3, r3, #15
 8001d42:	430b      	orrs	r3, r1
 8001d44:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d46:	b362      	cbz	r2, 8001da2 <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8001d48:	f7ff f856 	bl	8000df8 <HAL_GetTick>
 8001d4c:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 8001d50:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d52:	f04f 0801 	mov.w	r8, #1
 8001d56:	fa97 f3a7 	rbit	r3, r7
 8001d5a:	6822      	ldr	r2, [r4, #0]
 8001d5c:	fa97 f3a7 	rbit	r3, r7
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	f003 031f 	and.w	r3, r3, #31
 8001d68:	fa08 f303 	lsl.w	r3, r8, r3
 8001d6c:	4213      	tst	r3, r2
 8001d6e:	d1a7      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d70:	f7ff f842 	bl	8000df8 <HAL_GetTick>
 8001d74:	1b83      	subs	r3, r0, r6
 8001d76:	2b64      	cmp	r3, #100	; 0x64
 8001d78:	d9ed      	bls.n	8001d56 <HAL_RCC_OscConfig+0xa6>
            return HAL_TIMEOUT;
 8001d7a:	2003      	movs	r0, #3
}
 8001d7c:	b003      	add	sp, #12
 8001d7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d82:	6823      	ldr	r3, [r4, #0]
 8001d84:	b932      	cbnz	r2, 8001d94 <HAL_RCC_OscConfig+0xe4>
 8001d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d8a:	6023      	str	r3, [r4, #0]
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d92:	e7d1      	b.n	8001d38 <HAL_RCC_OscConfig+0x88>
 8001d94:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001d98:	d1f5      	bne.n	8001d86 <HAL_RCC_OscConfig+0xd6>
 8001d9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d9e:	6023      	str	r3, [r4, #0]
 8001da0:	e7c7      	b.n	8001d32 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001da2:	f7ff f829 	bl	8000df8 <HAL_GetTick>
 8001da6:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 8001daa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dac:	f04f 0801 	mov.w	r8, #1
 8001db0:	fa97 f3a7 	rbit	r3, r7
 8001db4:	6822      	ldr	r2, [r4, #0]
 8001db6:	fa97 f3a7 	rbit	r3, r7
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	f003 031f 	and.w	r3, r3, #31
 8001dc2:	fa08 f303 	lsl.w	r3, r8, r3
 8001dc6:	4213      	tst	r3, r2
 8001dc8:	f43f af7a 	beq.w	8001cc0 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dcc:	f7ff f814 	bl	8000df8 <HAL_GetTick>
 8001dd0:	1b83      	subs	r3, r0, r6
 8001dd2:	2b64      	cmp	r3, #100	; 0x64
 8001dd4:	d9ec      	bls.n	8001db0 <HAL_RCC_OscConfig+0x100>
 8001dd6:	e7d0      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001dd8:	4c60      	ldr	r4, [pc, #384]	; (8001f5c <HAL_RCC_OscConfig+0x2ac>)
 8001dda:	6863      	ldr	r3, [r4, #4]
 8001ddc:	f013 0f0c 	tst.w	r3, #12
 8001de0:	d007      	beq.n	8001df2 <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001de2:	6863      	ldr	r3, [r4, #4]
 8001de4:	f003 030c 	and.w	r3, r3, #12
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d121      	bne.n	8001e30 <HAL_RCC_OscConfig+0x180>
 8001dec:	6863      	ldr	r3, [r4, #4]
 8001dee:	03de      	lsls	r6, r3, #15
 8001df0:	d41e      	bmi.n	8001e30 <HAL_RCC_OscConfig+0x180>
 8001df2:	2302      	movs	r3, #2
 8001df4:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001df8:	6821      	ldr	r1, [r4, #0]
 8001dfa:	fa93 f3a3 	rbit	r3, r3
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	f003 031f 	and.w	r3, r3, #31
 8001e06:	2201      	movs	r2, #1
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	420b      	tst	r3, r1
 8001e0e:	d002      	beq.n	8001e16 <HAL_RCC_OscConfig+0x166>
 8001e10:	692b      	ldr	r3, [r5, #16]
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d187      	bne.n	8001d26 <HAL_RCC_OscConfig+0x76>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e16:	6821      	ldr	r1, [r4, #0]
 8001e18:	23f8      	movs	r3, #248	; 0xf8
 8001e1a:	fa93 f3a3 	rbit	r3, r3
 8001e1e:	fab3 f283 	clz	r2, r3
 8001e22:	696b      	ldr	r3, [r5, #20]
 8001e24:	4093      	lsls	r3, r2
 8001e26:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	6023      	str	r3, [r4, #0]
 8001e2e:	e74b      	b.n	8001cc8 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e30:	692a      	ldr	r2, [r5, #16]
 8001e32:	2601      	movs	r6, #1
 8001e34:	b30a      	cbz	r2, 8001e7a <HAL_RCC_OscConfig+0x1ca>
 8001e36:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8001e3a:	fab3 f383 	clz	r3, r3
 8001e3e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e42:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	f04f 0802 	mov.w	r8, #2
 8001e4c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001e4e:	f7fe ffd3 	bl	8000df8 <HAL_GetTick>
 8001e52:	4607      	mov	r7, r0
 8001e54:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e58:	6822      	ldr	r2, [r4, #0]
 8001e5a:	fa98 f3a8 	rbit	r3, r8
 8001e5e:	fab3 f383 	clz	r3, r3
 8001e62:	f003 031f 	and.w	r3, r3, #31
 8001e66:	fa06 f303 	lsl.w	r3, r6, r3
 8001e6a:	4213      	tst	r3, r2
 8001e6c:	d1d3      	bne.n	8001e16 <HAL_RCC_OscConfig+0x166>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e6e:	f7fe ffc3 	bl	8000df8 <HAL_GetTick>
 8001e72:	1bc3      	subs	r3, r0, r7
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d9ed      	bls.n	8001e54 <HAL_RCC_OscConfig+0x1a4>
 8001e78:	e77f      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
 8001e7a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8001e7e:	fab3 f383 	clz	r3, r3
 8001e82:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e86:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	f04f 0802 	mov.w	r8, #2
 8001e90:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e92:	f7fe ffb1 	bl	8000df8 <HAL_GetTick>
 8001e96:	4607      	mov	r7, r0
 8001e98:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e9c:	6822      	ldr	r2, [r4, #0]
 8001e9e:	fa98 f3a8 	rbit	r3, r8
 8001ea2:	fab3 f383 	clz	r3, r3
 8001ea6:	f003 031f 	and.w	r3, r3, #31
 8001eaa:	fa06 f303 	lsl.w	r3, r6, r3
 8001eae:	4213      	tst	r3, r2
 8001eb0:	f43f af0a 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001eb4:	f7fe ffa0 	bl	8000df8 <HAL_GetTick>
 8001eb8:	1bc3      	subs	r3, r0, r7
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d9ec      	bls.n	8001e98 <HAL_RCC_OscConfig+0x1e8>
 8001ebe:	e75c      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ec0:	69aa      	ldr	r2, [r5, #24]
 8001ec2:	4e26      	ldr	r6, [pc, #152]	; (8001f5c <HAL_RCC_OscConfig+0x2ac>)
 8001ec4:	4926      	ldr	r1, [pc, #152]	; (8001f60 <HAL_RCC_OscConfig+0x2b0>)
 8001ec6:	2401      	movs	r4, #1
 8001ec8:	b31a      	cbz	r2, 8001f12 <HAL_RCC_OscConfig+0x262>
 8001eca:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8001ece:	fab3 f383 	clz	r3, r3
 8001ed2:	440b      	add	r3, r1
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	2702      	movs	r7, #2
 8001ed8:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8001eda:	f7fe ff8d 	bl	8000df8 <HAL_GetTick>
 8001ede:	4680      	mov	r8, r0
 8001ee0:	fa97 f3a7 	rbit	r3, r7
 8001ee4:	fa97 f3a7 	rbit	r3, r7
 8001ee8:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eec:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001eee:	fa97 f3a7 	rbit	r3, r7
 8001ef2:	fab3 f383 	clz	r3, r3
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	fa04 f303 	lsl.w	r3, r4, r3
 8001efe:	4213      	tst	r3, r2
 8001f00:	f47f aee6 	bne.w	8001cd0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f04:	f7fe ff78 	bl	8000df8 <HAL_GetTick>
 8001f08:	eba0 0308 	sub.w	r3, r0, r8
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d9e7      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x230>
 8001f10:	e733      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
 8001f12:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001f16:	fab3 f383 	clz	r3, r3
 8001f1a:	440b      	add	r3, r1
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	2702      	movs	r7, #2
 8001f20:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f22:	f7fe ff69 	bl	8000df8 <HAL_GetTick>
 8001f26:	4680      	mov	r8, r0
 8001f28:	fa97 f3a7 	rbit	r3, r7
 8001f2c:	fa97 f3a7 	rbit	r3, r7
 8001f30:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f34:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001f36:	fa97 f3a7 	rbit	r3, r7
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	f003 031f 	and.w	r3, r3, #31
 8001f42:	fa04 f303 	lsl.w	r3, r4, r3
 8001f46:	4213      	tst	r3, r2
 8001f48:	f43f aec2 	beq.w	8001cd0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f4c:	f7fe ff54 	bl	8000df8 <HAL_GetTick>
 8001f50:	eba0 0308 	sub.w	r3, r0, r8
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d9e7      	bls.n	8001f28 <HAL_RCC_OscConfig+0x278>
 8001f58:	e70f      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
 8001f5a:	bf00      	nop
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	10908120 	.word	0x10908120
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f64:	4c91      	ldr	r4, [pc, #580]	; (80021ac <HAL_RCC_OscConfig+0x4fc>)
 8001f66:	69e3      	ldr	r3, [r4, #28]
 8001f68:	00d9      	lsls	r1, r3, #3
 8001f6a:	d433      	bmi.n	8001fd4 <HAL_RCC_OscConfig+0x324>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f6c:	69e3      	ldr	r3, [r4, #28]
 8001f6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f72:	61e3      	str	r3, [r4, #28]
 8001f74:	69e3      	ldr	r3, [r4, #28]
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f7e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f80:	4f8b      	ldr	r7, [pc, #556]	; (80021b0 <HAL_RCC_OscConfig+0x500>)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	05da      	lsls	r2, r3, #23
 8001f86:	d527      	bpl.n	8001fd8 <HAL_RCC_OscConfig+0x328>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f88:	68eb      	ldr	r3, [r5, #12]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d135      	bne.n	8001ffa <HAL_RCC_OscConfig+0x34a>
 8001f8e:	6a23      	ldr	r3, [r4, #32]
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001f96:	f7fe ff2f 	bl	8000df8 <HAL_GetTick>
 8001f9a:	2702      	movs	r7, #2
 8001f9c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9e:	f04f 0901 	mov.w	r9, #1
 8001fa2:	fa97 f3a7 	rbit	r3, r7
 8001fa6:	fa97 f3a7 	rbit	r3, r7
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d064      	beq.n	8002078 <HAL_RCC_OscConfig+0x3c8>
 8001fae:	6a22      	ldr	r2, [r4, #32]
 8001fb0:	fa97 f3a7 	rbit	r3, r7
 8001fb4:	fab3 f383 	clz	r3, r3
 8001fb8:	f003 031f 	and.w	r3, r3, #31
 8001fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8001fc0:	4213      	tst	r3, r2
 8001fc2:	d050      	beq.n	8002066 <HAL_RCC_OscConfig+0x3b6>
    if(pwrclkchanged == SET)
 8001fc4:	2e00      	cmp	r6, #0
 8001fc6:	f43f ae87 	beq.w	8001cd8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fca:	69e3      	ldr	r3, [r4, #28]
 8001fcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	61e3      	str	r3, [r4, #28]
 8001fd2:	e681      	b.n	8001cd8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001fd4:	2600      	movs	r6, #0
 8001fd6:	e7d3      	b.n	8001f80 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fde:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001fe0:	f7fe ff0a 	bl	8000df8 <HAL_GetTick>
 8001fe4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	05db      	lsls	r3, r3, #23
 8001fea:	d4cd      	bmi.n	8001f88 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fec:	f7fe ff04 	bl	8000df8 <HAL_GetTick>
 8001ff0:	eba0 0008 	sub.w	r0, r0, r8
 8001ff4:	2864      	cmp	r0, #100	; 0x64
 8001ff6:	d9f6      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x336>
 8001ff8:	e6bf      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ffa:	bb33      	cbnz	r3, 800204a <HAL_RCC_OscConfig+0x39a>
 8001ffc:	6a23      	ldr	r3, [r4, #32]
 8001ffe:	f023 0301 	bic.w	r3, r3, #1
 8002002:	6223      	str	r3, [r4, #32]
 8002004:	6a23      	ldr	r3, [r4, #32]
 8002006:	f023 0304 	bic.w	r3, r3, #4
 800200a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800200c:	f7fe fef4 	bl	8000df8 <HAL_GetTick>
 8002010:	2702      	movs	r7, #2
 8002012:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002014:	f04f 0901 	mov.w	r9, #1
 8002018:	fa97 f3a7 	rbit	r3, r7
 800201c:	fa97 f3a7 	rbit	r3, r7
 8002020:	b373      	cbz	r3, 8002080 <HAL_RCC_OscConfig+0x3d0>
 8002022:	6a22      	ldr	r2, [r4, #32]
 8002024:	fa97 f3a7 	rbit	r3, r7
 8002028:	fab3 f383 	clz	r3, r3
 800202c:	f003 031f 	and.w	r3, r3, #31
 8002030:	fa09 f303 	lsl.w	r3, r9, r3
 8002034:	4213      	tst	r3, r2
 8002036:	d0c5      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002038:	f7fe fede 	bl	8000df8 <HAL_GetTick>
 800203c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002040:	eba0 0008 	sub.w	r0, r0, r8
 8002044:	4298      	cmp	r0, r3
 8002046:	d9e7      	bls.n	8002018 <HAL_RCC_OscConfig+0x368>
 8002048:	e697      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800204a:	2b05      	cmp	r3, #5
 800204c:	6a23      	ldr	r3, [r4, #32]
 800204e:	d103      	bne.n	8002058 <HAL_RCC_OscConfig+0x3a8>
 8002050:	f043 0304 	orr.w	r3, r3, #4
 8002054:	6223      	str	r3, [r4, #32]
 8002056:	e79a      	b.n	8001f8e <HAL_RCC_OscConfig+0x2de>
 8002058:	f023 0301 	bic.w	r3, r3, #1
 800205c:	6223      	str	r3, [r4, #32]
 800205e:	6a23      	ldr	r3, [r4, #32]
 8002060:	f023 0304 	bic.w	r3, r3, #4
 8002064:	e796      	b.n	8001f94 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002066:	f7fe fec7 	bl	8000df8 <HAL_GetTick>
 800206a:	f241 3388 	movw	r3, #5000	; 0x1388
 800206e:	eba0 0008 	sub.w	r0, r0, r8
 8002072:	4298      	cmp	r0, r3
 8002074:	d995      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x2f2>
 8002076:	e680      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
 8002078:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800207c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800207e:	e797      	b.n	8001fb0 <HAL_RCC_OscConfig+0x300>
 8002080:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002084:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002086:	e7cd      	b.n	8002024 <HAL_RCC_OscConfig+0x374>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002088:	4c48      	ldr	r4, [pc, #288]	; (80021ac <HAL_RCC_OscConfig+0x4fc>)
 800208a:	6863      	ldr	r3, [r4, #4]
 800208c:	f003 030c 	and.w	r3, r3, #12
 8002090:	2b08      	cmp	r3, #8
 8002092:	d07a      	beq.n	800218a <HAL_RCC_OscConfig+0x4da>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002094:	2802      	cmp	r0, #2
 8002096:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800209a:	d151      	bne.n	8002140 <HAL_RCC_OscConfig+0x490>
 800209c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80020a0:	fab3 f383 	clz	r3, r3
 80020a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020b2:	f7fe fea1 	bl	8000df8 <HAL_GetTick>
 80020b6:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80020ba:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020bc:	2601      	movs	r6, #1
 80020be:	fa98 f3a8 	rbit	r3, r8
 80020c2:	6822      	ldr	r2, [r4, #0]
 80020c4:	fa98 f3a8 	rbit	r3, r8
 80020c8:	fab3 f383 	clz	r3, r3
 80020cc:	f003 031f 	and.w	r3, r3, #31
 80020d0:	fa06 f303 	lsl.w	r3, r6, r3
 80020d4:	4213      	tst	r3, r2
 80020d6:	d12d      	bne.n	8002134 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020d8:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 80020dc:	6862      	ldr	r2, [r4, #4]
 80020de:	430b      	orrs	r3, r1
 80020e0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80020e4:	4313      	orrs	r3, r2
 80020e6:	6063      	str	r3, [r4, #4]
 80020e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020ec:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80020f0:	fab3 f383 	clz	r3, r3
 80020f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020fc:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020fe:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 8002100:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002102:	f7fe fe79 	bl	8000df8 <HAL_GetTick>
 8002106:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800210a:	4605      	mov	r5, r0
 800210c:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002110:	6822      	ldr	r2, [r4, #0]
 8002112:	fa96 f3a6 	rbit	r3, r6
 8002116:	fab3 f383 	clz	r3, r3
 800211a:	f003 031f 	and.w	r3, r3, #31
 800211e:	fa07 f303 	lsl.w	r3, r7, r3
 8002122:	4213      	tst	r3, r2
 8002124:	f47f addc 	bne.w	8001ce0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002128:	f7fe fe66 	bl	8000df8 <HAL_GetTick>
 800212c:	1b40      	subs	r0, r0, r5
 800212e:	2802      	cmp	r0, #2
 8002130:	d9ec      	bls.n	800210c <HAL_RCC_OscConfig+0x45c>
 8002132:	e622      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002134:	f7fe fe60 	bl	8000df8 <HAL_GetTick>
 8002138:	1bc3      	subs	r3, r0, r7
 800213a:	2b02      	cmp	r3, #2
 800213c:	d9bf      	bls.n	80020be <HAL_RCC_OscConfig+0x40e>
 800213e:	e61c      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
 8002140:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002144:	fab3 f383 	clz	r3, r3
 8002148:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800214c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002156:	f7fe fe4f 	bl	8000df8 <HAL_GetTick>
 800215a:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800215e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002160:	2701      	movs	r7, #1
 8002162:	fa96 f3a6 	rbit	r3, r6
 8002166:	6822      	ldr	r2, [r4, #0]
 8002168:	fa96 f3a6 	rbit	r3, r6
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	f003 031f 	and.w	r3, r3, #31
 8002174:	fa07 f303 	lsl.w	r3, r7, r3
 8002178:	4213      	tst	r3, r2
 800217a:	f43f adb1 	beq.w	8001ce0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800217e:	f7fe fe3b 	bl	8000df8 <HAL_GetTick>
 8002182:	1b40      	subs	r0, r0, r5
 8002184:	2802      	cmp	r0, #2
 8002186:	d9ec      	bls.n	8002162 <HAL_RCC_OscConfig+0x4b2>
 8002188:	e5f7      	b.n	8001d7a <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800218a:	2801      	cmp	r0, #1
 800218c:	f43f adf6 	beq.w	8001d7c <HAL_RCC_OscConfig+0xcc>
        pll_config = RCC->CFGR;
 8002190:	6863      	ldr	r3, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002192:	6a2a      	ldr	r2, [r5, #32]
 8002194:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002198:	4291      	cmp	r1, r2
 800219a:	f47f adc4 	bne.w	8001d26 <HAL_RCC_OscConfig+0x76>
 800219e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80021a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021a4:	4293      	cmp	r3, r2
 80021a6:	f43f ad9b 	beq.w	8001ce0 <HAL_RCC_OscConfig+0x30>
 80021aa:	e5bc      	b.n	8001d26 <HAL_RCC_OscConfig+0x76>
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40007000 	.word	0x40007000

080021b4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80021b4:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x34>)
 80021b6:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b8:	f002 010c 	and.w	r1, r2, #12
 80021bc:	2908      	cmp	r1, #8
 80021be:	d110      	bne.n	80021e2 <HAL_RCC_GetSysClockFreq+0x2e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021c0:	f3c2 4183 	ubfx	r1, r2, #18, #4
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80021c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021c6:	4809      	ldr	r0, [pc, #36]	; (80021ec <HAL_RCC_GetSysClockFreq+0x38>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80021c8:	f003 030f 	and.w	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021cc:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80021ce:	4908      	ldr	r1, [pc, #32]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80021d0:	5cc9      	ldrb	r1, [r1, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80021d2:	03d3      	lsls	r3, r2, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021d4:	bf4a      	itet	mi
 80021d6:	4b07      	ldrmi	r3, [pc, #28]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x40>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021d8:	4b07      	ldrpl	r3, [pc, #28]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x44>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021da:	fbb3 f3f1 	udivmi	r3, r3, r1
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021de:	4358      	muls	r0, r3
 80021e0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80021e2:	4804      	ldr	r0, [pc, #16]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x40>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40021000 	.word	0x40021000
 80021ec:	08003f80 	.word	0x08003f80
 80021f0:	08003f90 	.word	0x08003f90
 80021f4:	007a1200 	.word	0x007a1200
 80021f8:	003d0900 	.word	0x003d0900

080021fc <HAL_RCC_ClockConfig>:
{
 80021fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002200:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002202:	4604      	mov	r4, r0
 8002204:	b910      	cbnz	r0, 800220c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002206:	2001      	movs	r0, #1
}
 8002208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800220c:	4a4c      	ldr	r2, [pc, #304]	; (8002340 <HAL_RCC_ClockConfig+0x144>)
 800220e:	6813      	ldr	r3, [r2, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	428b      	cmp	r3, r1
 8002216:	d32e      	bcc.n	8002276 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002218:	6822      	ldr	r2, [r4, #0]
 800221a:	0791      	lsls	r1, r2, #30
 800221c:	d436      	bmi.n	800228c <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800221e:	07d2      	lsls	r2, r2, #31
 8002220:	d43c      	bmi.n	800229c <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002222:	4a47      	ldr	r2, [pc, #284]	; (8002340 <HAL_RCC_ClockConfig+0x144>)
 8002224:	6813      	ldr	r3, [r2, #0]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	42ab      	cmp	r3, r5
 800222c:	d874      	bhi.n	8002318 <HAL_RCC_ClockConfig+0x11c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800222e:	6822      	ldr	r2, [r4, #0]
 8002230:	4d44      	ldr	r5, [pc, #272]	; (8002344 <HAL_RCC_ClockConfig+0x148>)
 8002232:	f012 0f04 	tst.w	r2, #4
 8002236:	d17b      	bne.n	8002330 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002238:	0713      	lsls	r3, r2, #28
 800223a:	d506      	bpl.n	800224a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800223c:	686b      	ldr	r3, [r5, #4]
 800223e:	6922      	ldr	r2, [r4, #16]
 8002240:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002244:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002248:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800224a:	f7ff ffb3 	bl	80021b4 <HAL_RCC_GetSysClockFreq>
 800224e:	686b      	ldr	r3, [r5, #4]
 8002250:	22f0      	movs	r2, #240	; 0xf0
 8002252:	fa92 f2a2 	rbit	r2, r2
 8002256:	fab2 f282 	clz	r2, r2
 800225a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800225e:	40d3      	lsrs	r3, r2
 8002260:	4a39      	ldr	r2, [pc, #228]	; (8002348 <HAL_RCC_ClockConfig+0x14c>)
 8002262:	5cd3      	ldrb	r3, [r2, r3]
 8002264:	40d8      	lsrs	r0, r3
 8002266:	4b39      	ldr	r3, [pc, #228]	; (800234c <HAL_RCC_ClockConfig+0x150>)
 8002268:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 800226a:	4b39      	ldr	r3, [pc, #228]	; (8002350 <HAL_RCC_ClockConfig+0x154>)
 800226c:	6818      	ldr	r0, [r3, #0]
 800226e:	f7fe fd81 	bl	8000d74 <HAL_InitTick>
  return HAL_OK;
 8002272:	2000      	movs	r0, #0
 8002274:	e7c8      	b.n	8002208 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002276:	6813      	ldr	r3, [r2, #0]
 8002278:	f023 0307 	bic.w	r3, r3, #7
 800227c:	430b      	orrs	r3, r1
 800227e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002280:	6813      	ldr	r3, [r2, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	428b      	cmp	r3, r1
 8002288:	d1bd      	bne.n	8002206 <HAL_RCC_ClockConfig+0xa>
 800228a:	e7c5      	b.n	8002218 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800228c:	492d      	ldr	r1, [pc, #180]	; (8002344 <HAL_RCC_ClockConfig+0x148>)
 800228e:	68a0      	ldr	r0, [r4, #8]
 8002290:	684b      	ldr	r3, [r1, #4]
 8002292:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002296:	4303      	orrs	r3, r0
 8002298:	604b      	str	r3, [r1, #4]
 800229a:	e7c0      	b.n	800221e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229c:	6862      	ldr	r2, [r4, #4]
 800229e:	4e29      	ldr	r6, [pc, #164]	; (8002344 <HAL_RCC_ClockConfig+0x148>)
 80022a0:	2a01      	cmp	r2, #1
 80022a2:	d126      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xf6>
 80022a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022a8:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ac:	6831      	ldr	r1, [r6, #0]
 80022ae:	fa93 f3a3 	rbit	r3, r3
 80022b2:	fab3 f383 	clz	r3, r3
 80022b6:	f003 031f 	and.w	r3, r3, #31
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c0:	d0a1      	beq.n	8002206 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022c2:	6873      	ldr	r3, [r6, #4]
 80022c4:	f023 0303 	bic.w	r3, r3, #3
 80022c8:	431a      	orrs	r2, r3
 80022ca:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 80022cc:	f7fe fd94 	bl	8000df8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80022d4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d6:	6873      	ldr	r3, [r6, #4]
 80022d8:	6862      	ldr	r2, [r4, #4]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80022e2:	d09e      	beq.n	8002222 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e4:	f7fe fd88 	bl	8000df8 <HAL_GetTick>
 80022e8:	1bc0      	subs	r0, r0, r7
 80022ea:	4540      	cmp	r0, r8
 80022ec:	d9f3      	bls.n	80022d6 <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 80022ee:	2003      	movs	r0, #3
 80022f0:	e78a      	b.n	8002208 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022f2:	2a02      	cmp	r2, #2
 80022f4:	bf0c      	ite	eq
 80022f6:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80022fa:	2302      	movne	r3, #2
 80022fc:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002300:	6830      	ldr	r0, [r6, #0]
 8002302:	fa93 f3a3 	rbit	r3, r3
 8002306:	fab3 f383 	clz	r3, r3
 800230a:	f003 031f 	and.w	r3, r3, #31
 800230e:	2101      	movs	r1, #1
 8002310:	fa01 f303 	lsl.w	r3, r1, r3
 8002314:	4203      	tst	r3, r0
 8002316:	e7d3      	b.n	80022c0 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002318:	6813      	ldr	r3, [r2, #0]
 800231a:	f023 0307 	bic.w	r3, r3, #7
 800231e:	432b      	orrs	r3, r5
 8002320:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002322:	6813      	ldr	r3, [r2, #0]
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	42ab      	cmp	r3, r5
 800232a:	f47f af6c 	bne.w	8002206 <HAL_RCC_ClockConfig+0xa>
 800232e:	e77e      	b.n	800222e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002330:	686b      	ldr	r3, [r5, #4]
 8002332:	68e1      	ldr	r1, [r4, #12]
 8002334:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002338:	430b      	orrs	r3, r1
 800233a:	606b      	str	r3, [r5, #4]
 800233c:	e77c      	b.n	8002238 <HAL_RCC_ClockConfig+0x3c>
 800233e:	bf00      	nop
 8002340:	40022000 	.word	0x40022000
 8002344:	40021000 	.word	0x40021000
 8002348:	08003f68 	.word	0x08003f68
 800234c:	20000014 	.word	0x20000014
 8002350:	2000001c 	.word	0x2000001c

08002354 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002356:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	fa92 f2a2 	rbit	r2, r2
 8002360:	fab2 f282 	clz	r2, r2
 8002364:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002368:	40d3      	lsrs	r3, r2
 800236a:	4a04      	ldr	r2, [pc, #16]	; (800237c <HAL_RCC_GetPCLK1Freq+0x28>)
 800236c:	5cd3      	ldrb	r3, [r2, r3]
 800236e:	4a04      	ldr	r2, [pc, #16]	; (8002380 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002370:	6810      	ldr	r0, [r2, #0]
}    
 8002372:	40d8      	lsrs	r0, r3
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	08003f78 	.word	0x08003f78
 8002380:	20000014 	.word	0x20000014

08002384 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002386:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	fa92 f2a2 	rbit	r2, r2
 8002390:	fab2 f282 	clz	r2, r2
 8002394:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002398:	40d3      	lsrs	r3, r2
 800239a:	4a04      	ldr	r2, [pc, #16]	; (80023ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800239c:	5cd3      	ldrb	r3, [r2, r3]
 800239e:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80023a0:	6810      	ldr	r0, [r2, #0]
} 
 80023a2:	40d8      	lsrs	r0, r3
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40021000 	.word	0x40021000
 80023ac:	08003f78 	.word	0x08003f78
 80023b0:	20000014 	.word	0x20000014

080023b4 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023b4:	6803      	ldr	r3, [r0, #0]
{
 80023b6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023ba:	03dd      	lsls	r5, r3, #15
{
 80023bc:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023be:	d522      	bpl.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x52>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023c0:	4d73      	ldr	r5, [pc, #460]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80023c2:	69eb      	ldr	r3, [r5, #28]
 80023c4:	00d8      	lsls	r0, r3, #3
 80023c6:	f100 8087 	bmi.w	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ca:	69eb      	ldr	r3, [r5, #28]
 80023cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d0:	61eb      	str	r3, [r5, #28]
 80023d2:	69eb      	ldr	r3, [r5, #28]
 80023d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d8:	9301      	str	r3, [sp, #4]
 80023da:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80023dc:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023de:	4f6d      	ldr	r7, [pc, #436]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	05d9      	lsls	r1, r3, #23
 80023e4:	d57a      	bpl.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x128>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023e6:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023e8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80023ec:	f040 808b 	bne.w	8002506 <HAL_RCCEx_PeriphCLKConfig+0x152>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80023f0:	6a2b      	ldr	r3, [r5, #32]
 80023f2:	6862      	ldr	r2, [r4, #4]
 80023f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023f8:	4313      	orrs	r3, r2
 80023fa:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023fc:	b11e      	cbz	r6, 8002406 <HAL_RCCEx_PeriphCLKConfig+0x52>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fe:	69eb      	ldr	r3, [r5, #28]
 8002400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002404:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002406:	6823      	ldr	r3, [r4, #0]
 8002408:	07dd      	lsls	r5, r3, #31
 800240a:	d506      	bpl.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800240c:	4960      	ldr	r1, [pc, #384]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800240e:	68a0      	ldr	r0, [r4, #8]
 8002410:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8002412:	f022 0203 	bic.w	r2, r2, #3
 8002416:	4302      	orrs	r2, r0
 8002418:	630a      	str	r2, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800241a:	0698      	lsls	r0, r3, #26
 800241c:	d506      	bpl.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800241e:	495c      	ldr	r1, [pc, #368]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002420:	68e0      	ldr	r0, [r4, #12]
 8002422:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8002424:	f022 0210 	bic.w	r2, r2, #16
 8002428:	4302      	orrs	r2, r0
 800242a:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800242c:	0399      	lsls	r1, r3, #14
 800242e:	d506      	bpl.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002430:	4957      	ldr	r1, [pc, #348]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002432:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002434:	684a      	ldr	r2, [r1, #4]
 8002436:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800243a:	4302      	orrs	r2, r0
 800243c:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800243e:	065a      	lsls	r2, r3, #25
 8002440:	d506      	bpl.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002442:	4953      	ldr	r1, [pc, #332]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002444:	6920      	ldr	r0, [r4, #16]
 8002446:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8002448:	f022 0220 	bic.w	r2, r2, #32
 800244c:	4302      	orrs	r2, r0
 800244e:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002450:	041f      	lsls	r7, r3, #16
 8002452:	d506      	bpl.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002454:	494e      	ldr	r1, [pc, #312]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002456:	6960      	ldr	r0, [r4, #20]
 8002458:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800245a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800245e:	4302      	orrs	r2, r0
 8002460:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002462:	059e      	lsls	r6, r3, #22
 8002464:	d506      	bpl.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002466:	494a      	ldr	r1, [pc, #296]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002468:	69e0      	ldr	r0, [r4, #28]
 800246a:	684a      	ldr	r2, [r1, #4]
 800246c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002470:	4302      	orrs	r2, r0
 8002472:	604a      	str	r2, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002474:	061d      	lsls	r5, r3, #24
 8002476:	d506      	bpl.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002478:	4945      	ldr	r1, [pc, #276]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800247a:	69a0      	ldr	r0, [r4, #24]
 800247c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800247e:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8002482:	4302      	orrs	r2, r0
 8002484:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002486:	04d8      	lsls	r0, r3, #19
 8002488:	d506      	bpl.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800248a:	4941      	ldr	r1, [pc, #260]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800248c:	6a20      	ldr	r0, [r4, #32]
 800248e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8002490:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002494:	4302      	orrs	r2, r0
 8002496:	630a      	str	r2, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002498:	0359      	lsls	r1, r3, #13
 800249a:	d506      	bpl.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800249c:	493c      	ldr	r1, [pc, #240]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800249e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80024a0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80024a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024a6:	4302      	orrs	r2, r0
 80024a8:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80024aa:	031a      	lsls	r2, r3, #12
 80024ac:	d506      	bpl.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80024ae:	4938      	ldr	r1, [pc, #224]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80024b0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80024b2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80024b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024b8:	4302      	orrs	r2, r0
 80024ba:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80024bc:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80024c0:	bf1f      	itttt	ne
 80024c2:	4a33      	ldrne	r2, [pc, #204]	; (8002590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80024c4:	6ae1      	ldrne	r1, [r4, #44]	; 0x2c
 80024c6:	6b13      	ldrne	r3, [r2, #48]	; 0x30
 80024c8:	f423 5300 	bicne.w	r3, r3, #8192	; 0x2000
 80024cc:	bf1d      	ittte	ne
 80024ce:	430b      	orrne	r3, r1
 80024d0:	6313      	strne	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80024d2:	2000      	movne	r0, #0
 80024d4:	4618      	moveq	r0, r3
 80024d6:	e013      	b.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  FlagStatus       pwrclkchanged = RESET;
 80024d8:	2600      	movs	r6, #0
 80024da:	e780      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80024e4:	f7fe fc88 	bl	8000df8 <HAL_GetTick>
 80024e8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	05da      	lsls	r2, r3, #23
 80024ee:	f53f af7a 	bmi.w	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x32>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f2:	f7fe fc81 	bl	8000df8 <HAL_GetTick>
 80024f6:	eba0 0008 	sub.w	r0, r0, r8
 80024fa:	2864      	cmp	r0, #100	; 0x64
 80024fc:	d9f5      	bls.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x136>
          return HAL_TIMEOUT;
 80024fe:	2003      	movs	r0, #3
}
 8002500:	b003      	add	sp, #12
 8002502:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002506:	6862      	ldr	r2, [r4, #4]
 8002508:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800250c:	429a      	cmp	r2, r3
 800250e:	f43f af6f 	beq.w	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002512:	6a29      	ldr	r1, [r5, #32]
 8002514:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002518:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 800251c:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002520:	f8df c074 	ldr.w	ip, [pc, #116]	; 8002598 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002524:	fab2 f282 	clz	r2, r2
 8002528:	4462      	add	r2, ip
 800252a:	0092      	lsls	r2, r2, #2
 800252c:	2701      	movs	r7, #1
 800252e:	6017      	str	r7, [r2, #0]
 8002530:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	4463      	add	r3, ip
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002540:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8002542:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002544:	f57f af54 	bpl.w	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        tickstart = HAL_GetTick();
 8002548:	f7fe fc56 	bl	8000df8 <HAL_GetTick>
 800254c:	f04f 0802 	mov.w	r8, #2
 8002550:	4681      	mov	r9, r0
 8002552:	fa98 f3a8 	rbit	r3, r8
 8002556:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255a:	b1a3      	cbz	r3, 8002586 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800255c:	6a2a      	ldr	r2, [r5, #32]
 800255e:	fa98 f3a8 	rbit	r3, r8
 8002562:	fab3 f383 	clz	r3, r3
 8002566:	f003 031f 	and.w	r3, r3, #31
 800256a:	fa07 f303 	lsl.w	r3, r7, r3
 800256e:	4213      	tst	r3, r2
 8002570:	f47f af3e 	bne.w	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002574:	f7fe fc40 	bl	8000df8 <HAL_GetTick>
 8002578:	f241 3388 	movw	r3, #5000	; 0x1388
 800257c:	eba0 0009 	sub.w	r0, r0, r9
 8002580:	4298      	cmp	r0, r3
 8002582:	d9e6      	bls.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002584:	e7bb      	b.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002586:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800258a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800258c:	e7e7      	b.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	40007000 	.word	0x40007000
 8002598:	10908100 	.word	0x10908100

0800259c <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800259c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d11b      	bne.n	80025dc <HAL_TIM_Base_Start+0x40>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a4:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025a6:	4a0e      	ldr	r2, [pc, #56]	; (80025e0 <HAL_TIM_Base_Start+0x44>)
  htim->State = HAL_TIM_STATE_BUSY;
 80025a8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ac:	6803      	ldr	r3, [r0, #0]
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d006      	beq.n	80025c0 <HAL_TIM_Base_Start+0x24>
 80025b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b6:	d003      	beq.n	80025c0 <HAL_TIM_Base_Start+0x24>
 80025b8:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80025bc:	4293      	cmp	r3, r2
 80025be:	d107      	bne.n	80025d0 <HAL_TIM_Base_Start+0x34>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025c0:	6899      	ldr	r1, [r3, #8]
 80025c2:	4a08      	ldr	r2, [pc, #32]	; (80025e4 <HAL_TIM_Base_Start+0x48>)
 80025c4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025c6:	2a06      	cmp	r2, #6
 80025c8:	d006      	beq.n	80025d8 <HAL_TIM_Base_Start+0x3c>
 80025ca:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80025ce:	d003      	beq.n	80025d8 <HAL_TIM_Base_Start+0x3c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	f042 0201 	orr.w	r2, r2, #1
 80025d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025d8:	2000      	movs	r0, #0
}
 80025da:	4770      	bx	lr
    return HAL_ERROR;
 80025dc:	2001      	movs	r0, #1
 80025de:	4770      	bx	lr
 80025e0:	40012c00 	.word	0x40012c00
 80025e4:	00010007 	.word	0x00010007

080025e8 <HAL_TIM_PeriodElapsedCallback>:
 80025e8:	4770      	bx	lr

080025ea <HAL_TIM_OC_DelayElapsedCallback>:
 80025ea:	4770      	bx	lr

080025ec <HAL_TIM_IC_CaptureCallback>:
 80025ec:	4770      	bx	lr

080025ee <HAL_TIM_PWM_PulseFinishedCallback>:
 80025ee:	4770      	bx	lr

080025f0 <HAL_TIM_TriggerCallback>:
 80025f0:	4770      	bx	lr

080025f2 <HAL_TIM_IRQHandler>:
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  uint32_t itsource = htim->Instance->DIER;
 80025f2:	6803      	ldr	r3, [r0, #0]
{
 80025f4:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80025f6:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025f8:	691e      	ldr	r6, [r3, #16]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025fa:	07b2      	lsls	r2, r6, #30
{
 80025fc:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025fe:	d50d      	bpl.n	800261c <HAL_TIM_IRQHandler+0x2a>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002600:	07a9      	lsls	r1, r5, #30
 8002602:	d50b      	bpl.n	800261c <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002604:	f06f 0202 	mvn.w	r2, #2
 8002608:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800260a:	2201      	movs	r2, #1
 800260c:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	079a      	lsls	r2, r3, #30
 8002612:	d074      	beq.n	80026fe <HAL_TIM_IRQHandler+0x10c>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002614:	f7ff ffea 	bl	80025ec <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002618:	2300      	movs	r3, #0
 800261a:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800261c:	0773      	lsls	r3, r6, #29
 800261e:	d510      	bpl.n	8002642 <HAL_TIM_IRQHandler+0x50>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002620:	0768      	lsls	r0, r5, #29
 8002622:	d50e      	bpl.n	8002642 <HAL_TIM_IRQHandler+0x50>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002624:	6823      	ldr	r3, [r4, #0]
 8002626:	f06f 0204 	mvn.w	r2, #4
 800262a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800262c:	2202      	movs	r2, #2
 800262e:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002636:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002638:	d067      	beq.n	800270a <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800263a:	f7ff ffd7 	bl	80025ec <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800263e:	2300      	movs	r3, #0
 8002640:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002642:	0731      	lsls	r1, r6, #28
 8002644:	d50f      	bpl.n	8002666 <HAL_TIM_IRQHandler+0x74>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002646:	072a      	lsls	r2, r5, #28
 8002648:	d50d      	bpl.n	8002666 <HAL_TIM_IRQHandler+0x74>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	f06f 0208 	mvn.w	r2, #8
 8002650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002652:	2204      	movs	r2, #4
 8002654:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	079b      	lsls	r3, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800265a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800265c:	d05b      	beq.n	8002716 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 800265e:	f7ff ffc5 	bl	80025ec <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002662:	2300      	movs	r3, #0
 8002664:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002666:	06f0      	lsls	r0, r6, #27
 8002668:	d510      	bpl.n	800268c <HAL_TIM_IRQHandler+0x9a>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800266a:	06e9      	lsls	r1, r5, #27
 800266c:	d50e      	bpl.n	800268c <HAL_TIM_IRQHandler+0x9a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800266e:	6823      	ldr	r3, [r4, #0]
 8002670:	f06f 0210 	mvn.w	r2, #16
 8002674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002676:	2208      	movs	r2, #8
 8002678:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002680:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002682:	d04e      	beq.n	8002722 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8002684:	f7ff ffb2 	bl	80025ec <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002688:	2300      	movs	r3, #0
 800268a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800268c:	07f2      	lsls	r2, r6, #31
 800268e:	d508      	bpl.n	80026a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002690:	07eb      	lsls	r3, r5, #31
 8002692:	d506      	bpl.n	80026a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002694:	6823      	ldr	r3, [r4, #0]
 8002696:	f06f 0201 	mvn.w	r2, #1
 800269a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800269c:	4620      	mov	r0, r4
 800269e:	f7ff ffa3 	bl	80025e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80026a2:	0630      	lsls	r0, r6, #24
 80026a4:	d508      	bpl.n	80026b8 <HAL_TIM_IRQHandler+0xc6>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026a6:	0629      	lsls	r1, r5, #24
 80026a8:	d506      	bpl.n	80026b8 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026aa:	6823      	ldr	r3, [r4, #0]
 80026ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026b2:	4620      	mov	r0, r4
 80026b4:	f000 f98f 	bl	80029d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80026b8:	05f2      	lsls	r2, r6, #23
 80026ba:	d508      	bpl.n	80026ce <HAL_TIM_IRQHandler+0xdc>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026bc:	062b      	lsls	r3, r5, #24
 80026be:	d506      	bpl.n	80026ce <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80026c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80026c8:	4620      	mov	r0, r4
 80026ca:	f000 f985 	bl	80029d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026ce:	0670      	lsls	r0, r6, #25
 80026d0:	d508      	bpl.n	80026e4 <HAL_TIM_IRQHandler+0xf2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026d2:	0669      	lsls	r1, r5, #25
 80026d4:	d506      	bpl.n	80026e4 <HAL_TIM_IRQHandler+0xf2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026de:	4620      	mov	r0, r4
 80026e0:	f7ff ff86 	bl	80025f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026e4:	06b2      	lsls	r2, r6, #26
 80026e6:	d522      	bpl.n	800272e <HAL_TIM_IRQHandler+0x13c>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026e8:	06ab      	lsls	r3, r5, #26
 80026ea:	d520      	bpl.n	800272e <HAL_TIM_IRQHandler+0x13c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026f2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026f4:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80026fa:	f000 b96b 	b.w	80029d4 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	f7ff ff74 	bl	80025ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002702:	4620      	mov	r0, r4
 8002704:	f7ff ff73 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002708:	e786      	b.n	8002618 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800270a:	f7ff ff6e 	bl	80025ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270e:	4620      	mov	r0, r4
 8002710:	f7ff ff6d 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002714:	e793      	b.n	800263e <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002716:	f7ff ff68 	bl	80025ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800271a:	4620      	mov	r0, r4
 800271c:	f7ff ff67 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002720:	e79f      	b.n	8002662 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002722:	f7ff ff62 	bl	80025ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002726:	4620      	mov	r0, r4
 8002728:	f7ff ff61 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
 800272c:	e7ac      	b.n	8002688 <HAL_TIM_IRQHandler+0x96>
}
 800272e:	bd70      	pop	{r4, r5, r6, pc}

08002730 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002730:	4a22      	ldr	r2, [pc, #136]	; (80027bc <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8002732:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002734:	4290      	cmp	r0, r2
{
 8002736:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002738:	d002      	beq.n	8002740 <TIM_Base_SetConfig+0x10>
 800273a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800273e:	d109      	bne.n	8002754 <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002740:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002746:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8002748:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800274c:	d00d      	beq.n	800276a <TIM_Base_SetConfig+0x3a>
 800274e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002752:	d00a      	beq.n	800276a <TIM_Base_SetConfig+0x3a>
 8002754:	4a1a      	ldr	r2, [pc, #104]	; (80027c0 <TIM_Base_SetConfig+0x90>)
 8002756:	4290      	cmp	r0, r2
 8002758:	d007      	beq.n	800276a <TIM_Base_SetConfig+0x3a>
 800275a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800275e:	4290      	cmp	r0, r2
 8002760:	d003      	beq.n	800276a <TIM_Base_SetConfig+0x3a>
 8002762:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002766:	4290      	cmp	r0, r2
 8002768:	d103      	bne.n	8002772 <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800276a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800276c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002770:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002772:	694a      	ldr	r2, [r1, #20]
 8002774:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002778:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800277a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800277c:	688b      	ldr	r3, [r1, #8]
 800277e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002780:	680b      	ldr	r3, [r1, #0]
 8002782:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002784:	4b0d      	ldr	r3, [pc, #52]	; (80027bc <TIM_Base_SetConfig+0x8c>)
 8002786:	4298      	cmp	r0, r3
 8002788:	d00b      	beq.n	80027a2 <TIM_Base_SetConfig+0x72>
 800278a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800278e:	4298      	cmp	r0, r3
 8002790:	d007      	beq.n	80027a2 <TIM_Base_SetConfig+0x72>
 8002792:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002796:	4298      	cmp	r0, r3
 8002798:	d003      	beq.n	80027a2 <TIM_Base_SetConfig+0x72>
 800279a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800279e:	4298      	cmp	r0, r3
 80027a0:	d101      	bne.n	80027a6 <TIM_Base_SetConfig+0x76>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027a2:	690b      	ldr	r3, [r1, #16]
 80027a4:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027a6:	2301      	movs	r3, #1
 80027a8:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027aa:	6903      	ldr	r3, [r0, #16]
 80027ac:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80027ae:	bf42      	ittt	mi
 80027b0:	6903      	ldrmi	r3, [r0, #16]
 80027b2:	f023 0301 	bicmi.w	r3, r3, #1
 80027b6:	6103      	strmi	r3, [r0, #16]
  }
}
 80027b8:	bd10      	pop	{r4, pc}
 80027ba:	bf00      	nop
 80027bc:	40012c00 	.word	0x40012c00
 80027c0:	40014000 	.word	0x40014000

080027c4 <HAL_TIM_Base_Init>:
{
 80027c4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80027c6:	4604      	mov	r4, r0
 80027c8:	b350      	cbz	r0, 8002820 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80027ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027d2:	b91b      	cbnz	r3, 80027dc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80027d4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80027d8:	f7fe f9de 	bl	8000b98 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80027dc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027de:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80027e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027e4:	1d21      	adds	r1, r4, #4
 80027e6:	f7ff ffa3 	bl	8002730 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ea:	2301      	movs	r3, #1
 80027ec:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 80027f0:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80027f6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80027fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80027fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8002802:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002806:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800280a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800280e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002812:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8002816:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800281a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800281e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002820:	2001      	movs	r0, #1
 8002822:	e7fc      	b.n	800281e <HAL_TIM_Base_Init+0x5a>

08002824 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002824:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002826:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002828:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800282a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800282e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002832:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002834:	6083      	str	r3, [r0, #8]
}
 8002836:	bd10      	pop	{r4, pc}

08002838 <HAL_TIM_ConfigClockSource>:
{
 8002838:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800283a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800283e:	2b01      	cmp	r3, #1
{
 8002840:	4604      	mov	r4, r0
 8002842:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002846:	f000 808f 	beq.w	8002968 <HAL_TIM_ConfigClockSource+0x130>
 800284a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800284c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002850:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002854:	6800      	ldr	r0, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002856:	4b45      	ldr	r3, [pc, #276]	; (800296c <HAL_TIM_ConfigClockSource+0x134>)
  tmpsmcr = htim->Instance->SMCR;
 8002858:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800285a:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800285c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800285e:	680b      	ldr	r3, [r1, #0]
 8002860:	2b60      	cmp	r3, #96	; 0x60
 8002862:	d052      	beq.n	800290a <HAL_TIM_ConfigClockSource+0xd2>
 8002864:	d833      	bhi.n	80028ce <HAL_TIM_ConfigClockSource+0x96>
 8002866:	2b40      	cmp	r3, #64	; 0x40
 8002868:	d067      	beq.n	800293a <HAL_TIM_ConfigClockSource+0x102>
 800286a:	d816      	bhi.n	800289a <HAL_TIM_ConfigClockSource+0x62>
 800286c:	2b20      	cmp	r3, #32
 800286e:	d00d      	beq.n	800288c <HAL_TIM_ConfigClockSource+0x54>
 8002870:	d80a      	bhi.n	8002888 <HAL_TIM_ConfigClockSource+0x50>
 8002872:	f033 0110 	bics.w	r1, r3, #16
 8002876:	d009      	beq.n	800288c <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 8002878:	2301      	movs	r3, #1
 800287a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800287e:	2300      	movs	r3, #0
 8002880:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002884:	4610      	mov	r0, r2
 8002886:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002888:	2b30      	cmp	r3, #48	; 0x30
 800288a:	d1f5      	bne.n	8002878 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 800288c:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800288e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002892:	4313      	orrs	r3, r2
 8002894:	f043 0307 	orr.w	r3, r3, #7
 8002898:	e017      	b.n	80028ca <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800289a:	2b50      	cmp	r3, #80	; 0x50
 800289c:	d1ec      	bne.n	8002878 <HAL_TIM_ConfigClockSource+0x40>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800289e:	684a      	ldr	r2, [r1, #4]
 80028a0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80028a2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028a4:	6a05      	ldr	r5, [r0, #32]
 80028a6:	f025 0501 	bic.w	r5, r5, #1
 80028aa:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ac:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028ae:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028b6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80028ba:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80028bc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80028be:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80028c0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80028c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028c6:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80028ca:	6083      	str	r3, [r0, #8]
 80028cc:	e011      	b.n	80028f2 <HAL_TIM_ConfigClockSource+0xba>
  switch (sClockSourceConfig->ClockSource)
 80028ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d2:	d00e      	beq.n	80028f2 <HAL_TIM_ConfigClockSource+0xba>
 80028d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028d8:	d00d      	beq.n	80028f6 <HAL_TIM_ConfigClockSource+0xbe>
 80028da:	2b70      	cmp	r3, #112	; 0x70
 80028dc:	d1cc      	bne.n	8002878 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 80028de:	68cb      	ldr	r3, [r1, #12]
 80028e0:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80028e4:	f7ff ff9e 	bl	8002824 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028e8:	6822      	ldr	r2, [r4, #0]
 80028ea:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028f0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80028f2:	2200      	movs	r2, #0
 80028f4:	e7c0      	b.n	8002878 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 80028f6:	68cb      	ldr	r3, [r1, #12]
 80028f8:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80028fc:	f7ff ff92 	bl	8002824 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002900:	6822      	ldr	r2, [r4, #0]
 8002902:	6893      	ldr	r3, [r2, #8]
 8002904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002908:	e7f2      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 800290a:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800290c:	684d      	ldr	r5, [r1, #4]
 800290e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002910:	6a01      	ldr	r1, [r0, #32]
 8002912:	f021 0110 	bic.w	r1, r1, #16
 8002916:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002918:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800291a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800291e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8002922:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002926:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800292a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800292c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800292e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002934:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002938:	e7c7      	b.n	80028ca <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800293a:	684a      	ldr	r2, [r1, #4]
 800293c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800293e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002940:	6a05      	ldr	r5, [r0, #32]
 8002942:	f025 0501 	bic.w	r5, r5, #1
 8002946:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002948:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800294a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800294e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002952:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002956:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002958:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800295a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800295c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800295e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002962:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8002966:	e7b0      	b.n	80028ca <HAL_TIM_ConfigClockSource+0x92>
  __HAL_LOCK(htim);
 8002968:	461a      	mov	r2, r3
 800296a:	e78b      	b.n	8002884 <HAL_TIM_ConfigClockSource+0x4c>
 800296c:	fffe0088 	.word	0xfffe0088

08002970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002970:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002972:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002976:	2b01      	cmp	r3, #1
 8002978:	f04f 0302 	mov.w	r3, #2
 800297c:	d023      	beq.n	80029c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800297e:	6802      	ldr	r2, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002980:	4d12      	ldr	r5, [pc, #72]	; (80029cc <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002982:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002986:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002988:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800298a:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800298c:	bf02      	ittt	eq
 800298e:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002990:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002994:	4333      	orreq	r3, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002996:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002998:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800299c:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800299e:	42aa      	cmp	r2, r5
  htim->Instance->CR2 = tmpcr2;
 80029a0:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029a2:	d005      	beq.n	80029b0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80029a4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80029a8:	d002      	beq.n	80029b0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80029aa:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d104      	bne.n	80029ba <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029b0:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029b2:	f024 0380 	bic.w	r3, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029b6:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029b8:	6093      	str	r3, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029ba:	2301      	movs	r3, #1
 80029bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029c0:	2300      	movs	r3, #0
 80029c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80029c6:	4618      	mov	r0, r3

  return HAL_OK;
}
 80029c8:	bd70      	pop	{r4, r5, r6, pc}
 80029ca:	bf00      	nop
 80029cc:	40012c00 	.word	0x40012c00
 80029d0:	40014000 	.word	0x40014000

080029d4 <HAL_TIMEx_CommutCallback>:
 80029d4:	4770      	bx	lr

080029d6 <HAL_TIMEx_BreakCallback>:
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIMEx_Break2Callback>:
 80029d8:	4770      	bx	lr

080029da <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029da:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029dc:	e852 3f00 	ldrex	r3, [r2]
 80029e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029e4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80029e8:	6802      	ldr	r2, [r0, #0]
 80029ea:	2900      	cmp	r1, #0
 80029ec:	d1f5      	bne.n	80029da <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ee:	f102 0308 	add.w	r3, r2, #8
 80029f2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029f6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029fa:	f102 0c08 	add.w	ip, r2, #8
 80029fe:	e84c 3100 	strex	r1, r3, [ip]
 8002a02:	2900      	cmp	r1, #0
 8002a04:	d1f3      	bne.n	80029ee <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a06:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d107      	bne.n	8002a1c <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a0c:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a10:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	e842 3100 	strex	r1, r3, [r2]
 8002a18:	2900      	cmp	r1, #0
 8002a1a:	d1f7      	bne.n	8002a0c <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a1c:	2320      	movs	r3, #32
 8002a1e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a22:	2300      	movs	r3, #0
 8002a24:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a26:	6683      	str	r3, [r0, #104]	; 0x68
}
 8002a28:	4770      	bx	lr

08002a2a <HAL_UART_TxCpltCallback>:
 8002a2a:	4770      	bx	lr

08002a2c <HAL_UART_ErrorCallback>:
 8002a2c:	4770      	bx	lr

08002a2e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a2e:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002a30:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002a38:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a3c:	f7ff fff6 	bl	8002a2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a40:	bd08      	pop	{r3, pc}

08002a42 <HAL_UARTEx_RxEventCallback>:
}
 8002a42:	4770      	bx	lr

08002a44 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002a44:	6803      	ldr	r3, [r0, #0]
 8002a46:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a48:	6819      	ldr	r1, [r3, #0]
{
 8002a4a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8002a4c:	f640 060f 	movw	r6, #2063	; 0x80f
 8002a50:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a52:	689d      	ldr	r5, [r3, #8]
{
 8002a54:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8002a56:	d10b      	bne.n	8002a70 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002a58:	0696      	lsls	r6, r2, #26
 8002a5a:	f140 8088 	bpl.w	8002b6e <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002a5e:	068e      	lsls	r6, r1, #26
 8002a60:	f140 8085 	bpl.w	8002b6e <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 8002a64:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d07b      	beq.n	8002b62 <HAL_UART_IRQHandler+0x11e>
}
 8002a6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8002a6e:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002a70:	4e9a      	ldr	r6, [pc, #616]	; (8002cdc <HAL_UART_IRQHandler+0x298>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002a72:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002a76:	400e      	ands	r6, r1
 8002a78:	4306      	orrs	r6, r0
 8002a7a:	d078      	beq.n	8002b6e <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002a7c:	07d5      	lsls	r5, r2, #31
 8002a7e:	d509      	bpl.n	8002a94 <HAL_UART_IRQHandler+0x50>
 8002a80:	05ce      	lsls	r6, r1, #23
 8002a82:	d507      	bpl.n	8002a94 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002a84:	2501      	movs	r5, #1
 8002a86:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a88:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8002a8c:	f045 0501 	orr.w	r5, r5, #1
 8002a90:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002a94:	0795      	lsls	r5, r2, #30
 8002a96:	d508      	bpl.n	8002aaa <HAL_UART_IRQHandler+0x66>
 8002a98:	b138      	cbz	r0, 8002aaa <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002a9a:	2502      	movs	r5, #2
 8002a9c:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a9e:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8002aa2:	f045 0504 	orr.w	r5, r5, #4
 8002aa6:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002aaa:	0756      	lsls	r6, r2, #29
 8002aac:	d508      	bpl.n	8002ac0 <HAL_UART_IRQHandler+0x7c>
 8002aae:	b138      	cbz	r0, 8002ac0 <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ab0:	2504      	movs	r5, #4
 8002ab2:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ab4:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8002ab8:	f045 0502 	orr.w	r5, r5, #2
 8002abc:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ac0:	0715      	lsls	r5, r2, #28
 8002ac2:	d50b      	bpl.n	8002adc <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ac4:	f001 0520 	and.w	r5, r1, #32
 8002ac8:	4328      	orrs	r0, r5
 8002aca:	d007      	beq.n	8002adc <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002acc:	2008      	movs	r0, #8
 8002ace:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ad0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8002ad4:	f040 0008 	orr.w	r0, r0, #8
 8002ad8:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002adc:	0516      	lsls	r6, r2, #20
 8002ade:	d50a      	bpl.n	8002af6 <HAL_UART_IRQHandler+0xb2>
 8002ae0:	014d      	lsls	r5, r1, #5
 8002ae2:	d508      	bpl.n	8002af6 <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ae4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ae8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002aea:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002aee:	f043 0320 	orr.w	r3, r3, #32
 8002af2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002af6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d031      	beq.n	8002b62 <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002afe:	0690      	lsls	r0, r2, #26
 8002b00:	d505      	bpl.n	8002b0e <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b02:	068a      	lsls	r2, r1, #26
 8002b04:	d503      	bpl.n	8002b0e <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 8002b06:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8002b08:	b10b      	cbz	r3, 8002b0e <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 8002b0a:	4620      	mov	r0, r4
 8002b0c:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b0e:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8002b10:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b14:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002b16:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b1e:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 8002b20:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b22:	d01f      	beq.n	8002b64 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 8002b24:	f7ff ff59 	bl	80029da <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b28:	6822      	ldr	r2, [r4, #0]
 8002b2a:	6893      	ldr	r3, [r2, #8]
 8002b2c:	065b      	lsls	r3, r3, #25
 8002b2e:	d515      	bpl.n	8002b5c <HAL_UART_IRQHandler+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b30:	f102 0308 	add.w	r3, r2, #8
 8002b34:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3c:	f102 0008 	add.w	r0, r2, #8
 8002b40:	e840 3100 	strex	r1, r3, [r0]
 8002b44:	2900      	cmp	r1, #0
 8002b46:	d1f3      	bne.n	8002b30 <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 8002b48:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002b4a:	b138      	cbz	r0, 8002b5c <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b4c:	4b64      	ldr	r3, [pc, #400]	; (8002ce0 <HAL_UART_IRQHandler+0x29c>)
 8002b4e:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b50:	f7fe fefd 	bl	800194e <HAL_DMA_Abort_IT>
 8002b54:	b128      	cbz	r0, 8002b62 <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b56:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002b58:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002b5a:	e786      	b.n	8002a6a <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f7ff ff65 	bl	8002a2c <HAL_UART_ErrorCallback>
}
 8002b62:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002b64:	f7ff ff62 	bl	8002a2c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b68:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 8002b6c:	e7f9      	b.n	8002b62 <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b6e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002b70:	2801      	cmp	r0, #1
 8002b72:	f040 8087 	bne.w	8002c84 <HAL_UART_IRQHandler+0x240>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002b76:	06d6      	lsls	r6, r2, #27
 8002b78:	f140 8084 	bpl.w	8002c84 <HAL_UART_IRQHandler+0x240>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002b7c:	06c8      	lsls	r0, r1, #27
 8002b7e:	f140 8081 	bpl.w	8002c84 <HAL_UART_IRQHandler+0x240>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002b82:	2210      	movs	r2, #16
 8002b84:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	0652      	lsls	r2, r2, #25
 8002b8a:	d549      	bpl.n	8002c20 <HAL_UART_IRQHandler+0x1dc>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b8c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002b8e:	680a      	ldr	r2, [r1, #0]
 8002b90:	6852      	ldr	r2, [r2, #4]
 8002b92:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8002b94:	2a00      	cmp	r2, #0
 8002b96:	d0e4      	beq.n	8002b62 <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b98:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 8002b9c:	4290      	cmp	r0, r2
 8002b9e:	d9e0      	bls.n	8002b62 <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 8002ba0:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ba4:	698a      	ldr	r2, [r1, #24]
 8002ba6:	2a20      	cmp	r2, #32
 8002ba8:	d02e      	beq.n	8002c08 <HAL_UART_IRQHandler+0x1c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002baa:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002bae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb2:	e843 2100 	strex	r1, r2, [r3]
 8002bb6:	2900      	cmp	r1, #0
 8002bb8:	d1f7      	bne.n	8002baa <HAL_UART_IRQHandler+0x166>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bba:	f103 0208 	add.w	r2, r3, #8
 8002bbe:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc6:	f103 0008 	add.w	r0, r3, #8
 8002bca:	e840 2100 	strex	r1, r2, [r0]
 8002bce:	2900      	cmp	r1, #0
 8002bd0:	d1f3      	bne.n	8002bba <HAL_UART_IRQHandler+0x176>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd2:	f103 0208 	add.w	r2, r3, #8
 8002bd6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bde:	f103 0008 	add.w	r0, r3, #8
 8002be2:	e840 2100 	strex	r1, r2, [r0]
 8002be6:	2900      	cmp	r1, #0
 8002be8:	d1f3      	bne.n	8002bd2 <HAL_UART_IRQHandler+0x18e>
          huart->RxState = HAL_UART_STATE_READY;
 8002bea:	2220      	movs	r2, #32
 8002bec:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bf0:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bf6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfa:	e843 2100 	strex	r1, r2, [r3]
 8002bfe:	2900      	cmp	r1, #0
 8002c00:	d1f7      	bne.n	8002bf2 <HAL_UART_IRQHandler+0x1ae>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c02:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002c04:	f7fe fe84 	bl	8001910 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c0c:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8002c10:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8002c14:	1ac9      	subs	r1, r1, r3
 8002c16:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c18:	4620      	mov	r0, r4
 8002c1a:	f7ff ff12 	bl	8002a42 <HAL_UARTEx_RxEventCallback>
 8002c1e:	e7a0      	b.n	8002b62 <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c20:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 8002c24:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8002c26:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 8002c2a:	b289      	uxth	r1, r1
 8002c2c:	2900      	cmp	r1, #0
 8002c2e:	d098      	beq.n	8002b62 <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c30:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8002c34:	1a89      	subs	r1, r1, r2
 8002c36:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8002c38:	2900      	cmp	r1, #0
 8002c3a:	d092      	beq.n	8002b62 <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c40:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c44:	e843 2000 	strex	r0, r2, [r3]
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	d1f7      	bne.n	8002c3c <HAL_UART_IRQHandler+0x1f8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c4c:	f103 0208 	add.w	r2, r3, #8
 8002c50:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c54:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c58:	f103 0508 	add.w	r5, r3, #8
 8002c5c:	e845 2000 	strex	r0, r2, [r5]
 8002c60:	2800      	cmp	r0, #0
 8002c62:	d1f3      	bne.n	8002c4c <HAL_UART_IRQHandler+0x208>
        huart->RxState = HAL_UART_STATE_READY;
 8002c64:	2220      	movs	r2, #32
 8002c66:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
        huart->RxISR = NULL;
 8002c6a:	66a0      	str	r0, [r4, #104]	; 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c6c:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c6e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c72:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c76:	e843 2000 	strex	r0, r2, [r3]
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	d1f7      	bne.n	8002c6e <HAL_UART_IRQHandler+0x22a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	6663      	str	r3, [r4, #100]	; 0x64
 8002c82:	e7c9      	b.n	8002c18 <HAL_UART_IRQHandler+0x1d4>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002c84:	02d6      	lsls	r6, r2, #11
 8002c86:	d509      	bpl.n	8002c9c <HAL_UART_IRQHandler+0x258>
 8002c88:	0268      	lsls	r0, r5, #9
 8002c8a:	d507      	bpl.n	8002c9c <HAL_UART_IRQHandler+0x258>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002c8c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8002c90:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002c92:	621a      	str	r2, [r3, #32]
}
 8002c94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002c98:	f000 bb1b 	b.w	80032d2 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002c9c:	0616      	lsls	r6, r2, #24
 8002c9e:	d507      	bpl.n	8002cb0 <HAL_UART_IRQHandler+0x26c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002ca0:	060d      	lsls	r5, r1, #24
 8002ca2:	d505      	bpl.n	8002cb0 <HAL_UART_IRQHandler+0x26c>
    if (huart->TxISR != NULL)
 8002ca4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f43f af5b 	beq.w	8002b62 <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 8002cac:	4620      	mov	r0, r4
 8002cae:	e6dc      	b.n	8002a6a <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002cb0:	0650      	lsls	r0, r2, #25
 8002cb2:	f57f af56 	bpl.w	8002b62 <HAL_UART_IRQHandler+0x11e>
 8002cb6:	064a      	lsls	r2, r1, #25
 8002cb8:	f57f af53 	bpl.w	8002b62 <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cbc:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002cc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc4:	e843 2100 	strex	r1, r2, [r3]
 8002cc8:	2900      	cmp	r1, #0
 8002cca:	d1f7      	bne.n	8002cbc <HAL_UART_IRQHandler+0x278>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ccc:	2320      	movs	r3, #32
 8002cce:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002cd0:	66e1      	str	r1, [r4, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	f7ff fea9 	bl	8002a2a <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002cd8:	e743      	b.n	8002b62 <HAL_UART_IRQHandler+0x11e>
 8002cda:	bf00      	nop
 8002cdc:	04000120 	.word	0x04000120
 8002ce0:	08002a2f 	.word	0x08002a2f

08002ce4 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ce4:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 8002ce8:	2a22      	cmp	r2, #34	; 0x22
{
 8002cea:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002cec:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cee:	d154      	bne.n	8002d9a <UART_RxISR_8BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002cf0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002cf2:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8002cf6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002cf8:	400b      	ands	r3, r1
 8002cfa:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8002cfc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002cfe:	3301      	adds	r3, #1
 8002d00:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002d02:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002d0e:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d13f      	bne.n	8002d98 <UART_RxISR_8BIT+0xb4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d18:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d1a:	e852 3f00 	ldrex	r3, [r2]
 8002d1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d22:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8002d26:	6803      	ldr	r3, [r0, #0]
 8002d28:	2900      	cmp	r1, #0
 8002d2a:	d1f5      	bne.n	8002d18 <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d2c:	f103 0208 	add.w	r2, r3, #8
 8002d30:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d34:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d38:	f103 0c08 	add.w	ip, r3, #8
 8002d3c:	e84c 2100 	strex	r1, r2, [ip]
 8002d40:	2900      	cmp	r1, #0
 8002d42:	d1f3      	bne.n	8002d2c <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002d44:	2220      	movs	r2, #32
 8002d46:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d4a:	6641      	str	r1, [r0, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d4c:	685a      	ldr	r2, [r3, #4]
      huart->RxISR = NULL;
 8002d4e:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d50:	0211      	lsls	r1, r2, #8
 8002d52:	d405      	bmi.n	8002d60 <UART_RxISR_8BIT+0x7c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d54:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002d56:	2a01      	cmp	r2, #1
 8002d58:	d00b      	beq.n	8002d72 <UART_RxISR_8BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002d5a:	f7fd fa91 	bl	8000280 <HAL_UART_RxCpltCallback>
 8002d5e:	e01b      	b.n	8002d98 <UART_RxISR_8BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d60:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002d64:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d68:	e843 2100 	strex	r1, r2, [r3]
 8002d6c:	2900      	cmp	r1, #0
 8002d6e:	d1f7      	bne.n	8002d60 <UART_RxISR_8BIT+0x7c>
 8002d70:	e7f0      	b.n	8002d54 <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d72:	2200      	movs	r2, #0
 8002d74:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d76:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d7a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7e:	e843 2100 	strex	r1, r2, [r3]
 8002d82:	2900      	cmp	r1, #0
 8002d84:	d1f7      	bne.n	8002d76 <UART_RxISR_8BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002d86:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d88:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002d8c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002d8e:	bf44      	itt	mi
 8002d90:	2210      	movmi	r2, #16
 8002d92:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d94:	f7ff fe55 	bl	8002a42 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002d98:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002d9a:	699a      	ldr	r2, [r3, #24]
 8002d9c:	f042 0208 	orr.w	r2, r2, #8
 8002da0:	619a      	str	r2, [r3, #24]
}
 8002da2:	e7f9      	b.n	8002d98 <UART_RxISR_8BIT+0xb4>

08002da4 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002da4:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 8002da8:	2a22      	cmp	r2, #34	; 0x22
{
 8002daa:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002dac:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dae:	d151      	bne.n	8002e54 <UART_RxISR_16BIT+0xb0>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002db0:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002db2:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
 8002db6:	4011      	ands	r1, r2
 8002db8:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002dba:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8002dbe:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002dc0:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002dc4:	3a01      	subs	r2, #1
 8002dc6:	b292      	uxth	r2, r2
 8002dc8:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002dcc:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002dd0:	b292      	uxth	r2, r2
 8002dd2:	2a00      	cmp	r2, #0
 8002dd4:	d13d      	bne.n	8002e52 <UART_RxISR_16BIT+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dd6:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dde:	e843 2100 	strex	r1, r2, [r3]
 8002de2:	2900      	cmp	r1, #0
 8002de4:	d1f7      	bne.n	8002dd6 <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de6:	f103 0208 	add.w	r2, r3, #8
 8002dea:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dee:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002df2:	f103 0c08 	add.w	ip, r3, #8
 8002df6:	e84c 2100 	strex	r1, r2, [ip]
 8002dfa:	2900      	cmp	r1, #0
 8002dfc:	d1f3      	bne.n	8002de6 <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e04:	6641      	str	r1, [r0, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e06:	685a      	ldr	r2, [r3, #4]
      huart->RxISR = NULL;
 8002e08:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e0a:	0211      	lsls	r1, r2, #8
 8002e0c:	d405      	bmi.n	8002e1a <UART_RxISR_16BIT+0x76>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e0e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002e10:	2a01      	cmp	r2, #1
 8002e12:	d00b      	beq.n	8002e2c <UART_RxISR_16BIT+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e14:	f7fd fa34 	bl	8000280 <HAL_UART_RxCpltCallback>
 8002e18:	e01b      	b.n	8002e52 <UART_RxISR_16BIT+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e1a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002e1e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e22:	e843 2100 	strex	r1, r2, [r3]
 8002e26:	2900      	cmp	r1, #0
 8002e28:	d1f7      	bne.n	8002e1a <UART_RxISR_16BIT+0x76>
 8002e2a:	e7f0      	b.n	8002e0e <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e30:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e34:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e38:	e843 2100 	strex	r1, r2, [r3]
 8002e3c:	2900      	cmp	r1, #0
 8002e3e:	d1f7      	bne.n	8002e30 <UART_RxISR_16BIT+0x8c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e40:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e42:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e46:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e48:	bf44      	itt	mi
 8002e4a:	2210      	movmi	r2, #16
 8002e4c:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e4e:	f7ff fdf8 	bl	8002a42 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002e52:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e54:	699a      	ldr	r2, [r3, #24]
 8002e56:	f042 0208 	orr.w	r2, r2, #8
 8002e5a:	619a      	str	r2, [r3, #24]
}
 8002e5c:	e7f9      	b.n	8002e52 <UART_RxISR_16BIT+0xae>
	...

08002e60 <UART_SetConfig>:
{
 8002e60:	b538      	push	{r3, r4, r5, lr}
 8002e62:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e64:	69c0      	ldr	r0, [r0, #28]
 8002e66:	6921      	ldr	r1, [r4, #16]
 8002e68:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e6a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e70:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e72:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e74:	4940      	ldr	r1, [pc, #256]	; (8002f78 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e76:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e78:	4029      	ands	r1, r5
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8002e82:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e84:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e8c:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e8e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e90:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8002e94:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e96:	430a      	orrs	r2, r1
 8002e98:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e9a:	4a38      	ldr	r2, [pc, #224]	; (8002f7c <UART_SetConfig+0x11c>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d114      	bne.n	8002eca <UART_SetConfig+0x6a>
 8002ea0:	4b37      	ldr	r3, [pc, #220]	; (8002f80 <UART_SetConfig+0x120>)
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea4:	f003 0303 	and.w	r3, r3, #3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d814      	bhi.n	8002ed8 <UART_SetConfig+0x78>
 8002eae:	4a35      	ldr	r2, [pc, #212]	; (8002f84 <UART_SetConfig+0x124>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eb0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002eb4:	5cd3      	ldrb	r3, [r2, r3]
 8002eb6:	d136      	bne.n	8002f26 <UART_SetConfig+0xc6>
    switch (clocksource)
 8002eb8:	2b08      	cmp	r3, #8
 8002eba:	d85a      	bhi.n	8002f72 <UART_SetConfig+0x112>
 8002ebc:	e8df f003 	tbb	[pc, r3]
 8002ec0:	591d170f 	.word	0x591d170f
 8002ec4:	5959591a 	.word	0x5959591a
 8002ec8:	1e          	.byte	0x1e
 8002ec9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eca:	4a2f      	ldr	r2, [pc, #188]	; (8002f88 <UART_SetConfig+0x128>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d003      	beq.n	8002ed8 <UART_SetConfig+0x78>
 8002ed0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d14c      	bne.n	8002f72 <UART_SetConfig+0x112>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002edc:	d13c      	bne.n	8002f58 <UART_SetConfig+0xf8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ede:	f7ff fa39 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002ee2:	b958      	cbnz	r0, 8002efc <UART_SetConfig+0x9c>
 8002ee4:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8002ee6:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8002ee8:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
}
 8002eec:	bd38      	pop	{r3, r4, r5, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8002eee:	f7ff fa49 	bl	8002384 <HAL_RCC_GetPCLK2Freq>
        break;
 8002ef2:	e7f6      	b.n	8002ee2 <UART_SetConfig+0x82>
        pclk = HAL_RCC_GetSysClockFreq();
 8002ef4:	f7ff f95e 	bl	80021b4 <HAL_RCC_GetSysClockFreq>
        break;
 8002ef8:	e7f3      	b.n	8002ee2 <UART_SetConfig+0x82>
    switch (clocksource)
 8002efa:	4824      	ldr	r0, [pc, #144]	; (8002f8c <UART_SetConfig+0x12c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002efc:	6862      	ldr	r2, [r4, #4]
 8002efe:	0853      	lsrs	r3, r2, #1
 8002f00:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f04:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f08:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f0c:	f1a0 0210 	sub.w	r2, r0, #16
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d82e      	bhi.n	8002f72 <UART_SetConfig+0x112>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f14:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 8002f18:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f1a:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f1c:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8002f20:	4318      	orrs	r0, r3
 8002f22:	60d0      	str	r0, [r2, #12]
 8002f24:	e7de      	b.n	8002ee4 <UART_SetConfig+0x84>
    switch (clocksource)
 8002f26:	2b08      	cmp	r3, #8
 8002f28:	d823      	bhi.n	8002f72 <UART_SetConfig+0x112>
 8002f2a:	e8df f003 	tbb	[pc, r3]
 8002f2e:	1a15      	.short	0x1a15
 8002f30:	221d2220 	.word	0x221d2220
 8002f34:	2222      	.short	0x2222
 8002f36:	05          	.byte	0x05
 8002f37:	00          	.byte	0x00
 8002f38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f3c:	6862      	ldr	r2, [r4, #4]
 8002f3e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002f42:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f46:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8002f4a:	f1a3 0110 	sub.w	r1, r3, #16
 8002f4e:	4291      	cmp	r1, r2
 8002f50:	d80f      	bhi.n	8002f72 <UART_SetConfig+0x112>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f52:	6822      	ldr	r2, [r4, #0]
 8002f54:	60d3      	str	r3, [r2, #12]
 8002f56:	e7c5      	b.n	8002ee4 <UART_SetConfig+0x84>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f58:	f7ff f9fc 	bl	8002354 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002f5c:	2800      	cmp	r0, #0
 8002f5e:	d0c1      	beq.n	8002ee4 <UART_SetConfig+0x84>
 8002f60:	e7ec      	b.n	8002f3c <UART_SetConfig+0xdc>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f62:	f7ff fa0f 	bl	8002384 <HAL_RCC_GetPCLK2Freq>
        break;
 8002f66:	e7f9      	b.n	8002f5c <UART_SetConfig+0xfc>
        pclk = HAL_RCC_GetSysClockFreq();
 8002f68:	f7ff f924 	bl	80021b4 <HAL_RCC_GetSysClockFreq>
        break;
 8002f6c:	e7f6      	b.n	8002f5c <UART_SetConfig+0xfc>
        pclk = (uint32_t) HSI_VALUE;
 8002f6e:	4807      	ldr	r0, [pc, #28]	; (8002f8c <UART_SetConfig+0x12c>)
 8002f70:	e7e4      	b.n	8002f3c <UART_SetConfig+0xdc>
    switch (clocksource)
 8002f72:	2001      	movs	r0, #1
 8002f74:	e7b7      	b.n	8002ee6 <UART_SetConfig+0x86>
 8002f76:	bf00      	nop
 8002f78:	efff69f3 	.word	0xefff69f3
 8002f7c:	40013800 	.word	0x40013800
 8002f80:	40021000 	.word	0x40021000
 8002f84:	08003fa0 	.word	0x08003fa0
 8002f88:	40004400 	.word	0x40004400
 8002f8c:	007a1200 	.word	0x007a1200

08002f90 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f90:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f92:	071a      	lsls	r2, r3, #28
{
 8002f94:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f96:	d506      	bpl.n	8002fa6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f98:	6801      	ldr	r1, [r0, #0]
 8002f9a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002f9c:	684a      	ldr	r2, [r1, #4]
 8002f9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fa2:	4322      	orrs	r2, r4
 8002fa4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fa6:	07dc      	lsls	r4, r3, #31
 8002fa8:	d506      	bpl.n	8002fb8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002faa:	6801      	ldr	r1, [r0, #0]
 8002fac:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002fae:	684a      	ldr	r2, [r1, #4]
 8002fb0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002fb4:	4322      	orrs	r2, r4
 8002fb6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fb8:	0799      	lsls	r1, r3, #30
 8002fba:	d506      	bpl.n	8002fca <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fbc:	6801      	ldr	r1, [r0, #0]
 8002fbe:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002fc0:	684a      	ldr	r2, [r1, #4]
 8002fc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002fc6:	4322      	orrs	r2, r4
 8002fc8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fca:	075a      	lsls	r2, r3, #29
 8002fcc:	d506      	bpl.n	8002fdc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fce:	6801      	ldr	r1, [r0, #0]
 8002fd0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002fd2:	684a      	ldr	r2, [r1, #4]
 8002fd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fd8:	4322      	orrs	r2, r4
 8002fda:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002fdc:	06dc      	lsls	r4, r3, #27
 8002fde:	d506      	bpl.n	8002fee <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002fe0:	6801      	ldr	r1, [r0, #0]
 8002fe2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002fe4:	688a      	ldr	r2, [r1, #8]
 8002fe6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002fea:	4322      	orrs	r2, r4
 8002fec:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002fee:	0699      	lsls	r1, r3, #26
 8002ff0:	d506      	bpl.n	8003000 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ff2:	6801      	ldr	r1, [r0, #0]
 8002ff4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002ff6:	688a      	ldr	r2, [r1, #8]
 8002ff8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ffc:	4322      	orrs	r2, r4
 8002ffe:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003000:	065a      	lsls	r2, r3, #25
 8003002:	d50f      	bpl.n	8003024 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003004:	6801      	ldr	r1, [r0, #0]
 8003006:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003008:	684a      	ldr	r2, [r1, #4]
 800300a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800300e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003010:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003014:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003016:	d105      	bne.n	8003024 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003018:	684a      	ldr	r2, [r1, #4]
 800301a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800301c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003020:	4322      	orrs	r2, r4
 8003022:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003024:	061b      	lsls	r3, r3, #24
 8003026:	d506      	bpl.n	8003036 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003028:	6802      	ldr	r2, [r0, #0]
 800302a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800302c:	6853      	ldr	r3, [r2, #4]
 800302e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003032:	430b      	orrs	r3, r1
 8003034:	6053      	str	r3, [r2, #4]
}
 8003036:	bd10      	pop	{r4, pc}

08003038 <UART_WaitOnFlagUntilTimeout>:
{
 8003038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800303c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003040:	4604      	mov	r4, r0
 8003042:	460d      	mov	r5, r1
 8003044:	4617      	mov	r7, r2
 8003046:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003048:	6822      	ldr	r2, [r4, #0]
 800304a:	69d3      	ldr	r3, [r2, #28]
 800304c:	ea35 0303 	bics.w	r3, r5, r3
 8003050:	bf0c      	ite	eq
 8003052:	2301      	moveq	r3, #1
 8003054:	2300      	movne	r3, #0
 8003056:	42bb      	cmp	r3, r7
 8003058:	d001      	beq.n	800305e <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800305a:	2000      	movs	r0, #0
 800305c:	e022      	b.n	80030a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 800305e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003062:	d0f2      	beq.n	800304a <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003064:	f7fd fec8 	bl	8000df8 <HAL_GetTick>
 8003068:	eba0 0008 	sub.w	r0, r0, r8
 800306c:	4548      	cmp	r0, r9
 800306e:	d829      	bhi.n	80030c4 <UART_WaitOnFlagUntilTimeout+0x8c>
 8003070:	f1b9 0f00 	cmp.w	r9, #0
 8003074:	d026      	beq.n	80030c4 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003076:	6821      	ldr	r1, [r4, #0]
 8003078:	680b      	ldr	r3, [r1, #0]
 800307a:	075a      	lsls	r2, r3, #29
 800307c:	d5e4      	bpl.n	8003048 <UART_WaitOnFlagUntilTimeout+0x10>
 800307e:	2d80      	cmp	r5, #128	; 0x80
 8003080:	d0e2      	beq.n	8003048 <UART_WaitOnFlagUntilTimeout+0x10>
 8003082:	2d40      	cmp	r5, #64	; 0x40
 8003084:	d0e0      	beq.n	8003048 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003086:	69ce      	ldr	r6, [r1, #28]
 8003088:	f016 0608 	ands.w	r6, r6, #8
 800308c:	d00c      	beq.n	80030a8 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800308e:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8003090:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003092:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8003094:	f7ff fca1 	bl	80029da <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8003098:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800309a:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800309e:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
          return HAL_ERROR;
 80030a2:	2001      	movs	r0, #1
}
 80030a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030a8:	69cb      	ldr	r3, [r1, #28]
 80030aa:	051b      	lsls	r3, r3, #20
 80030ac:	d5cc      	bpl.n	8003048 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030b2:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 80030b4:	4620      	mov	r0, r4
 80030b6:	f7ff fc90 	bl	80029da <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030ba:	2320      	movs	r3, #32
 80030bc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80030c0:	f884 6078 	strb.w	r6, [r4, #120]	; 0x78
        return HAL_TIMEOUT;
 80030c4:	2003      	movs	r0, #3
 80030c6:	e7ed      	b.n	80030a4 <UART_WaitOnFlagUntilTimeout+0x6c>

080030c8 <UART_CheckIdleState>:
{
 80030c8:	b530      	push	{r4, r5, lr}
 80030ca:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030cc:	2500      	movs	r5, #0
{
 80030ce:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030d0:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
  tickstart = HAL_GetTick();
 80030d4:	f7fd fe90 	bl	8000df8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030d8:	6822      	ldr	r2, [r4, #0]
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80030de:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030e0:	d51b      	bpl.n	800311a <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030e2:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80030e6:	9200      	str	r2, [sp, #0]
 80030e8:	9003      	str	r0, [sp, #12]
 80030ea:	462a      	mov	r2, r5
 80030ec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80030f0:	4620      	mov	r0, r4
 80030f2:	f7ff ffa1 	bl	8003038 <UART_WaitOnFlagUntilTimeout>
 80030f6:	9b03      	ldr	r3, [sp, #12]
 80030f8:	b178      	cbz	r0, 800311a <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80030fa:	6821      	ldr	r1, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fc:	e851 3f00 	ldrex	r3, [r1]
 8003100:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003104:	e841 3200 	strex	r2, r3, [r1]
 8003108:	2a00      	cmp	r2, #0
 800310a:	d1f6      	bne.n	80030fa <UART_CheckIdleState+0x32>
      huart->gState = HAL_UART_STATE_READY;
 800310c:	2320      	movs	r3, #32
 800310e:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8003110:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
      return HAL_TIMEOUT;
 8003114:	2003      	movs	r0, #3
}
 8003116:	b005      	add	sp, #20
 8003118:	bd30      	pop	{r4, r5, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800311a:	6822      	ldr	r2, [r4, #0]
 800311c:	6812      	ldr	r2, [r2, #0]
 800311e:	0752      	lsls	r2, r2, #29
 8003120:	d523      	bpl.n	800316a <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003122:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003126:	9200      	str	r2, [sp, #0]
 8003128:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800312c:	2200      	movs	r2, #0
 800312e:	4620      	mov	r0, r4
 8003130:	f7ff ff82 	bl	8003038 <UART_WaitOnFlagUntilTimeout>
 8003134:	b1c8      	cbz	r0, 800316a <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003136:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003138:	e852 3f00 	ldrex	r3, [r2]
 800313c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003140:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 8003144:	6821      	ldr	r1, [r4, #0]
 8003146:	2800      	cmp	r0, #0
 8003148:	d1f5      	bne.n	8003136 <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800314a:	f101 0308 	add.w	r3, r1, #8
 800314e:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003152:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003156:	f101 0008 	add.w	r0, r1, #8
 800315a:	e840 3200 	strex	r2, r3, [r0]
 800315e:	2a00      	cmp	r2, #0
 8003160:	d1f3      	bne.n	800314a <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 8003162:	2320      	movs	r3, #32
 8003164:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8003168:	e7d2      	b.n	8003110 <UART_CheckIdleState+0x48>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800316c:	2320      	movs	r3, #32
 800316e:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 8003170:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003174:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003178:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800317a:	6660      	str	r0, [r4, #100]	; 0x64
  return HAL_OK;
 800317c:	e7cb      	b.n	8003116 <UART_CheckIdleState+0x4e>

0800317e <HAL_UART_Init>:
{
 800317e:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003180:	4604      	mov	r4, r0
 8003182:	b340      	cbz	r0, 80031d6 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003184:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003186:	b91b      	cbnz	r3, 8003190 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8003188:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 800318c:	f7fd fd34 	bl	8000bf8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003190:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003192:	2324      	movs	r3, #36	; 0x24
 8003194:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8003196:	6813      	ldr	r3, [r2, #0]
 8003198:	f023 0301 	bic.w	r3, r3, #1
 800319c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800319e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031a0:	b113      	cbz	r3, 80031a8 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 80031a2:	4620      	mov	r0, r4
 80031a4:	f7ff fef4 	bl	8002f90 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031a8:	4620      	mov	r0, r4
 80031aa:	f7ff fe59 	bl	8002e60 <UART_SetConfig>
 80031ae:	2801      	cmp	r0, #1
 80031b0:	d011      	beq.n	80031d6 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031b2:	6823      	ldr	r3, [r4, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031c2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80031ca:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80031cc:	601a      	str	r2, [r3, #0]
}
 80031ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80031d2:	f7ff bf79 	b.w	80030c8 <UART_CheckIdleState>
}
 80031d6:	2001      	movs	r0, #1
 80031d8:	bd10      	pop	{r4, pc}
	...

080031dc <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 80031dc:	6883      	ldr	r3, [r0, #8]
{
 80031de:	b510      	push	{r4, lr}
  UART_MASK_COMPUTATION(huart);
 80031e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxXferSize  = Size;
 80031e4:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 80031e8:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 80031ec:	f04f 0200 	mov.w	r2, #0
  huart->pRxBuffPtr  = pData;
 80031f0:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 80031f2:	6682      	str	r2, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80031f4:	d130      	bne.n	8003258 <UART_Start_Receive_IT+0x7c>
 80031f6:	6903      	ldr	r3, [r0, #16]
 80031f8:	bb63      	cbnz	r3, 8003254 <UART_Start_Receive_IT+0x78>
 80031fa:	f240 13ff 	movw	r3, #511	; 0x1ff
 80031fe:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003202:	2300      	movs	r3, #0
 8003204:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003208:	2322      	movs	r3, #34	; 0x22
 800320a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003210:	f102 0308 	add.w	r3, r2, #8
 8003214:	e853 3f00 	ldrex	r3, [r3]
 8003218:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800321c:	3208      	adds	r2, #8
 800321e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003222:	6802      	ldr	r2, [r0, #0]
 8003224:	2900      	cmp	r1, #0
 8003226:	d1f2      	bne.n	800320e <UART_Start_Receive_IT+0x32>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003228:	6883      	ldr	r3, [r0, #8]
 800322a:	6901      	ldr	r1, [r0, #16]
 800322c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003230:	d123      	bne.n	800327a <UART_Start_Receive_IT+0x9e>
    huart->RxISR = UART_RxISR_8BIT;
 8003232:	4b17      	ldr	r3, [pc, #92]	; (8003290 <UART_Start_Receive_IT+0xb4>)
 8003234:	4c17      	ldr	r4, [pc, #92]	; (8003294 <UART_Start_Receive_IT+0xb8>)
 8003236:	2900      	cmp	r1, #0
 8003238:	bf18      	it	ne
 800323a:	4623      	movne	r3, r4
 800323c:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 800323e:	b1f1      	cbz	r1, 800327e <UART_Start_Receive_IT+0xa2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003240:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003244:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003248:	e842 3100 	strex	r1, r3, [r2]
 800324c:	2900      	cmp	r1, #0
 800324e:	d1f7      	bne.n	8003240 <UART_Start_Receive_IT+0x64>
}
 8003250:	2000      	movs	r0, #0
 8003252:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8003254:	23ff      	movs	r3, #255	; 0xff
 8003256:	e7d2      	b.n	80031fe <UART_Start_Receive_IT+0x22>
 8003258:	b923      	cbnz	r3, 8003264 <UART_Start_Receive_IT+0x88>
 800325a:	6903      	ldr	r3, [r0, #16]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0f9      	beq.n	8003254 <UART_Start_Receive_IT+0x78>
 8003260:	237f      	movs	r3, #127	; 0x7f
 8003262:	e7cc      	b.n	80031fe <UART_Start_Receive_IT+0x22>
 8003264:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003268:	d104      	bne.n	8003274 <UART_Start_Receive_IT+0x98>
 800326a:	6903      	ldr	r3, [r0, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0f7      	beq.n	8003260 <UART_Start_Receive_IT+0x84>
 8003270:	233f      	movs	r3, #63	; 0x3f
 8003272:	e7c4      	b.n	80031fe <UART_Start_Receive_IT+0x22>
 8003274:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8003278:	e7c3      	b.n	8003202 <UART_Start_Receive_IT+0x26>
    huart->RxISR = UART_RxISR_8BIT;
 800327a:	4b06      	ldr	r3, [pc, #24]	; (8003294 <UART_Start_Receive_IT+0xb8>)
 800327c:	e7de      	b.n	800323c <UART_Start_Receive_IT+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800327e:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003282:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003286:	e842 3100 	strex	r1, r3, [r2]
 800328a:	2900      	cmp	r1, #0
 800328c:	d1f7      	bne.n	800327e <UART_Start_Receive_IT+0xa2>
 800328e:	e7df      	b.n	8003250 <UART_Start_Receive_IT+0x74>
 8003290:	08002da5 	.word	0x08002da5
 8003294:	08002ce5 	.word	0x08002ce5

08003298 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003298:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800329c:	2b20      	cmp	r3, #32
{
 800329e:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 80032a0:	d112      	bne.n	80032c8 <HAL_UART_Receive_IT+0x30>
    if ((pData == NULL) || (Size == 0U))
 80032a2:	b1a1      	cbz	r1, 80032ce <HAL_UART_Receive_IT+0x36>
 80032a4:	b19a      	cbz	r2, 80032ce <HAL_UART_Receive_IT+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032a6:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80032a8:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032aa:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80032ac:	6863      	ldr	r3, [r4, #4]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	d507      	bpl.n	80032c2 <HAL_UART_Receive_IT+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b2:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80032b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ba:	e844 3500 	strex	r5, r3, [r4]
 80032be:	2d00      	cmp	r5, #0
 80032c0:	d1f7      	bne.n	80032b2 <HAL_UART_Receive_IT+0x1a>
}
 80032c2:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 80032c4:	f7ff bf8a 	b.w	80031dc <UART_Start_Receive_IT>
    return HAL_BUSY;
 80032c8:	2002      	movs	r0, #2
}
 80032ca:	bc30      	pop	{r4, r5}
 80032cc:	4770      	bx	lr
      return HAL_ERROR;
 80032ce:	2001      	movs	r0, #1
 80032d0:	e7fb      	b.n	80032ca <HAL_UART_Receive_IT+0x32>

080032d2 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80032d2:	4770      	bx	lr

080032d4 <__errno>:
 80032d4:	4b01      	ldr	r3, [pc, #4]	; (80032dc <__errno+0x8>)
 80032d6:	6818      	ldr	r0, [r3, #0]
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	20000020 	.word	0x20000020

080032e0 <__libc_init_array>:
 80032e0:	b570      	push	{r4, r5, r6, lr}
 80032e2:	4d0d      	ldr	r5, [pc, #52]	; (8003318 <__libc_init_array+0x38>)
 80032e4:	4c0d      	ldr	r4, [pc, #52]	; (800331c <__libc_init_array+0x3c>)
 80032e6:	1b64      	subs	r4, r4, r5
 80032e8:	10a4      	asrs	r4, r4, #2
 80032ea:	2600      	movs	r6, #0
 80032ec:	42a6      	cmp	r6, r4
 80032ee:	d109      	bne.n	8003304 <__libc_init_array+0x24>
 80032f0:	4d0b      	ldr	r5, [pc, #44]	; (8003320 <__libc_init_array+0x40>)
 80032f2:	4c0c      	ldr	r4, [pc, #48]	; (8003324 <__libc_init_array+0x44>)
 80032f4:	f000 fe20 	bl	8003f38 <_init>
 80032f8:	1b64      	subs	r4, r4, r5
 80032fa:	10a4      	asrs	r4, r4, #2
 80032fc:	2600      	movs	r6, #0
 80032fe:	42a6      	cmp	r6, r4
 8003300:	d105      	bne.n	800330e <__libc_init_array+0x2e>
 8003302:	bd70      	pop	{r4, r5, r6, pc}
 8003304:	f855 3b04 	ldr.w	r3, [r5], #4
 8003308:	4798      	blx	r3
 800330a:	3601      	adds	r6, #1
 800330c:	e7ee      	b.n	80032ec <__libc_init_array+0xc>
 800330e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003312:	4798      	blx	r3
 8003314:	3601      	adds	r6, #1
 8003316:	e7f2      	b.n	80032fe <__libc_init_array+0x1e>
 8003318:	08004124 	.word	0x08004124
 800331c:	08004124 	.word	0x08004124
 8003320:	08004124 	.word	0x08004124
 8003324:	08004128 	.word	0x08004128

08003328 <memset>:
 8003328:	4402      	add	r2, r0
 800332a:	4603      	mov	r3, r0
 800332c:	4293      	cmp	r3, r2
 800332e:	d100      	bne.n	8003332 <memset+0xa>
 8003330:	4770      	bx	lr
 8003332:	f803 1b01 	strb.w	r1, [r3], #1
 8003336:	e7f9      	b.n	800332c <memset+0x4>

08003338 <siscanf>:
 8003338:	b40e      	push	{r1, r2, r3}
 800333a:	b510      	push	{r4, lr}
 800333c:	b09f      	sub	sp, #124	; 0x7c
 800333e:	ac21      	add	r4, sp, #132	; 0x84
 8003340:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003344:	f854 2b04 	ldr.w	r2, [r4], #4
 8003348:	9201      	str	r2, [sp, #4]
 800334a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800334e:	9004      	str	r0, [sp, #16]
 8003350:	9008      	str	r0, [sp, #32]
 8003352:	f7fc ff3d 	bl	80001d0 <strlen>
 8003356:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <siscanf+0x50>)
 8003358:	9005      	str	r0, [sp, #20]
 800335a:	9009      	str	r0, [sp, #36]	; 0x24
 800335c:	930d      	str	r3, [sp, #52]	; 0x34
 800335e:	480b      	ldr	r0, [pc, #44]	; (800338c <siscanf+0x54>)
 8003360:	9a01      	ldr	r2, [sp, #4]
 8003362:	6800      	ldr	r0, [r0, #0]
 8003364:	9403      	str	r4, [sp, #12]
 8003366:	2300      	movs	r3, #0
 8003368:	9311      	str	r3, [sp, #68]	; 0x44
 800336a:	9316      	str	r3, [sp, #88]	; 0x58
 800336c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003370:	f8ad 301e 	strh.w	r3, [sp, #30]
 8003374:	a904      	add	r1, sp, #16
 8003376:	4623      	mov	r3, r4
 8003378:	f000 f866 	bl	8003448 <__ssvfiscanf_r>
 800337c:	b01f      	add	sp, #124	; 0x7c
 800337e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003382:	b003      	add	sp, #12
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	08003391 	.word	0x08003391
 800338c:	20000020 	.word	0x20000020

08003390 <__seofread>:
 8003390:	2000      	movs	r0, #0
 8003392:	4770      	bx	lr

08003394 <_sungetc_r>:
 8003394:	b538      	push	{r3, r4, r5, lr}
 8003396:	1c4b      	adds	r3, r1, #1
 8003398:	4614      	mov	r4, r2
 800339a:	d103      	bne.n	80033a4 <_sungetc_r+0x10>
 800339c:	f04f 35ff 	mov.w	r5, #4294967295
 80033a0:	4628      	mov	r0, r5
 80033a2:	bd38      	pop	{r3, r4, r5, pc}
 80033a4:	8993      	ldrh	r3, [r2, #12]
 80033a6:	f023 0320 	bic.w	r3, r3, #32
 80033aa:	8193      	strh	r3, [r2, #12]
 80033ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80033ae:	6852      	ldr	r2, [r2, #4]
 80033b0:	b2cd      	uxtb	r5, r1
 80033b2:	b18b      	cbz	r3, 80033d8 <_sungetc_r+0x44>
 80033b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033b6:	4293      	cmp	r3, r2
 80033b8:	dd08      	ble.n	80033cc <_sungetc_r+0x38>
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	1e5a      	subs	r2, r3, #1
 80033be:	6022      	str	r2, [r4, #0]
 80033c0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80033c4:	6863      	ldr	r3, [r4, #4]
 80033c6:	3301      	adds	r3, #1
 80033c8:	6063      	str	r3, [r4, #4]
 80033ca:	e7e9      	b.n	80033a0 <_sungetc_r+0xc>
 80033cc:	4621      	mov	r1, r4
 80033ce:	f000 fc35 	bl	8003c3c <__submore>
 80033d2:	2800      	cmp	r0, #0
 80033d4:	d0f1      	beq.n	80033ba <_sungetc_r+0x26>
 80033d6:	e7e1      	b.n	800339c <_sungetc_r+0x8>
 80033d8:	6921      	ldr	r1, [r4, #16]
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	b151      	cbz	r1, 80033f4 <_sungetc_r+0x60>
 80033de:	4299      	cmp	r1, r3
 80033e0:	d208      	bcs.n	80033f4 <_sungetc_r+0x60>
 80033e2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80033e6:	42a9      	cmp	r1, r5
 80033e8:	d104      	bne.n	80033f4 <_sungetc_r+0x60>
 80033ea:	3b01      	subs	r3, #1
 80033ec:	3201      	adds	r2, #1
 80033ee:	6023      	str	r3, [r4, #0]
 80033f0:	6062      	str	r2, [r4, #4]
 80033f2:	e7d5      	b.n	80033a0 <_sungetc_r+0xc>
 80033f4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80033f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033fc:	6363      	str	r3, [r4, #52]	; 0x34
 80033fe:	2303      	movs	r3, #3
 8003400:	63a3      	str	r3, [r4, #56]	; 0x38
 8003402:	4623      	mov	r3, r4
 8003404:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003408:	6023      	str	r3, [r4, #0]
 800340a:	2301      	movs	r3, #1
 800340c:	e7dc      	b.n	80033c8 <_sungetc_r+0x34>

0800340e <__ssrefill_r>:
 800340e:	b510      	push	{r4, lr}
 8003410:	460c      	mov	r4, r1
 8003412:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003414:	b169      	cbz	r1, 8003432 <__ssrefill_r+0x24>
 8003416:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800341a:	4299      	cmp	r1, r3
 800341c:	d001      	beq.n	8003422 <__ssrefill_r+0x14>
 800341e:	f000 fc57 	bl	8003cd0 <_free_r>
 8003422:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003424:	6063      	str	r3, [r4, #4]
 8003426:	2000      	movs	r0, #0
 8003428:	6360      	str	r0, [r4, #52]	; 0x34
 800342a:	b113      	cbz	r3, 8003432 <__ssrefill_r+0x24>
 800342c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800342e:	6023      	str	r3, [r4, #0]
 8003430:	bd10      	pop	{r4, pc}
 8003432:	6923      	ldr	r3, [r4, #16]
 8003434:	6023      	str	r3, [r4, #0]
 8003436:	2300      	movs	r3, #0
 8003438:	6063      	str	r3, [r4, #4]
 800343a:	89a3      	ldrh	r3, [r4, #12]
 800343c:	f043 0320 	orr.w	r3, r3, #32
 8003440:	81a3      	strh	r3, [r4, #12]
 8003442:	f04f 30ff 	mov.w	r0, #4294967295
 8003446:	e7f3      	b.n	8003430 <__ssrefill_r+0x22>

08003448 <__ssvfiscanf_r>:
 8003448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800344c:	460c      	mov	r4, r1
 800344e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8003452:	2100      	movs	r1, #0
 8003454:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8003458:	49a6      	ldr	r1, [pc, #664]	; (80036f4 <__ssvfiscanf_r+0x2ac>)
 800345a:	91a0      	str	r1, [sp, #640]	; 0x280
 800345c:	f10d 0804 	add.w	r8, sp, #4
 8003460:	49a5      	ldr	r1, [pc, #660]	; (80036f8 <__ssvfiscanf_r+0x2b0>)
 8003462:	4fa6      	ldr	r7, [pc, #664]	; (80036fc <__ssvfiscanf_r+0x2b4>)
 8003464:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8003700 <__ssvfiscanf_r+0x2b8>
 8003468:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800346c:	4606      	mov	r6, r0
 800346e:	91a1      	str	r1, [sp, #644]	; 0x284
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	7813      	ldrb	r3, [r2, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	f000 815a 	beq.w	800372e <__ssvfiscanf_r+0x2e6>
 800347a:	5dd9      	ldrb	r1, [r3, r7]
 800347c:	f011 0108 	ands.w	r1, r1, #8
 8003480:	f102 0501 	add.w	r5, r2, #1
 8003484:	d019      	beq.n	80034ba <__ssvfiscanf_r+0x72>
 8003486:	6863      	ldr	r3, [r4, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	dd0f      	ble.n	80034ac <__ssvfiscanf_r+0x64>
 800348c:	6823      	ldr	r3, [r4, #0]
 800348e:	781a      	ldrb	r2, [r3, #0]
 8003490:	5cba      	ldrb	r2, [r7, r2]
 8003492:	0712      	lsls	r2, r2, #28
 8003494:	d401      	bmi.n	800349a <__ssvfiscanf_r+0x52>
 8003496:	462a      	mov	r2, r5
 8003498:	e7eb      	b.n	8003472 <__ssvfiscanf_r+0x2a>
 800349a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800349c:	3201      	adds	r2, #1
 800349e:	9245      	str	r2, [sp, #276]	; 0x114
 80034a0:	6862      	ldr	r2, [r4, #4]
 80034a2:	3301      	adds	r3, #1
 80034a4:	3a01      	subs	r2, #1
 80034a6:	6062      	str	r2, [r4, #4]
 80034a8:	6023      	str	r3, [r4, #0]
 80034aa:	e7ec      	b.n	8003486 <__ssvfiscanf_r+0x3e>
 80034ac:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80034ae:	4621      	mov	r1, r4
 80034b0:	4630      	mov	r0, r6
 80034b2:	4798      	blx	r3
 80034b4:	2800      	cmp	r0, #0
 80034b6:	d0e9      	beq.n	800348c <__ssvfiscanf_r+0x44>
 80034b8:	e7ed      	b.n	8003496 <__ssvfiscanf_r+0x4e>
 80034ba:	2b25      	cmp	r3, #37	; 0x25
 80034bc:	d012      	beq.n	80034e4 <__ssvfiscanf_r+0x9c>
 80034be:	469a      	mov	sl, r3
 80034c0:	6863      	ldr	r3, [r4, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f340 8091 	ble.w	80035ea <__ssvfiscanf_r+0x1a2>
 80034c8:	6822      	ldr	r2, [r4, #0]
 80034ca:	7813      	ldrb	r3, [r2, #0]
 80034cc:	4553      	cmp	r3, sl
 80034ce:	f040 812e 	bne.w	800372e <__ssvfiscanf_r+0x2e6>
 80034d2:	6863      	ldr	r3, [r4, #4]
 80034d4:	3b01      	subs	r3, #1
 80034d6:	6063      	str	r3, [r4, #4]
 80034d8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80034da:	3201      	adds	r2, #1
 80034dc:	3301      	adds	r3, #1
 80034de:	6022      	str	r2, [r4, #0]
 80034e0:	9345      	str	r3, [sp, #276]	; 0x114
 80034e2:	e7d8      	b.n	8003496 <__ssvfiscanf_r+0x4e>
 80034e4:	9141      	str	r1, [sp, #260]	; 0x104
 80034e6:	9143      	str	r1, [sp, #268]	; 0x10c
 80034e8:	7853      	ldrb	r3, [r2, #1]
 80034ea:	2b2a      	cmp	r3, #42	; 0x2a
 80034ec:	bf02      	ittt	eq
 80034ee:	2310      	moveq	r3, #16
 80034f0:	1c95      	addeq	r5, r2, #2
 80034f2:	9341      	streq	r3, [sp, #260]	; 0x104
 80034f4:	220a      	movs	r2, #10
 80034f6:	46aa      	mov	sl, r5
 80034f8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80034fc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003500:	2b09      	cmp	r3, #9
 8003502:	d91d      	bls.n	8003540 <__ssvfiscanf_r+0xf8>
 8003504:	487e      	ldr	r0, [pc, #504]	; (8003700 <__ssvfiscanf_r+0x2b8>)
 8003506:	2203      	movs	r2, #3
 8003508:	f7fc fe6a 	bl	80001e0 <memchr>
 800350c:	b140      	cbz	r0, 8003520 <__ssvfiscanf_r+0xd8>
 800350e:	2301      	movs	r3, #1
 8003510:	eba0 0009 	sub.w	r0, r0, r9
 8003514:	fa03 f000 	lsl.w	r0, r3, r0
 8003518:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800351a:	4318      	orrs	r0, r3
 800351c:	9041      	str	r0, [sp, #260]	; 0x104
 800351e:	4655      	mov	r5, sl
 8003520:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003524:	2b78      	cmp	r3, #120	; 0x78
 8003526:	d806      	bhi.n	8003536 <__ssvfiscanf_r+0xee>
 8003528:	2b57      	cmp	r3, #87	; 0x57
 800352a:	d810      	bhi.n	800354e <__ssvfiscanf_r+0x106>
 800352c:	2b25      	cmp	r3, #37	; 0x25
 800352e:	d0c6      	beq.n	80034be <__ssvfiscanf_r+0x76>
 8003530:	d856      	bhi.n	80035e0 <__ssvfiscanf_r+0x198>
 8003532:	2b00      	cmp	r3, #0
 8003534:	d064      	beq.n	8003600 <__ssvfiscanf_r+0x1b8>
 8003536:	2303      	movs	r3, #3
 8003538:	9347      	str	r3, [sp, #284]	; 0x11c
 800353a:	230a      	movs	r3, #10
 800353c:	9342      	str	r3, [sp, #264]	; 0x108
 800353e:	e071      	b.n	8003624 <__ssvfiscanf_r+0x1dc>
 8003540:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8003542:	fb02 1103 	mla	r1, r2, r3, r1
 8003546:	3930      	subs	r1, #48	; 0x30
 8003548:	9143      	str	r1, [sp, #268]	; 0x10c
 800354a:	4655      	mov	r5, sl
 800354c:	e7d3      	b.n	80034f6 <__ssvfiscanf_r+0xae>
 800354e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8003552:	2a20      	cmp	r2, #32
 8003554:	d8ef      	bhi.n	8003536 <__ssvfiscanf_r+0xee>
 8003556:	a101      	add	r1, pc, #4	; (adr r1, 800355c <__ssvfiscanf_r+0x114>)
 8003558:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800355c:	0800360f 	.word	0x0800360f
 8003560:	08003537 	.word	0x08003537
 8003564:	08003537 	.word	0x08003537
 8003568:	0800366d 	.word	0x0800366d
 800356c:	08003537 	.word	0x08003537
 8003570:	08003537 	.word	0x08003537
 8003574:	08003537 	.word	0x08003537
 8003578:	08003537 	.word	0x08003537
 800357c:	08003537 	.word	0x08003537
 8003580:	08003537 	.word	0x08003537
 8003584:	08003537 	.word	0x08003537
 8003588:	08003683 	.word	0x08003683
 800358c:	08003659 	.word	0x08003659
 8003590:	080035e7 	.word	0x080035e7
 8003594:	080035e7 	.word	0x080035e7
 8003598:	080035e7 	.word	0x080035e7
 800359c:	08003537 	.word	0x08003537
 80035a0:	0800365d 	.word	0x0800365d
 80035a4:	08003537 	.word	0x08003537
 80035a8:	08003537 	.word	0x08003537
 80035ac:	08003537 	.word	0x08003537
 80035b0:	08003537 	.word	0x08003537
 80035b4:	08003693 	.word	0x08003693
 80035b8:	08003665 	.word	0x08003665
 80035bc:	08003607 	.word	0x08003607
 80035c0:	08003537 	.word	0x08003537
 80035c4:	08003537 	.word	0x08003537
 80035c8:	0800368f 	.word	0x0800368f
 80035cc:	08003537 	.word	0x08003537
 80035d0:	08003659 	.word	0x08003659
 80035d4:	08003537 	.word	0x08003537
 80035d8:	08003537 	.word	0x08003537
 80035dc:	0800360f 	.word	0x0800360f
 80035e0:	3b45      	subs	r3, #69	; 0x45
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d8a7      	bhi.n	8003536 <__ssvfiscanf_r+0xee>
 80035e6:	2305      	movs	r3, #5
 80035e8:	e01b      	b.n	8003622 <__ssvfiscanf_r+0x1da>
 80035ea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80035ec:	4621      	mov	r1, r4
 80035ee:	4630      	mov	r0, r6
 80035f0:	4798      	blx	r3
 80035f2:	2800      	cmp	r0, #0
 80035f4:	f43f af68 	beq.w	80034c8 <__ssvfiscanf_r+0x80>
 80035f8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80035fa:	2800      	cmp	r0, #0
 80035fc:	f040 808d 	bne.w	800371a <__ssvfiscanf_r+0x2d2>
 8003600:	f04f 30ff 	mov.w	r0, #4294967295
 8003604:	e08f      	b.n	8003726 <__ssvfiscanf_r+0x2de>
 8003606:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003608:	f042 0220 	orr.w	r2, r2, #32
 800360c:	9241      	str	r2, [sp, #260]	; 0x104
 800360e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003614:	9241      	str	r2, [sp, #260]	; 0x104
 8003616:	2210      	movs	r2, #16
 8003618:	2b6f      	cmp	r3, #111	; 0x6f
 800361a:	9242      	str	r2, [sp, #264]	; 0x108
 800361c:	bf34      	ite	cc
 800361e:	2303      	movcc	r3, #3
 8003620:	2304      	movcs	r3, #4
 8003622:	9347      	str	r3, [sp, #284]	; 0x11c
 8003624:	6863      	ldr	r3, [r4, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	dd42      	ble.n	80036b0 <__ssvfiscanf_r+0x268>
 800362a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800362c:	0659      	lsls	r1, r3, #25
 800362e:	d404      	bmi.n	800363a <__ssvfiscanf_r+0x1f2>
 8003630:	6823      	ldr	r3, [r4, #0]
 8003632:	781a      	ldrb	r2, [r3, #0]
 8003634:	5cba      	ldrb	r2, [r7, r2]
 8003636:	0712      	lsls	r2, r2, #28
 8003638:	d441      	bmi.n	80036be <__ssvfiscanf_r+0x276>
 800363a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800363c:	2b02      	cmp	r3, #2
 800363e:	dc50      	bgt.n	80036e2 <__ssvfiscanf_r+0x29a>
 8003640:	466b      	mov	r3, sp
 8003642:	4622      	mov	r2, r4
 8003644:	a941      	add	r1, sp, #260	; 0x104
 8003646:	4630      	mov	r0, r6
 8003648:	f000 f876 	bl	8003738 <_scanf_chars>
 800364c:	2801      	cmp	r0, #1
 800364e:	d06e      	beq.n	800372e <__ssvfiscanf_r+0x2e6>
 8003650:	2802      	cmp	r0, #2
 8003652:	f47f af20 	bne.w	8003496 <__ssvfiscanf_r+0x4e>
 8003656:	e7cf      	b.n	80035f8 <__ssvfiscanf_r+0x1b0>
 8003658:	220a      	movs	r2, #10
 800365a:	e7dd      	b.n	8003618 <__ssvfiscanf_r+0x1d0>
 800365c:	2300      	movs	r3, #0
 800365e:	9342      	str	r3, [sp, #264]	; 0x108
 8003660:	2303      	movs	r3, #3
 8003662:	e7de      	b.n	8003622 <__ssvfiscanf_r+0x1da>
 8003664:	2308      	movs	r3, #8
 8003666:	9342      	str	r3, [sp, #264]	; 0x108
 8003668:	2304      	movs	r3, #4
 800366a:	e7da      	b.n	8003622 <__ssvfiscanf_r+0x1da>
 800366c:	4629      	mov	r1, r5
 800366e:	4640      	mov	r0, r8
 8003670:	f000 f9b4 	bl	80039dc <__sccl>
 8003674:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003676:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800367a:	9341      	str	r3, [sp, #260]	; 0x104
 800367c:	4605      	mov	r5, r0
 800367e:	2301      	movs	r3, #1
 8003680:	e7cf      	b.n	8003622 <__ssvfiscanf_r+0x1da>
 8003682:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003688:	9341      	str	r3, [sp, #260]	; 0x104
 800368a:	2300      	movs	r3, #0
 800368c:	e7c9      	b.n	8003622 <__ssvfiscanf_r+0x1da>
 800368e:	2302      	movs	r3, #2
 8003690:	e7c7      	b.n	8003622 <__ssvfiscanf_r+0x1da>
 8003692:	9841      	ldr	r0, [sp, #260]	; 0x104
 8003694:	06c3      	lsls	r3, r0, #27
 8003696:	f53f aefe 	bmi.w	8003496 <__ssvfiscanf_r+0x4e>
 800369a:	9b00      	ldr	r3, [sp, #0]
 800369c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800369e:	1d19      	adds	r1, r3, #4
 80036a0:	9100      	str	r1, [sp, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f010 0f01 	tst.w	r0, #1
 80036a8:	bf14      	ite	ne
 80036aa:	801a      	strhne	r2, [r3, #0]
 80036ac:	601a      	streq	r2, [r3, #0]
 80036ae:	e6f2      	b.n	8003496 <__ssvfiscanf_r+0x4e>
 80036b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80036b2:	4621      	mov	r1, r4
 80036b4:	4630      	mov	r0, r6
 80036b6:	4798      	blx	r3
 80036b8:	2800      	cmp	r0, #0
 80036ba:	d0b6      	beq.n	800362a <__ssvfiscanf_r+0x1e2>
 80036bc:	e79c      	b.n	80035f8 <__ssvfiscanf_r+0x1b0>
 80036be:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80036c0:	3201      	adds	r2, #1
 80036c2:	9245      	str	r2, [sp, #276]	; 0x114
 80036c4:	6862      	ldr	r2, [r4, #4]
 80036c6:	3a01      	subs	r2, #1
 80036c8:	2a00      	cmp	r2, #0
 80036ca:	6062      	str	r2, [r4, #4]
 80036cc:	dd02      	ble.n	80036d4 <__ssvfiscanf_r+0x28c>
 80036ce:	3301      	adds	r3, #1
 80036d0:	6023      	str	r3, [r4, #0]
 80036d2:	e7ad      	b.n	8003630 <__ssvfiscanf_r+0x1e8>
 80036d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80036d6:	4621      	mov	r1, r4
 80036d8:	4630      	mov	r0, r6
 80036da:	4798      	blx	r3
 80036dc:	2800      	cmp	r0, #0
 80036de:	d0a7      	beq.n	8003630 <__ssvfiscanf_r+0x1e8>
 80036e0:	e78a      	b.n	80035f8 <__ssvfiscanf_r+0x1b0>
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	dc0e      	bgt.n	8003704 <__ssvfiscanf_r+0x2bc>
 80036e6:	466b      	mov	r3, sp
 80036e8:	4622      	mov	r2, r4
 80036ea:	a941      	add	r1, sp, #260	; 0x104
 80036ec:	4630      	mov	r0, r6
 80036ee:	f000 f87d 	bl	80037ec <_scanf_i>
 80036f2:	e7ab      	b.n	800364c <__ssvfiscanf_r+0x204>
 80036f4:	08003395 	.word	0x08003395
 80036f8:	0800340f 	.word	0x0800340f
 80036fc:	08003fc3 	.word	0x08003fc3
 8003700:	08003fa3 	.word	0x08003fa3
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <__ssvfiscanf_r+0x2ec>)
 8003706:	2b00      	cmp	r3, #0
 8003708:	f43f aec5 	beq.w	8003496 <__ssvfiscanf_r+0x4e>
 800370c:	466b      	mov	r3, sp
 800370e:	4622      	mov	r2, r4
 8003710:	a941      	add	r1, sp, #260	; 0x104
 8003712:	4630      	mov	r0, r6
 8003714:	f3af 8000 	nop.w
 8003718:	e798      	b.n	800364c <__ssvfiscanf_r+0x204>
 800371a:	89a3      	ldrh	r3, [r4, #12]
 800371c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003720:	bf18      	it	ne
 8003722:	f04f 30ff 	movne.w	r0, #4294967295
 8003726:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800372a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800372e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003730:	e7f9      	b.n	8003726 <__ssvfiscanf_r+0x2de>
 8003732:	bf00      	nop
 8003734:	00000000 	.word	0x00000000

08003738 <_scanf_chars>:
 8003738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800373c:	4615      	mov	r5, r2
 800373e:	688a      	ldr	r2, [r1, #8]
 8003740:	4680      	mov	r8, r0
 8003742:	460c      	mov	r4, r1
 8003744:	b932      	cbnz	r2, 8003754 <_scanf_chars+0x1c>
 8003746:	698a      	ldr	r2, [r1, #24]
 8003748:	2a00      	cmp	r2, #0
 800374a:	bf0c      	ite	eq
 800374c:	2201      	moveq	r2, #1
 800374e:	f04f 32ff 	movne.w	r2, #4294967295
 8003752:	608a      	str	r2, [r1, #8]
 8003754:	6822      	ldr	r2, [r4, #0]
 8003756:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80037e8 <_scanf_chars+0xb0>
 800375a:	06d1      	lsls	r1, r2, #27
 800375c:	bf5f      	itttt	pl
 800375e:	681a      	ldrpl	r2, [r3, #0]
 8003760:	1d11      	addpl	r1, r2, #4
 8003762:	6019      	strpl	r1, [r3, #0]
 8003764:	6816      	ldrpl	r6, [r2, #0]
 8003766:	2700      	movs	r7, #0
 8003768:	69a0      	ldr	r0, [r4, #24]
 800376a:	b188      	cbz	r0, 8003790 <_scanf_chars+0x58>
 800376c:	2801      	cmp	r0, #1
 800376e:	d107      	bne.n	8003780 <_scanf_chars+0x48>
 8003770:	682a      	ldr	r2, [r5, #0]
 8003772:	7811      	ldrb	r1, [r2, #0]
 8003774:	6962      	ldr	r2, [r4, #20]
 8003776:	5c52      	ldrb	r2, [r2, r1]
 8003778:	b952      	cbnz	r2, 8003790 <_scanf_chars+0x58>
 800377a:	2f00      	cmp	r7, #0
 800377c:	d031      	beq.n	80037e2 <_scanf_chars+0xaa>
 800377e:	e022      	b.n	80037c6 <_scanf_chars+0x8e>
 8003780:	2802      	cmp	r0, #2
 8003782:	d120      	bne.n	80037c6 <_scanf_chars+0x8e>
 8003784:	682b      	ldr	r3, [r5, #0]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	f813 3009 	ldrb.w	r3, [r3, r9]
 800378c:	071b      	lsls	r3, r3, #28
 800378e:	d41a      	bmi.n	80037c6 <_scanf_chars+0x8e>
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	06da      	lsls	r2, r3, #27
 8003794:	bf5e      	ittt	pl
 8003796:	682b      	ldrpl	r3, [r5, #0]
 8003798:	781b      	ldrbpl	r3, [r3, #0]
 800379a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800379e:	682a      	ldr	r2, [r5, #0]
 80037a0:	686b      	ldr	r3, [r5, #4]
 80037a2:	3201      	adds	r2, #1
 80037a4:	602a      	str	r2, [r5, #0]
 80037a6:	68a2      	ldr	r2, [r4, #8]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	3a01      	subs	r2, #1
 80037ac:	606b      	str	r3, [r5, #4]
 80037ae:	3701      	adds	r7, #1
 80037b0:	60a2      	str	r2, [r4, #8]
 80037b2:	b142      	cbz	r2, 80037c6 <_scanf_chars+0x8e>
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	dcd7      	bgt.n	8003768 <_scanf_chars+0x30>
 80037b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80037bc:	4629      	mov	r1, r5
 80037be:	4640      	mov	r0, r8
 80037c0:	4798      	blx	r3
 80037c2:	2800      	cmp	r0, #0
 80037c4:	d0d0      	beq.n	8003768 <_scanf_chars+0x30>
 80037c6:	6823      	ldr	r3, [r4, #0]
 80037c8:	f013 0310 	ands.w	r3, r3, #16
 80037cc:	d105      	bne.n	80037da <_scanf_chars+0xa2>
 80037ce:	68e2      	ldr	r2, [r4, #12]
 80037d0:	3201      	adds	r2, #1
 80037d2:	60e2      	str	r2, [r4, #12]
 80037d4:	69a2      	ldr	r2, [r4, #24]
 80037d6:	b102      	cbz	r2, 80037da <_scanf_chars+0xa2>
 80037d8:	7033      	strb	r3, [r6, #0]
 80037da:	6923      	ldr	r3, [r4, #16]
 80037dc:	443b      	add	r3, r7
 80037de:	6123      	str	r3, [r4, #16]
 80037e0:	2000      	movs	r0, #0
 80037e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037e6:	bf00      	nop
 80037e8:	08003fc3 	.word	0x08003fc3

080037ec <_scanf_i>:
 80037ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037f0:	4698      	mov	r8, r3
 80037f2:	4b76      	ldr	r3, [pc, #472]	; (80039cc <_scanf_i+0x1e0>)
 80037f4:	460c      	mov	r4, r1
 80037f6:	4682      	mov	sl, r0
 80037f8:	4616      	mov	r6, r2
 80037fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80037fe:	b087      	sub	sp, #28
 8003800:	ab03      	add	r3, sp, #12
 8003802:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003806:	4b72      	ldr	r3, [pc, #456]	; (80039d0 <_scanf_i+0x1e4>)
 8003808:	69a1      	ldr	r1, [r4, #24]
 800380a:	4a72      	ldr	r2, [pc, #456]	; (80039d4 <_scanf_i+0x1e8>)
 800380c:	2903      	cmp	r1, #3
 800380e:	bf18      	it	ne
 8003810:	461a      	movne	r2, r3
 8003812:	68a3      	ldr	r3, [r4, #8]
 8003814:	9201      	str	r2, [sp, #4]
 8003816:	1e5a      	subs	r2, r3, #1
 8003818:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800381c:	bf88      	it	hi
 800381e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003822:	4627      	mov	r7, r4
 8003824:	bf82      	ittt	hi
 8003826:	eb03 0905 	addhi.w	r9, r3, r5
 800382a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800382e:	60a3      	strhi	r3, [r4, #8]
 8003830:	f857 3b1c 	ldr.w	r3, [r7], #28
 8003834:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8003838:	bf98      	it	ls
 800383a:	f04f 0900 	movls.w	r9, #0
 800383e:	6023      	str	r3, [r4, #0]
 8003840:	463d      	mov	r5, r7
 8003842:	f04f 0b00 	mov.w	fp, #0
 8003846:	6831      	ldr	r1, [r6, #0]
 8003848:	ab03      	add	r3, sp, #12
 800384a:	7809      	ldrb	r1, [r1, #0]
 800384c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003850:	2202      	movs	r2, #2
 8003852:	f7fc fcc5 	bl	80001e0 <memchr>
 8003856:	b328      	cbz	r0, 80038a4 <_scanf_i+0xb8>
 8003858:	f1bb 0f01 	cmp.w	fp, #1
 800385c:	d159      	bne.n	8003912 <_scanf_i+0x126>
 800385e:	6862      	ldr	r2, [r4, #4]
 8003860:	b92a      	cbnz	r2, 800386e <_scanf_i+0x82>
 8003862:	6822      	ldr	r2, [r4, #0]
 8003864:	2308      	movs	r3, #8
 8003866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800386a:	6063      	str	r3, [r4, #4]
 800386c:	6022      	str	r2, [r4, #0]
 800386e:	6822      	ldr	r2, [r4, #0]
 8003870:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8003874:	6022      	str	r2, [r4, #0]
 8003876:	68a2      	ldr	r2, [r4, #8]
 8003878:	1e51      	subs	r1, r2, #1
 800387a:	60a1      	str	r1, [r4, #8]
 800387c:	b192      	cbz	r2, 80038a4 <_scanf_i+0xb8>
 800387e:	6832      	ldr	r2, [r6, #0]
 8003880:	1c51      	adds	r1, r2, #1
 8003882:	6031      	str	r1, [r6, #0]
 8003884:	7812      	ldrb	r2, [r2, #0]
 8003886:	f805 2b01 	strb.w	r2, [r5], #1
 800388a:	6872      	ldr	r2, [r6, #4]
 800388c:	3a01      	subs	r2, #1
 800388e:	2a00      	cmp	r2, #0
 8003890:	6072      	str	r2, [r6, #4]
 8003892:	dc07      	bgt.n	80038a4 <_scanf_i+0xb8>
 8003894:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8003898:	4631      	mov	r1, r6
 800389a:	4650      	mov	r0, sl
 800389c:	4790      	blx	r2
 800389e:	2800      	cmp	r0, #0
 80038a0:	f040 8085 	bne.w	80039ae <_scanf_i+0x1c2>
 80038a4:	f10b 0b01 	add.w	fp, fp, #1
 80038a8:	f1bb 0f03 	cmp.w	fp, #3
 80038ac:	d1cb      	bne.n	8003846 <_scanf_i+0x5a>
 80038ae:	6863      	ldr	r3, [r4, #4]
 80038b0:	b90b      	cbnz	r3, 80038b6 <_scanf_i+0xca>
 80038b2:	230a      	movs	r3, #10
 80038b4:	6063      	str	r3, [r4, #4]
 80038b6:	6863      	ldr	r3, [r4, #4]
 80038b8:	4947      	ldr	r1, [pc, #284]	; (80039d8 <_scanf_i+0x1ec>)
 80038ba:	6960      	ldr	r0, [r4, #20]
 80038bc:	1ac9      	subs	r1, r1, r3
 80038be:	f000 f88d 	bl	80039dc <__sccl>
 80038c2:	f04f 0b00 	mov.w	fp, #0
 80038c6:	68a3      	ldr	r3, [r4, #8]
 80038c8:	6822      	ldr	r2, [r4, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d03d      	beq.n	800394a <_scanf_i+0x15e>
 80038ce:	6831      	ldr	r1, [r6, #0]
 80038d0:	6960      	ldr	r0, [r4, #20]
 80038d2:	f891 c000 	ldrb.w	ip, [r1]
 80038d6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80038da:	2800      	cmp	r0, #0
 80038dc:	d035      	beq.n	800394a <_scanf_i+0x15e>
 80038de:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80038e2:	d124      	bne.n	800392e <_scanf_i+0x142>
 80038e4:	0510      	lsls	r0, r2, #20
 80038e6:	d522      	bpl.n	800392e <_scanf_i+0x142>
 80038e8:	f10b 0b01 	add.w	fp, fp, #1
 80038ec:	f1b9 0f00 	cmp.w	r9, #0
 80038f0:	d003      	beq.n	80038fa <_scanf_i+0x10e>
 80038f2:	3301      	adds	r3, #1
 80038f4:	f109 39ff 	add.w	r9, r9, #4294967295
 80038f8:	60a3      	str	r3, [r4, #8]
 80038fa:	6873      	ldr	r3, [r6, #4]
 80038fc:	3b01      	subs	r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	6073      	str	r3, [r6, #4]
 8003902:	dd1b      	ble.n	800393c <_scanf_i+0x150>
 8003904:	6833      	ldr	r3, [r6, #0]
 8003906:	3301      	adds	r3, #1
 8003908:	6033      	str	r3, [r6, #0]
 800390a:	68a3      	ldr	r3, [r4, #8]
 800390c:	3b01      	subs	r3, #1
 800390e:	60a3      	str	r3, [r4, #8]
 8003910:	e7d9      	b.n	80038c6 <_scanf_i+0xda>
 8003912:	f1bb 0f02 	cmp.w	fp, #2
 8003916:	d1ae      	bne.n	8003876 <_scanf_i+0x8a>
 8003918:	6822      	ldr	r2, [r4, #0]
 800391a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800391e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003922:	d1bf      	bne.n	80038a4 <_scanf_i+0xb8>
 8003924:	2310      	movs	r3, #16
 8003926:	6063      	str	r3, [r4, #4]
 8003928:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800392c:	e7a2      	b.n	8003874 <_scanf_i+0x88>
 800392e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8003932:	6022      	str	r2, [r4, #0]
 8003934:	780b      	ldrb	r3, [r1, #0]
 8003936:	f805 3b01 	strb.w	r3, [r5], #1
 800393a:	e7de      	b.n	80038fa <_scanf_i+0x10e>
 800393c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003940:	4631      	mov	r1, r6
 8003942:	4650      	mov	r0, sl
 8003944:	4798      	blx	r3
 8003946:	2800      	cmp	r0, #0
 8003948:	d0df      	beq.n	800390a <_scanf_i+0x11e>
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	05db      	lsls	r3, r3, #23
 800394e:	d50d      	bpl.n	800396c <_scanf_i+0x180>
 8003950:	42bd      	cmp	r5, r7
 8003952:	d909      	bls.n	8003968 <_scanf_i+0x17c>
 8003954:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003958:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800395c:	4632      	mov	r2, r6
 800395e:	4650      	mov	r0, sl
 8003960:	4798      	blx	r3
 8003962:	f105 39ff 	add.w	r9, r5, #4294967295
 8003966:	464d      	mov	r5, r9
 8003968:	42bd      	cmp	r5, r7
 800396a:	d02d      	beq.n	80039c8 <_scanf_i+0x1dc>
 800396c:	6822      	ldr	r2, [r4, #0]
 800396e:	f012 0210 	ands.w	r2, r2, #16
 8003972:	d113      	bne.n	800399c <_scanf_i+0x1b0>
 8003974:	702a      	strb	r2, [r5, #0]
 8003976:	6863      	ldr	r3, [r4, #4]
 8003978:	9e01      	ldr	r6, [sp, #4]
 800397a:	4639      	mov	r1, r7
 800397c:	4650      	mov	r0, sl
 800397e:	47b0      	blx	r6
 8003980:	6821      	ldr	r1, [r4, #0]
 8003982:	f8d8 3000 	ldr.w	r3, [r8]
 8003986:	f011 0f20 	tst.w	r1, #32
 800398a:	d013      	beq.n	80039b4 <_scanf_i+0x1c8>
 800398c:	1d1a      	adds	r2, r3, #4
 800398e:	f8c8 2000 	str.w	r2, [r8]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	6018      	str	r0, [r3, #0]
 8003996:	68e3      	ldr	r3, [r4, #12]
 8003998:	3301      	adds	r3, #1
 800399a:	60e3      	str	r3, [r4, #12]
 800399c:	1bed      	subs	r5, r5, r7
 800399e:	44ab      	add	fp, r5
 80039a0:	6925      	ldr	r5, [r4, #16]
 80039a2:	445d      	add	r5, fp
 80039a4:	6125      	str	r5, [r4, #16]
 80039a6:	2000      	movs	r0, #0
 80039a8:	b007      	add	sp, #28
 80039aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ae:	f04f 0b00 	mov.w	fp, #0
 80039b2:	e7ca      	b.n	800394a <_scanf_i+0x15e>
 80039b4:	1d1a      	adds	r2, r3, #4
 80039b6:	f8c8 2000 	str.w	r2, [r8]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f011 0f01 	tst.w	r1, #1
 80039c0:	bf14      	ite	ne
 80039c2:	8018      	strhne	r0, [r3, #0]
 80039c4:	6018      	streq	r0, [r3, #0]
 80039c6:	e7e6      	b.n	8003996 <_scanf_i+0x1aa>
 80039c8:	2001      	movs	r0, #1
 80039ca:	e7ed      	b.n	80039a8 <_scanf_i+0x1bc>
 80039cc:	08003f50 	.word	0x08003f50
 80039d0:	08003c39 	.word	0x08003c39
 80039d4:	08003b51 	.word	0x08003b51
 80039d8:	08003fc0 	.word	0x08003fc0

080039dc <__sccl>:
 80039dc:	b570      	push	{r4, r5, r6, lr}
 80039de:	780b      	ldrb	r3, [r1, #0]
 80039e0:	4604      	mov	r4, r0
 80039e2:	2b5e      	cmp	r3, #94	; 0x5e
 80039e4:	bf0b      	itete	eq
 80039e6:	784b      	ldrbeq	r3, [r1, #1]
 80039e8:	1c48      	addne	r0, r1, #1
 80039ea:	1c88      	addeq	r0, r1, #2
 80039ec:	2200      	movne	r2, #0
 80039ee:	bf08      	it	eq
 80039f0:	2201      	moveq	r2, #1
 80039f2:	1e61      	subs	r1, r4, #1
 80039f4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80039f8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80039fc:	42a9      	cmp	r1, r5
 80039fe:	d1fb      	bne.n	80039f8 <__sccl+0x1c>
 8003a00:	b90b      	cbnz	r3, 8003a06 <__sccl+0x2a>
 8003a02:	3801      	subs	r0, #1
 8003a04:	bd70      	pop	{r4, r5, r6, pc}
 8003a06:	f082 0201 	eor.w	r2, r2, #1
 8003a0a:	54e2      	strb	r2, [r4, r3]
 8003a0c:	4605      	mov	r5, r0
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f810 1b01 	ldrb.w	r1, [r0], #1
 8003a14:	292d      	cmp	r1, #45	; 0x2d
 8003a16:	d006      	beq.n	8003a26 <__sccl+0x4a>
 8003a18:	295d      	cmp	r1, #93	; 0x5d
 8003a1a:	d0f3      	beq.n	8003a04 <__sccl+0x28>
 8003a1c:	b909      	cbnz	r1, 8003a22 <__sccl+0x46>
 8003a1e:	4628      	mov	r0, r5
 8003a20:	e7f0      	b.n	8003a04 <__sccl+0x28>
 8003a22:	460b      	mov	r3, r1
 8003a24:	e7f1      	b.n	8003a0a <__sccl+0x2e>
 8003a26:	786e      	ldrb	r6, [r5, #1]
 8003a28:	2e5d      	cmp	r6, #93	; 0x5d
 8003a2a:	d0fa      	beq.n	8003a22 <__sccl+0x46>
 8003a2c:	42b3      	cmp	r3, r6
 8003a2e:	dcf8      	bgt.n	8003a22 <__sccl+0x46>
 8003a30:	3502      	adds	r5, #2
 8003a32:	4619      	mov	r1, r3
 8003a34:	3101      	adds	r1, #1
 8003a36:	428e      	cmp	r6, r1
 8003a38:	5462      	strb	r2, [r4, r1]
 8003a3a:	dcfb      	bgt.n	8003a34 <__sccl+0x58>
 8003a3c:	1af1      	subs	r1, r6, r3
 8003a3e:	3901      	subs	r1, #1
 8003a40:	1c58      	adds	r0, r3, #1
 8003a42:	42b3      	cmp	r3, r6
 8003a44:	bfa8      	it	ge
 8003a46:	2100      	movge	r1, #0
 8003a48:	1843      	adds	r3, r0, r1
 8003a4a:	e7e0      	b.n	8003a0e <__sccl+0x32>

08003a4c <_strtol_l.constprop.0>:
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a52:	d001      	beq.n	8003a58 <_strtol_l.constprop.0+0xc>
 8003a54:	2b24      	cmp	r3, #36	; 0x24
 8003a56:	d906      	bls.n	8003a66 <_strtol_l.constprop.0+0x1a>
 8003a58:	f7ff fc3c 	bl	80032d4 <__errno>
 8003a5c:	2316      	movs	r3, #22
 8003a5e:	6003      	str	r3, [r0, #0]
 8003a60:	2000      	movs	r0, #0
 8003a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a66:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8003b4c <_strtol_l.constprop.0+0x100>
 8003a6a:	460d      	mov	r5, r1
 8003a6c:	462e      	mov	r6, r5
 8003a6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003a72:	f814 700c 	ldrb.w	r7, [r4, ip]
 8003a76:	f017 0708 	ands.w	r7, r7, #8
 8003a7a:	d1f7      	bne.n	8003a6c <_strtol_l.constprop.0+0x20>
 8003a7c:	2c2d      	cmp	r4, #45	; 0x2d
 8003a7e:	d132      	bne.n	8003ae6 <_strtol_l.constprop.0+0x9a>
 8003a80:	782c      	ldrb	r4, [r5, #0]
 8003a82:	2701      	movs	r7, #1
 8003a84:	1cb5      	adds	r5, r6, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d05b      	beq.n	8003b42 <_strtol_l.constprop.0+0xf6>
 8003a8a:	2b10      	cmp	r3, #16
 8003a8c:	d109      	bne.n	8003aa2 <_strtol_l.constprop.0+0x56>
 8003a8e:	2c30      	cmp	r4, #48	; 0x30
 8003a90:	d107      	bne.n	8003aa2 <_strtol_l.constprop.0+0x56>
 8003a92:	782c      	ldrb	r4, [r5, #0]
 8003a94:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8003a98:	2c58      	cmp	r4, #88	; 0x58
 8003a9a:	d14d      	bne.n	8003b38 <_strtol_l.constprop.0+0xec>
 8003a9c:	786c      	ldrb	r4, [r5, #1]
 8003a9e:	2310      	movs	r3, #16
 8003aa0:	3502      	adds	r5, #2
 8003aa2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8003aa6:	f108 38ff 	add.w	r8, r8, #4294967295
 8003aaa:	f04f 0c00 	mov.w	ip, #0
 8003aae:	fbb8 f9f3 	udiv	r9, r8, r3
 8003ab2:	4666      	mov	r6, ip
 8003ab4:	fb03 8a19 	mls	sl, r3, r9, r8
 8003ab8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8003abc:	f1be 0f09 	cmp.w	lr, #9
 8003ac0:	d816      	bhi.n	8003af0 <_strtol_l.constprop.0+0xa4>
 8003ac2:	4674      	mov	r4, lr
 8003ac4:	42a3      	cmp	r3, r4
 8003ac6:	dd24      	ble.n	8003b12 <_strtol_l.constprop.0+0xc6>
 8003ac8:	f1bc 0f00 	cmp.w	ip, #0
 8003acc:	db1e      	blt.n	8003b0c <_strtol_l.constprop.0+0xc0>
 8003ace:	45b1      	cmp	r9, r6
 8003ad0:	d31c      	bcc.n	8003b0c <_strtol_l.constprop.0+0xc0>
 8003ad2:	d101      	bne.n	8003ad8 <_strtol_l.constprop.0+0x8c>
 8003ad4:	45a2      	cmp	sl, r4
 8003ad6:	db19      	blt.n	8003b0c <_strtol_l.constprop.0+0xc0>
 8003ad8:	fb06 4603 	mla	r6, r6, r3, r4
 8003adc:	f04f 0c01 	mov.w	ip, #1
 8003ae0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003ae4:	e7e8      	b.n	8003ab8 <_strtol_l.constprop.0+0x6c>
 8003ae6:	2c2b      	cmp	r4, #43	; 0x2b
 8003ae8:	bf04      	itt	eq
 8003aea:	782c      	ldrbeq	r4, [r5, #0]
 8003aec:	1cb5      	addeq	r5, r6, #2
 8003aee:	e7ca      	b.n	8003a86 <_strtol_l.constprop.0+0x3a>
 8003af0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8003af4:	f1be 0f19 	cmp.w	lr, #25
 8003af8:	d801      	bhi.n	8003afe <_strtol_l.constprop.0+0xb2>
 8003afa:	3c37      	subs	r4, #55	; 0x37
 8003afc:	e7e2      	b.n	8003ac4 <_strtol_l.constprop.0+0x78>
 8003afe:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8003b02:	f1be 0f19 	cmp.w	lr, #25
 8003b06:	d804      	bhi.n	8003b12 <_strtol_l.constprop.0+0xc6>
 8003b08:	3c57      	subs	r4, #87	; 0x57
 8003b0a:	e7db      	b.n	8003ac4 <_strtol_l.constprop.0+0x78>
 8003b0c:	f04f 3cff 	mov.w	ip, #4294967295
 8003b10:	e7e6      	b.n	8003ae0 <_strtol_l.constprop.0+0x94>
 8003b12:	f1bc 0f00 	cmp.w	ip, #0
 8003b16:	da05      	bge.n	8003b24 <_strtol_l.constprop.0+0xd8>
 8003b18:	2322      	movs	r3, #34	; 0x22
 8003b1a:	6003      	str	r3, [r0, #0]
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	b942      	cbnz	r2, 8003b32 <_strtol_l.constprop.0+0xe6>
 8003b20:	4630      	mov	r0, r6
 8003b22:	e79e      	b.n	8003a62 <_strtol_l.constprop.0+0x16>
 8003b24:	b107      	cbz	r7, 8003b28 <_strtol_l.constprop.0+0xdc>
 8003b26:	4276      	negs	r6, r6
 8003b28:	2a00      	cmp	r2, #0
 8003b2a:	d0f9      	beq.n	8003b20 <_strtol_l.constprop.0+0xd4>
 8003b2c:	f1bc 0f00 	cmp.w	ip, #0
 8003b30:	d000      	beq.n	8003b34 <_strtol_l.constprop.0+0xe8>
 8003b32:	1e69      	subs	r1, r5, #1
 8003b34:	6011      	str	r1, [r2, #0]
 8003b36:	e7f3      	b.n	8003b20 <_strtol_l.constprop.0+0xd4>
 8003b38:	2430      	movs	r4, #48	; 0x30
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1b1      	bne.n	8003aa2 <_strtol_l.constprop.0+0x56>
 8003b3e:	2308      	movs	r3, #8
 8003b40:	e7af      	b.n	8003aa2 <_strtol_l.constprop.0+0x56>
 8003b42:	2c30      	cmp	r4, #48	; 0x30
 8003b44:	d0a5      	beq.n	8003a92 <_strtol_l.constprop.0+0x46>
 8003b46:	230a      	movs	r3, #10
 8003b48:	e7ab      	b.n	8003aa2 <_strtol_l.constprop.0+0x56>
 8003b4a:	bf00      	nop
 8003b4c:	08003fc3 	.word	0x08003fc3

08003b50 <_strtol_r>:
 8003b50:	f7ff bf7c 	b.w	8003a4c <_strtol_l.constprop.0>

08003b54 <_strtoul_l.constprop.0>:
 8003b54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b58:	4f36      	ldr	r7, [pc, #216]	; (8003c34 <_strtoul_l.constprop.0+0xe0>)
 8003b5a:	4686      	mov	lr, r0
 8003b5c:	460d      	mov	r5, r1
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003b64:	5de6      	ldrb	r6, [r4, r7]
 8003b66:	f016 0608 	ands.w	r6, r6, #8
 8003b6a:	d1f8      	bne.n	8003b5e <_strtoul_l.constprop.0+0xa>
 8003b6c:	2c2d      	cmp	r4, #45	; 0x2d
 8003b6e:	d12f      	bne.n	8003bd0 <_strtoul_l.constprop.0+0x7c>
 8003b70:	782c      	ldrb	r4, [r5, #0]
 8003b72:	2601      	movs	r6, #1
 8003b74:	1c85      	adds	r5, r0, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d057      	beq.n	8003c2a <_strtoul_l.constprop.0+0xd6>
 8003b7a:	2b10      	cmp	r3, #16
 8003b7c:	d109      	bne.n	8003b92 <_strtoul_l.constprop.0+0x3e>
 8003b7e:	2c30      	cmp	r4, #48	; 0x30
 8003b80:	d107      	bne.n	8003b92 <_strtoul_l.constprop.0+0x3e>
 8003b82:	7828      	ldrb	r0, [r5, #0]
 8003b84:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003b88:	2858      	cmp	r0, #88	; 0x58
 8003b8a:	d149      	bne.n	8003c20 <_strtoul_l.constprop.0+0xcc>
 8003b8c:	786c      	ldrb	r4, [r5, #1]
 8003b8e:	2310      	movs	r3, #16
 8003b90:	3502      	adds	r5, #2
 8003b92:	f04f 38ff 	mov.w	r8, #4294967295
 8003b96:	2700      	movs	r7, #0
 8003b98:	fbb8 f8f3 	udiv	r8, r8, r3
 8003b9c:	fb03 f908 	mul.w	r9, r3, r8
 8003ba0:	ea6f 0909 	mvn.w	r9, r9
 8003ba4:	4638      	mov	r0, r7
 8003ba6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003baa:	f1bc 0f09 	cmp.w	ip, #9
 8003bae:	d814      	bhi.n	8003bda <_strtoul_l.constprop.0+0x86>
 8003bb0:	4664      	mov	r4, ip
 8003bb2:	42a3      	cmp	r3, r4
 8003bb4:	dd22      	ble.n	8003bfc <_strtoul_l.constprop.0+0xa8>
 8003bb6:	2f00      	cmp	r7, #0
 8003bb8:	db1d      	blt.n	8003bf6 <_strtoul_l.constprop.0+0xa2>
 8003bba:	4580      	cmp	r8, r0
 8003bbc:	d31b      	bcc.n	8003bf6 <_strtoul_l.constprop.0+0xa2>
 8003bbe:	d101      	bne.n	8003bc4 <_strtoul_l.constprop.0+0x70>
 8003bc0:	45a1      	cmp	r9, r4
 8003bc2:	db18      	blt.n	8003bf6 <_strtoul_l.constprop.0+0xa2>
 8003bc4:	fb00 4003 	mla	r0, r0, r3, r4
 8003bc8:	2701      	movs	r7, #1
 8003bca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003bce:	e7ea      	b.n	8003ba6 <_strtoul_l.constprop.0+0x52>
 8003bd0:	2c2b      	cmp	r4, #43	; 0x2b
 8003bd2:	bf04      	itt	eq
 8003bd4:	782c      	ldrbeq	r4, [r5, #0]
 8003bd6:	1c85      	addeq	r5, r0, #2
 8003bd8:	e7cd      	b.n	8003b76 <_strtoul_l.constprop.0+0x22>
 8003bda:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003bde:	f1bc 0f19 	cmp.w	ip, #25
 8003be2:	d801      	bhi.n	8003be8 <_strtoul_l.constprop.0+0x94>
 8003be4:	3c37      	subs	r4, #55	; 0x37
 8003be6:	e7e4      	b.n	8003bb2 <_strtoul_l.constprop.0+0x5e>
 8003be8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003bec:	f1bc 0f19 	cmp.w	ip, #25
 8003bf0:	d804      	bhi.n	8003bfc <_strtoul_l.constprop.0+0xa8>
 8003bf2:	3c57      	subs	r4, #87	; 0x57
 8003bf4:	e7dd      	b.n	8003bb2 <_strtoul_l.constprop.0+0x5e>
 8003bf6:	f04f 37ff 	mov.w	r7, #4294967295
 8003bfa:	e7e6      	b.n	8003bca <_strtoul_l.constprop.0+0x76>
 8003bfc:	2f00      	cmp	r7, #0
 8003bfe:	da07      	bge.n	8003c10 <_strtoul_l.constprop.0+0xbc>
 8003c00:	2322      	movs	r3, #34	; 0x22
 8003c02:	f8ce 3000 	str.w	r3, [lr]
 8003c06:	f04f 30ff 	mov.w	r0, #4294967295
 8003c0a:	b932      	cbnz	r2, 8003c1a <_strtoul_l.constprop.0+0xc6>
 8003c0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c10:	b106      	cbz	r6, 8003c14 <_strtoul_l.constprop.0+0xc0>
 8003c12:	4240      	negs	r0, r0
 8003c14:	2a00      	cmp	r2, #0
 8003c16:	d0f9      	beq.n	8003c0c <_strtoul_l.constprop.0+0xb8>
 8003c18:	b107      	cbz	r7, 8003c1c <_strtoul_l.constprop.0+0xc8>
 8003c1a:	1e69      	subs	r1, r5, #1
 8003c1c:	6011      	str	r1, [r2, #0]
 8003c1e:	e7f5      	b.n	8003c0c <_strtoul_l.constprop.0+0xb8>
 8003c20:	2430      	movs	r4, #48	; 0x30
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1b5      	bne.n	8003b92 <_strtoul_l.constprop.0+0x3e>
 8003c26:	2308      	movs	r3, #8
 8003c28:	e7b3      	b.n	8003b92 <_strtoul_l.constprop.0+0x3e>
 8003c2a:	2c30      	cmp	r4, #48	; 0x30
 8003c2c:	d0a9      	beq.n	8003b82 <_strtoul_l.constprop.0+0x2e>
 8003c2e:	230a      	movs	r3, #10
 8003c30:	e7af      	b.n	8003b92 <_strtoul_l.constprop.0+0x3e>
 8003c32:	bf00      	nop
 8003c34:	08003fc3 	.word	0x08003fc3

08003c38 <_strtoul_r>:
 8003c38:	f7ff bf8c 	b.w	8003b54 <_strtoul_l.constprop.0>

08003c3c <__submore>:
 8003c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c40:	460c      	mov	r4, r1
 8003c42:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003c44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c48:	4299      	cmp	r1, r3
 8003c4a:	d11d      	bne.n	8003c88 <__submore+0x4c>
 8003c4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c50:	f000 f8aa 	bl	8003da8 <_malloc_r>
 8003c54:	b918      	cbnz	r0, 8003c5e <__submore+0x22>
 8003c56:	f04f 30ff 	mov.w	r0, #4294967295
 8003c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c62:	63a3      	str	r3, [r4, #56]	; 0x38
 8003c64:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003c68:	6360      	str	r0, [r4, #52]	; 0x34
 8003c6a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003c6e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003c72:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8003c76:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003c7a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8003c7e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003c82:	6020      	str	r0, [r4, #0]
 8003c84:	2000      	movs	r0, #0
 8003c86:	e7e8      	b.n	8003c5a <__submore+0x1e>
 8003c88:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003c8a:	0077      	lsls	r7, r6, #1
 8003c8c:	463a      	mov	r2, r7
 8003c8e:	f000 f8ff 	bl	8003e90 <_realloc_r>
 8003c92:	4605      	mov	r5, r0
 8003c94:	2800      	cmp	r0, #0
 8003c96:	d0de      	beq.n	8003c56 <__submore+0x1a>
 8003c98:	eb00 0806 	add.w	r8, r0, r6
 8003c9c:	4601      	mov	r1, r0
 8003c9e:	4632      	mov	r2, r6
 8003ca0:	4640      	mov	r0, r8
 8003ca2:	f000 f807 	bl	8003cb4 <memcpy>
 8003ca6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003caa:	f8c4 8000 	str.w	r8, [r4]
 8003cae:	e7e9      	b.n	8003c84 <__submore+0x48>

08003cb0 <__retarget_lock_acquire_recursive>:
 8003cb0:	4770      	bx	lr

08003cb2 <__retarget_lock_release_recursive>:
 8003cb2:	4770      	bx	lr

08003cb4 <memcpy>:
 8003cb4:	440a      	add	r2, r1
 8003cb6:	4291      	cmp	r1, r2
 8003cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003cbc:	d100      	bne.n	8003cc0 <memcpy+0xc>
 8003cbe:	4770      	bx	lr
 8003cc0:	b510      	push	{r4, lr}
 8003cc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cca:	4291      	cmp	r1, r2
 8003ccc:	d1f9      	bne.n	8003cc2 <memcpy+0xe>
 8003cce:	bd10      	pop	{r4, pc}

08003cd0 <_free_r>:
 8003cd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003cd2:	2900      	cmp	r1, #0
 8003cd4:	d044      	beq.n	8003d60 <_free_r+0x90>
 8003cd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cda:	9001      	str	r0, [sp, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f1a1 0404 	sub.w	r4, r1, #4
 8003ce2:	bfb8      	it	lt
 8003ce4:	18e4      	addlt	r4, r4, r3
 8003ce6:	f000 f913 	bl	8003f10 <__malloc_lock>
 8003cea:	4a1e      	ldr	r2, [pc, #120]	; (8003d64 <_free_r+0x94>)
 8003cec:	9801      	ldr	r0, [sp, #4]
 8003cee:	6813      	ldr	r3, [r2, #0]
 8003cf0:	b933      	cbnz	r3, 8003d00 <_free_r+0x30>
 8003cf2:	6063      	str	r3, [r4, #4]
 8003cf4:	6014      	str	r4, [r2, #0]
 8003cf6:	b003      	add	sp, #12
 8003cf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cfc:	f000 b90e 	b.w	8003f1c <__malloc_unlock>
 8003d00:	42a3      	cmp	r3, r4
 8003d02:	d908      	bls.n	8003d16 <_free_r+0x46>
 8003d04:	6825      	ldr	r5, [r4, #0]
 8003d06:	1961      	adds	r1, r4, r5
 8003d08:	428b      	cmp	r3, r1
 8003d0a:	bf01      	itttt	eq
 8003d0c:	6819      	ldreq	r1, [r3, #0]
 8003d0e:	685b      	ldreq	r3, [r3, #4]
 8003d10:	1949      	addeq	r1, r1, r5
 8003d12:	6021      	streq	r1, [r4, #0]
 8003d14:	e7ed      	b.n	8003cf2 <_free_r+0x22>
 8003d16:	461a      	mov	r2, r3
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	b10b      	cbz	r3, 8003d20 <_free_r+0x50>
 8003d1c:	42a3      	cmp	r3, r4
 8003d1e:	d9fa      	bls.n	8003d16 <_free_r+0x46>
 8003d20:	6811      	ldr	r1, [r2, #0]
 8003d22:	1855      	adds	r5, r2, r1
 8003d24:	42a5      	cmp	r5, r4
 8003d26:	d10b      	bne.n	8003d40 <_free_r+0x70>
 8003d28:	6824      	ldr	r4, [r4, #0]
 8003d2a:	4421      	add	r1, r4
 8003d2c:	1854      	adds	r4, r2, r1
 8003d2e:	42a3      	cmp	r3, r4
 8003d30:	6011      	str	r1, [r2, #0]
 8003d32:	d1e0      	bne.n	8003cf6 <_free_r+0x26>
 8003d34:	681c      	ldr	r4, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	6053      	str	r3, [r2, #4]
 8003d3a:	4421      	add	r1, r4
 8003d3c:	6011      	str	r1, [r2, #0]
 8003d3e:	e7da      	b.n	8003cf6 <_free_r+0x26>
 8003d40:	d902      	bls.n	8003d48 <_free_r+0x78>
 8003d42:	230c      	movs	r3, #12
 8003d44:	6003      	str	r3, [r0, #0]
 8003d46:	e7d6      	b.n	8003cf6 <_free_r+0x26>
 8003d48:	6825      	ldr	r5, [r4, #0]
 8003d4a:	1961      	adds	r1, r4, r5
 8003d4c:	428b      	cmp	r3, r1
 8003d4e:	bf04      	itt	eq
 8003d50:	6819      	ldreq	r1, [r3, #0]
 8003d52:	685b      	ldreq	r3, [r3, #4]
 8003d54:	6063      	str	r3, [r4, #4]
 8003d56:	bf04      	itt	eq
 8003d58:	1949      	addeq	r1, r1, r5
 8003d5a:	6021      	streq	r1, [r4, #0]
 8003d5c:	6054      	str	r4, [r2, #4]
 8003d5e:	e7ca      	b.n	8003cf6 <_free_r+0x26>
 8003d60:	b003      	add	sp, #12
 8003d62:	bd30      	pop	{r4, r5, pc}
 8003d64:	20000acc 	.word	0x20000acc

08003d68 <sbrk_aligned>:
 8003d68:	b570      	push	{r4, r5, r6, lr}
 8003d6a:	4e0e      	ldr	r6, [pc, #56]	; (8003da4 <sbrk_aligned+0x3c>)
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	6831      	ldr	r1, [r6, #0]
 8003d70:	4605      	mov	r5, r0
 8003d72:	b911      	cbnz	r1, 8003d7a <sbrk_aligned+0x12>
 8003d74:	f000 f8bc 	bl	8003ef0 <_sbrk_r>
 8003d78:	6030      	str	r0, [r6, #0]
 8003d7a:	4621      	mov	r1, r4
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	f000 f8b7 	bl	8003ef0 <_sbrk_r>
 8003d82:	1c43      	adds	r3, r0, #1
 8003d84:	d00a      	beq.n	8003d9c <sbrk_aligned+0x34>
 8003d86:	1cc4      	adds	r4, r0, #3
 8003d88:	f024 0403 	bic.w	r4, r4, #3
 8003d8c:	42a0      	cmp	r0, r4
 8003d8e:	d007      	beq.n	8003da0 <sbrk_aligned+0x38>
 8003d90:	1a21      	subs	r1, r4, r0
 8003d92:	4628      	mov	r0, r5
 8003d94:	f000 f8ac 	bl	8003ef0 <_sbrk_r>
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d101      	bne.n	8003da0 <sbrk_aligned+0x38>
 8003d9c:	f04f 34ff 	mov.w	r4, #4294967295
 8003da0:	4620      	mov	r0, r4
 8003da2:	bd70      	pop	{r4, r5, r6, pc}
 8003da4:	20000ad0 	.word	0x20000ad0

08003da8 <_malloc_r>:
 8003da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dac:	1ccd      	adds	r5, r1, #3
 8003dae:	f025 0503 	bic.w	r5, r5, #3
 8003db2:	3508      	adds	r5, #8
 8003db4:	2d0c      	cmp	r5, #12
 8003db6:	bf38      	it	cc
 8003db8:	250c      	movcc	r5, #12
 8003dba:	2d00      	cmp	r5, #0
 8003dbc:	4607      	mov	r7, r0
 8003dbe:	db01      	blt.n	8003dc4 <_malloc_r+0x1c>
 8003dc0:	42a9      	cmp	r1, r5
 8003dc2:	d905      	bls.n	8003dd0 <_malloc_r+0x28>
 8003dc4:	230c      	movs	r3, #12
 8003dc6:	603b      	str	r3, [r7, #0]
 8003dc8:	2600      	movs	r6, #0
 8003dca:	4630      	mov	r0, r6
 8003dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dd0:	4e2e      	ldr	r6, [pc, #184]	; (8003e8c <_malloc_r+0xe4>)
 8003dd2:	f000 f89d 	bl	8003f10 <__malloc_lock>
 8003dd6:	6833      	ldr	r3, [r6, #0]
 8003dd8:	461c      	mov	r4, r3
 8003dda:	bb34      	cbnz	r4, 8003e2a <_malloc_r+0x82>
 8003ddc:	4629      	mov	r1, r5
 8003dde:	4638      	mov	r0, r7
 8003de0:	f7ff ffc2 	bl	8003d68 <sbrk_aligned>
 8003de4:	1c43      	adds	r3, r0, #1
 8003de6:	4604      	mov	r4, r0
 8003de8:	d14d      	bne.n	8003e86 <_malloc_r+0xde>
 8003dea:	6834      	ldr	r4, [r6, #0]
 8003dec:	4626      	mov	r6, r4
 8003dee:	2e00      	cmp	r6, #0
 8003df0:	d140      	bne.n	8003e74 <_malloc_r+0xcc>
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	4631      	mov	r1, r6
 8003df6:	4638      	mov	r0, r7
 8003df8:	eb04 0803 	add.w	r8, r4, r3
 8003dfc:	f000 f878 	bl	8003ef0 <_sbrk_r>
 8003e00:	4580      	cmp	r8, r0
 8003e02:	d13a      	bne.n	8003e7a <_malloc_r+0xd2>
 8003e04:	6821      	ldr	r1, [r4, #0]
 8003e06:	3503      	adds	r5, #3
 8003e08:	1a6d      	subs	r5, r5, r1
 8003e0a:	f025 0503 	bic.w	r5, r5, #3
 8003e0e:	3508      	adds	r5, #8
 8003e10:	2d0c      	cmp	r5, #12
 8003e12:	bf38      	it	cc
 8003e14:	250c      	movcc	r5, #12
 8003e16:	4629      	mov	r1, r5
 8003e18:	4638      	mov	r0, r7
 8003e1a:	f7ff ffa5 	bl	8003d68 <sbrk_aligned>
 8003e1e:	3001      	adds	r0, #1
 8003e20:	d02b      	beq.n	8003e7a <_malloc_r+0xd2>
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	442b      	add	r3, r5
 8003e26:	6023      	str	r3, [r4, #0]
 8003e28:	e00e      	b.n	8003e48 <_malloc_r+0xa0>
 8003e2a:	6822      	ldr	r2, [r4, #0]
 8003e2c:	1b52      	subs	r2, r2, r5
 8003e2e:	d41e      	bmi.n	8003e6e <_malloc_r+0xc6>
 8003e30:	2a0b      	cmp	r2, #11
 8003e32:	d916      	bls.n	8003e62 <_malloc_r+0xba>
 8003e34:	1961      	adds	r1, r4, r5
 8003e36:	42a3      	cmp	r3, r4
 8003e38:	6025      	str	r5, [r4, #0]
 8003e3a:	bf18      	it	ne
 8003e3c:	6059      	strne	r1, [r3, #4]
 8003e3e:	6863      	ldr	r3, [r4, #4]
 8003e40:	bf08      	it	eq
 8003e42:	6031      	streq	r1, [r6, #0]
 8003e44:	5162      	str	r2, [r4, r5]
 8003e46:	604b      	str	r3, [r1, #4]
 8003e48:	4638      	mov	r0, r7
 8003e4a:	f104 060b 	add.w	r6, r4, #11
 8003e4e:	f000 f865 	bl	8003f1c <__malloc_unlock>
 8003e52:	f026 0607 	bic.w	r6, r6, #7
 8003e56:	1d23      	adds	r3, r4, #4
 8003e58:	1af2      	subs	r2, r6, r3
 8003e5a:	d0b6      	beq.n	8003dca <_malloc_r+0x22>
 8003e5c:	1b9b      	subs	r3, r3, r6
 8003e5e:	50a3      	str	r3, [r4, r2]
 8003e60:	e7b3      	b.n	8003dca <_malloc_r+0x22>
 8003e62:	6862      	ldr	r2, [r4, #4]
 8003e64:	42a3      	cmp	r3, r4
 8003e66:	bf0c      	ite	eq
 8003e68:	6032      	streq	r2, [r6, #0]
 8003e6a:	605a      	strne	r2, [r3, #4]
 8003e6c:	e7ec      	b.n	8003e48 <_malloc_r+0xa0>
 8003e6e:	4623      	mov	r3, r4
 8003e70:	6864      	ldr	r4, [r4, #4]
 8003e72:	e7b2      	b.n	8003dda <_malloc_r+0x32>
 8003e74:	4634      	mov	r4, r6
 8003e76:	6876      	ldr	r6, [r6, #4]
 8003e78:	e7b9      	b.n	8003dee <_malloc_r+0x46>
 8003e7a:	230c      	movs	r3, #12
 8003e7c:	603b      	str	r3, [r7, #0]
 8003e7e:	4638      	mov	r0, r7
 8003e80:	f000 f84c 	bl	8003f1c <__malloc_unlock>
 8003e84:	e7a1      	b.n	8003dca <_malloc_r+0x22>
 8003e86:	6025      	str	r5, [r4, #0]
 8003e88:	e7de      	b.n	8003e48 <_malloc_r+0xa0>
 8003e8a:	bf00      	nop
 8003e8c:	20000acc 	.word	0x20000acc

08003e90 <_realloc_r>:
 8003e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e94:	4680      	mov	r8, r0
 8003e96:	4614      	mov	r4, r2
 8003e98:	460e      	mov	r6, r1
 8003e9a:	b921      	cbnz	r1, 8003ea6 <_realloc_r+0x16>
 8003e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	f7ff bf81 	b.w	8003da8 <_malloc_r>
 8003ea6:	b92a      	cbnz	r2, 8003eb4 <_realloc_r+0x24>
 8003ea8:	f7ff ff12 	bl	8003cd0 <_free_r>
 8003eac:	4625      	mov	r5, r4
 8003eae:	4628      	mov	r0, r5
 8003eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003eb4:	f000 f838 	bl	8003f28 <_malloc_usable_size_r>
 8003eb8:	4284      	cmp	r4, r0
 8003eba:	4607      	mov	r7, r0
 8003ebc:	d802      	bhi.n	8003ec4 <_realloc_r+0x34>
 8003ebe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003ec2:	d812      	bhi.n	8003eea <_realloc_r+0x5a>
 8003ec4:	4621      	mov	r1, r4
 8003ec6:	4640      	mov	r0, r8
 8003ec8:	f7ff ff6e 	bl	8003da8 <_malloc_r>
 8003ecc:	4605      	mov	r5, r0
 8003ece:	2800      	cmp	r0, #0
 8003ed0:	d0ed      	beq.n	8003eae <_realloc_r+0x1e>
 8003ed2:	42bc      	cmp	r4, r7
 8003ed4:	4622      	mov	r2, r4
 8003ed6:	4631      	mov	r1, r6
 8003ed8:	bf28      	it	cs
 8003eda:	463a      	movcs	r2, r7
 8003edc:	f7ff feea 	bl	8003cb4 <memcpy>
 8003ee0:	4631      	mov	r1, r6
 8003ee2:	4640      	mov	r0, r8
 8003ee4:	f7ff fef4 	bl	8003cd0 <_free_r>
 8003ee8:	e7e1      	b.n	8003eae <_realloc_r+0x1e>
 8003eea:	4635      	mov	r5, r6
 8003eec:	e7df      	b.n	8003eae <_realloc_r+0x1e>
	...

08003ef0 <_sbrk_r>:
 8003ef0:	b538      	push	{r3, r4, r5, lr}
 8003ef2:	4d06      	ldr	r5, [pc, #24]	; (8003f0c <_sbrk_r+0x1c>)
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	4604      	mov	r4, r0
 8003ef8:	4608      	mov	r0, r1
 8003efa:	602b      	str	r3, [r5, #0]
 8003efc:	f7fc fee6 	bl	8000ccc <_sbrk>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d102      	bne.n	8003f0a <_sbrk_r+0x1a>
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	b103      	cbz	r3, 8003f0a <_sbrk_r+0x1a>
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	bd38      	pop	{r3, r4, r5, pc}
 8003f0c:	20000ac4 	.word	0x20000ac4

08003f10 <__malloc_lock>:
 8003f10:	4801      	ldr	r0, [pc, #4]	; (8003f18 <__malloc_lock+0x8>)
 8003f12:	f7ff becd 	b.w	8003cb0 <__retarget_lock_acquire_recursive>
 8003f16:	bf00      	nop
 8003f18:	20000ac8 	.word	0x20000ac8

08003f1c <__malloc_unlock>:
 8003f1c:	4801      	ldr	r0, [pc, #4]	; (8003f24 <__malloc_unlock+0x8>)
 8003f1e:	f7ff bec8 	b.w	8003cb2 <__retarget_lock_release_recursive>
 8003f22:	bf00      	nop
 8003f24:	20000ac8 	.word	0x20000ac8

08003f28 <_malloc_usable_size_r>:
 8003f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f2c:	1f18      	subs	r0, r3, #4
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	bfbc      	itt	lt
 8003f32:	580b      	ldrlt	r3, [r1, r0]
 8003f34:	18c0      	addlt	r0, r0, r3
 8003f36:	4770      	bx	lr

08003f38 <_init>:
 8003f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3a:	bf00      	nop
 8003f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f3e:	bc08      	pop	{r3}
 8003f40:	469e      	mov	lr, r3
 8003f42:	4770      	bx	lr

08003f44 <_fini>:
 8003f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f46:	bf00      	nop
 8003f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f4a:	bc08      	pop	{r3}
 8003f4c:	469e      	mov	lr, r3
 8003f4e:	4770      	bx	lr
