<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › igbvf › regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel(R) 82576 Virtual Function Linux driver</span>
<span class="cm">  Copyright(c) 2009 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _E1000_REGS_H_</span>
<span class="cp">#define _E1000_REGS_H_</span>

<span class="cp">#define E1000_CTRL      0x00000 </span><span class="cm">/* Device Control - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_STATUS    0x00008 </span><span class="cm">/* Device Status - RO */</span><span class="cp"></span>
<span class="cp">#define E1000_ITR       0x000C4 </span><span class="cm">/* Interrupt Throttling Rate - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EICR      0x01580 </span><span class="cm">/* Ext. Interrupt Cause Read - R/clr */</span><span class="cp"></span>
<span class="cp">#define E1000_EITR(_n)  (0x01680 + (0x4 * (_n)))</span>
<span class="cp">#define E1000_EICS      0x01520 </span><span class="cm">/* Ext. Interrupt Cause Set - W0 */</span><span class="cp"></span>
<span class="cp">#define E1000_EIMS      0x01524 </span><span class="cm">/* Ext. Interrupt Mask Set/Read - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EIMC      0x01528 </span><span class="cm">/* Ext. Interrupt Mask Clear - WO */</span><span class="cp"></span>
<span class="cp">#define E1000_EIAC      0x0152C </span><span class="cm">/* Ext. Interrupt Auto Clear - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_EIAM      0x01530 </span><span class="cm">/* Ext. Interrupt Ack Auto Clear Mask - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IVAR0     0x01700 </span><span class="cm">/* Interrupt Vector Allocation (array) - RW */</span><span class="cp"></span>
<span class="cp">#define E1000_IVAR_MISC 0x01740 </span><span class="cm">/* IVAR for &quot;other&quot; causes - RW */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * Convenience macros</span>
<span class="cm"> *</span>
<span class="cm"> * Note: &quot;_n&quot; is the queue number of the register to be written to.</span>
<span class="cm"> *</span>
<span class="cm"> * Example usage:</span>
<span class="cm"> * E1000_RDBAL_REG(current_rx_queue)</span>
<span class="cm"> */</span>
<span class="cp">#define E1000_RDBAL(_n)      ((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C000 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDBAH(_n)      ((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C004 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDLEN(_n)      ((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C008 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_SRRCTL(_n)     ((_n) &lt; 4 ? (0x0280C + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C00C + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDH(_n)        ((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C010 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RDT(_n)        ((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C018 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_RXDCTL(_n)     ((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0C028 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDBAL(_n)      ((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0E000 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDBAH(_n)      ((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0E004 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDLEN(_n)      ((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0E008 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDH(_n)        ((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0E010 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TDT(_n)        ((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0E018 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_TXDCTL(_n)     ((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) : \</span>
<span class="cp">                                         (0x0E028 + ((_n) * 0x40)))</span>
<span class="cp">#define E1000_DCA_TXCTRL(_n) (0x03814 + (_n &lt;&lt; 8))</span>
<span class="cp">#define E1000_DCA_RXCTRL(_n) (0x02814 + (_n &lt;&lt; 8))</span>
<span class="cp">#define E1000_RAL(_i)  (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</span>
<span class="cp">                                       (0x054E0 + ((_i - 16) * 8)))</span>
<span class="cp">#define E1000_RAH(_i)  (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</span>
<span class="cp">                                       (0x054E4 + ((_i - 16) * 8)))</span>

<span class="cm">/* Statistics registers */</span>
<span class="cp">#define E1000_VFGPRC    0x00F10</span>
<span class="cp">#define E1000_VFGORC    0x00F18</span>
<span class="cp">#define E1000_VFMPRC    0x00F3C</span>
<span class="cp">#define E1000_VFGPTC    0x00F14</span>
<span class="cp">#define E1000_VFGOTC    0x00F34</span>
<span class="cp">#define E1000_VFGOTLBC  0x00F50</span>
<span class="cp">#define E1000_VFGPTLBC  0x00F44</span>
<span class="cp">#define E1000_VFGORLBC  0x00F48</span>
<span class="cp">#define E1000_VFGPRLBC  0x00F40</span>

<span class="cm">/* These act per VF so an array friendly macro is used */</span>
<span class="cp">#define E1000_V2PMAILBOX(_n)   (0x00C40 + (4 * (_n)))</span>
<span class="cp">#define E1000_VMBMEM(_n)       (0x00800 + (64 * (_n)))</span>

<span class="cm">/* Define macros for handling registers */</span>
<span class="cp">#define er32(reg) readl(hw-&gt;hw_addr + E1000_##reg)</span>
<span class="cp">#define ew32(reg, val) writel((val), hw-&gt;hw_addr +  E1000_##reg)</span>
<span class="cp">#define array_er32(reg, offset) \</span>
<span class="cp">	readl(hw-&gt;hw_addr + E1000_##reg + (offset &lt;&lt; 2))</span>
<span class="cp">#define array_ew32(reg, offset, val) \</span>
<span class="cp">	writel((val), hw-&gt;hw_addr +  E1000_##reg + (offset &lt;&lt; 2))</span>
<span class="cp">#define e1e_flush() er32(STATUS)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
