
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /media/myuan/working/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/myuan/working/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'myuan' on host 'myuan-System-Product-Name' (Linux_x86_64 version 5.4.0-113-generic) on Sun Jan 24 08:16:08 PST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top'
Sourcing Tcl script 'top.tcl'
INFO: [HLS 200-1510] Running: open_project top 
INFO: [HLS 200-10] Creating and opening project '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top'.
INFO: [HLS 200-1510] Running: set_top top 
INFO: [HLS 200-1510] Running: add_files /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp -cflags  -g -I /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src  
INFO: [HLS 200-10] Adding design file '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] Analyzing design file '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp' ... 
WARNING: [HLS 207-5554] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:97:9)
WARNING: [HLS 207-5554] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:308:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:97:9)
Resolution: For help on HLS 214-104 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-104.html
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:308:9)
Resolution: For help on HLS 214-104 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-104.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5287] unused parameter 'flushs' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:250:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.93 seconds; current allocated memory: 293.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'xbar(hls::stream<ap_int<3>, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&)' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'collect_out(hls::stream<SelTupleOut, 0>&, hls::stream<SelTupleOut, 0>&, hls::stream<SelTupleOut, 0>&, SelTupleOut*)' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10subT1_piplRN3hls6streamI14BpSel_inputObjLi0EEERNS0_I6ap_intILi1EELi0EEERNS0_I11SelTupleOutLi0EEEiE10memoizlevs.1': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:292:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10subT1_piplRN3hls6streamI14BpSel_inputObjLi0EEERNS0_I6ap_intILi1EELi0EEERNS0_I11SelTupleOutLi0EEEiE10memoizlevs.0': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:292:0)
INFO: [HLS 214-248] Applying array_partition to 'lev_retpipe': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-248] Applying array_partition to 'childindexpipe': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-248] Applying array_partition to 'IDRpipes': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutTuppipe3' with compact=bit mode in 128-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:79:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutTuppipe2' with compact=bit mode in 128-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:76:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutTuppipe1' with compact=bit mode in 128-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:73:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'xbarIDRpipe' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:47:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipe1' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:53:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipe2' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:56:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipe3' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:59:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_0' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_1' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_2' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_3' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_4' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_5' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_0' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_1' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_2' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_3' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_4' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_5' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_0' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_1' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_2' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_3' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_4' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_5' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_r' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)
Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_i32s_struct.ap_uint<20>ss' into '_llvm.fpga.unpack.bits.s_struct.BpSel_inputObjs.i52.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.pipecomms' into 'subT1_lev_stage(hls::stream<pipecomm, 0>&, hls::stream<pipecomm, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, node*, memoized*) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'subT1_lev_stage(hls::stream<pipecomm, 0>&, hls::stream<pipecomm, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, node*, memoized*) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.BpSel_inputObjs.i52.1' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.SelTupleOuts.1' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.BpSel_inputObjs' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.sl_i32i32i32i32s' into '_llvm.fpga.unpack.bits.s_struct.SelTupleOuts.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<20>s.i20' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.SelTupleOuts.i128.1' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:220:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i52.s_struct.BpSel_inputObjs.1' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.BpSel_inputObjs' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.18 seconds; current allocated memory: 294.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 294.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 306.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 325.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_1' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:153) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:198) in function 'top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'root.numv' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'root.numv' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:400:7) in function 'subT1_lev_stage.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:400:7) in function 'subT1_lev_stage.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:400:7) in function 'subT1_lev_stage'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 363.809 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' in function 'top' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'memoiz_array_par_ind' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:430:26)
INFO: [HLS 200-472] Inferring partial write operation for 'lev3.ucta.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 449.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.4' to 'subT1_lev_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.3' to 'subT1_lev_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.2' to 'subT1_lev_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.1' to 'subT1_lev_stage_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev1_ucta_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev1_numc_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev2_ucta_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev2_numc_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:284): 'lev1_numc_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:284): 'lev1_ucta_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:286): 'lev2_numc_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:286): 'lev2_ucta_V' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_Loop_children' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_children'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_children'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 450.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 450.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln180', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:180)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 451.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 451.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 451.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 452.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 452.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 453.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 453.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_pipl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 454.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 454.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test (fifo request operation ('tmp_s', /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135) on port 'OutTuppipe3' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'top_Pipeline_VITIS_LOOP_199_1' (loop 'VITIS_LOOP_199_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_r_write_ln231', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231) on port 'out_r' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231) and axis write operation ('out_r_write_ln209', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209) on port 'out_r' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_199_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 455.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 455.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 455.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_Loop_children' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_Loop_children' pipeline 'Loop_children' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_Loop_children'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 455.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_154_1' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 459.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 461.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 463.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_pipl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTuphbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupkbM' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_532_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_pipl'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_199_1' pipeline 'VITIS_LOOP_199_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 468.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/X_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/X_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/X_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ids_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ids_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ids_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/adj_list' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/flushs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'root_numv_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_numv_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_numv_2' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'adj_list', 'flushs', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_S' is changed to 'fifo_w1_d1_S_x' due to conflict.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mux_32_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 471.684 MB.
WARNING: [RTMG 210-274] Memory 'top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W' using ultra ROMs.
WARNING: [RTMG 210-274] Memory 'top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'IDRpipe1_U(top_fifo_w52_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IDRpipe2_U(top_fifo_w52_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'IDRpipe3_U(top_fifo_w52_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutTuppipe1_U(top_fifo_w128_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutTuppipe2_U(top_fifo_w128_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutTuppipe3_U(top_fifo_w128_d32_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.88 seconds; current allocated memory: 477.070 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 483.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.91 seconds. CPU system time: 0.85 seconds. Elapsed time: 18.46 seconds; current allocated memory: -735.047 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/myuan/working/Vivado/2021.2/data/ip'.
Running package_xo -xo_path /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/export.xo -kernel_name top -kernel_xml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp -ip_directory /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/ip/ip_unzip_dir -design_xml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.design.xml -debug_directory /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.debug -hls_directory /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Sun Jan 24 08:16:44 2021...
INFO: [HLS 200-802] Generated output file top/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.01 seconds. CPU system time: 0.92 seconds. Elapsed time: 19.87 seconds; current allocated memory: 6.938 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 38.64 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 40.33 seconds; peak allocated memory: 1.191 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jan 24 08:16:48 2021...
