Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Sep  2 13:36:02 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file factor_control_sets_placed.rpt
| Design       : factor
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   287 |
|    Minimum number of control sets                        |   287 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   561 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   287 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    75 |
| >= 14 to < 16      |     1 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             808 |          238 |
| No           | No                    | Yes                    |              44 |           25 |
| No           | Yes                   | No                     |              85 |           29 |
| Yes          | No                    | No                     |            2532 |         1087 |
| Yes          | No                    | Yes                    |              80 |           21 |
| Yes          | Yes                   | No                     |             370 |          118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                     Enable Signal                                                     |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       |                                                                                                                                                 |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0                                                                                         |                1 |              1 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                       | cs_o[7]_i_1_n_0                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[7]_i_1_n_0                                                                     |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[0]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_txen_i_1_n_0                                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[1]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[2]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[3]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | timer_rst[31]_i_1_n_0                                                                                                 |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[4]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[5]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_RX_Byte[6]                                                                             |                                                                                                                                                 |                1 |              1 |
|  pll_inst/inst/clk_out2                                  | rk_o_i_2_n_0                                                                                                          | rk_o_i_1_n_0                                                                                                                                    |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                       | rk_o_i_1_n_0                                                                                                                                    |                1 |              1 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/o_TX_Serial_i_1_n_0                                                                        |                                                                                                                                                 |                1 |              1 |
|  ad9850_inst/sclk_t                                      |                                                                                                                       |                                                                                                                                                 |                1 |              1 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/update_i_1_n_0                                                                                            |                                                                                                                                                 |                1 |              1 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/FSM_onehot_alg_dds_reg_n_0_[7]                                                                            |                                                                                                                                                 |                1 |              1 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/clkw                                                                                                      |                                                                                                                                                 |                1 |              1 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/reset_i_1_n_0                                                                                             |                                                                                                                                                 |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_2_n_0                                                                                         |                1 |              1 |
|  pll_inst/inst/clk_out1                                  | clk_adc_o_i_1_n_0                                                                                                     |                                                                                                                                                 |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          | rs485_bins_inst/uart_tx_inst/txBaudClk1                                                                               |                                                                                                                                                 |                1 |              1 |
|  rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0 |                                                                                                                       | rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_2_n_0                                                                                         |                1 |              1 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/event_26100_dfs_wr_i_1_n_0                                                                                   | mac_inst/event_eth_arp_wr0                                                                                                                      |                1 |              1 |
|  pll_inst/inst/clk_out1                                  |                                                                                                                       |                                                                                                                                                 |                2 |              2 |
|  mac_inst/fifo_apo_inst_i_1_n_0                          |                                                                                                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                2 |              2 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_adc_crc[18]_i_1_n_0                                                                                      |                                                                                                                                                 |                2 |              2 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                       | cs_o[4]_i_1_n_0                                                                                                                                 |                2 |              3 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  pll_inst/inst/clk_out1                                  | cs_o[6]_i_1_n_0                                                                                                       |                                                                                                                                                 |                3 |              4 |
|  pll_inst/inst/clk_out2                                  | FSM_onehot_bins_st[3]_i_1_n_0                                                                                         |                                                                                                                                                 |                1 |              4 |
|  pll_inst/inst/clk_out2                                  | FSM_onehot_apo_alg[3]_i_1_n_0                                                                                         |                                                                                                                                                 |                1 |              4 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_igp[3]_i_2_n_0                                                                                        | mac_inst/eth_tx_igp                                                                                                                             |                1 |              4 |
|  rs485_bins_inst/uart_tx_inst/txBaudClk_reg_n_0          |                                                                                                                       | rs485_bins_inst/tx_en_reg_n_0                                                                                                                   |                1 |              4 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/delay_cnt                                                                                                 |                                                                                                                                                 |                1 |              4 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/FSM_sequential_eth_rx_state[3]_i_1_n_0                                                                       |                                                                                                                                                 |                2 |              4 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_state[3]_i_1_n_0                                                                                      |                                                                                                                                                 |                3 |              4 |
|  pll_inst/inst/clk_out2                                  | adc_cnt[7]_i_1_n_0                                                                                                    |                                                                                                                                                 |                2 |              4 |
|  pll_inst/inst/clk_out2                                  | ram_bins_rd_addr[5]_i_2_n_0                                                                                           | ram_bins_rd_addr[5]_i_1_n_0                                                                                                                     |                1 |              5 |
|  pll_inst/inst/clk_out2                                  | packet_cnt[31]_i_1_n_0                                                                                                |                                                                                                                                                 |                2 |              5 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/bit_no                                                                                                    | ad9850_inst/FSM_onehot_alg_dds[10]_i_1_n_0                                                                                                      |                2 |              5 |
|  pll_inst/inst/clk_out2                                  | b_cnt[7]_i_2_n_0                                                                                                      | b_cnt[7]_i_1_n_0                                                                                                                                |                2 |              5 |
|  pll_inst/inst/clk_out2                                  | ram_bins_wr_addr[5]_i_2_n_0                                                                                           | ram_bins_wr_addr[5]_i_1_n_0                                                                                                                     |                2 |              6 |
| ~PHY_RXC_IBUF_BUFG                                       |                                                                                                                       | mac_inst/event_eth_arp_wr0                                                                                                                      |                4 |              6 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                       | ad9850_inst/sclk_cnt[6]_i_1_n_0                                                                                                                 |                2 |              7 |
|  pll_inst/inst/clk_out2                                  | bins_data_timeout                                                                                                     | rk_o_i_1_n_0                                                                                                                                    |                3 |              7 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_rx_alg_state__0                                                                                          |                                                                                                                                                 |                4 |              8 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/r_TX_Data                                                                                  |                                                                                                                                                 |                2 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[13][7]_i_1_n_0                                                                                               |                                                                                                                                                 |                3 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[12][7]_i_1_n_0                                                                                               |                                                                                                                                                 |                3 |              8 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/tx_byte[7]_i_1_n_0                                                                                    |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_eth_apo_din                                                                                             |                                                                                                                                                 |                5 |              8 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/write_cnt                                                                                             |                                                                                                                                                 |                4 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[11][7]_i_1_n_0                                                                                               |                                                                                                                                                 |                4 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[23]                                                                                          |                                                                                                                                                 |                1 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[10][7]_i_1_n_0                                                                                               |                                                                                                                                                 |                2 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[0][7]_i_2_n_0                                                                                                | apo_comm[0][7]_i_1_n_0                                                                                                                          |                2 |              8 |
|  pll_inst/inst/clk_out2                                  | adc_data[7]_i_2_n_0                                                                                                   | adc_data[7]_i_1_n_0                                                                                                                             |                8 |              8 |
|  pll_inst/inst/clk_out2                                  | ram_bins_din[7]_i_1_n_0                                                                                               |                                                                                                                                                 |                1 |              8 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_txd[7]_i_1_n_0                                                                                           |                                                                                                                                                 |                6 |              8 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/send_cnt                                                                                              | rs485_bins_inst/send_cnt0                                                                                                                       |                4 |              8 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_rx_din                                                                                           | rs485_bins_inst/sync_st0                                                                                                                        |                2 |              8 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_eth_arp_din                                                                                             |                                                                                                                                                 |                6 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[39]                                                                                          |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[7]                                                                                            |                                                                                                                                                 |                1 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[15]                                                                                           |                                                                                                                                                 |                4 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[23]                                                                                           |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_src[31]                                                                                           |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[7]                                                                                           |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[15]                                                                                          |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[23]                                                                                          |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[31]                                                                                          |                                                                                                                                                 |                3 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[1][7]_i_1_n_0                                                                                                |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_MAC_src[47]                                                                                          |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_data_len[7]                                                                                          |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_DP[10]                                                                                               |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_data_len[15]                                                                                         |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_type[7]                                                                                                  |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_type[15]                                                                                                 |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[15]                                                                                          |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_UDP_DP[0]                                                                                                |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[31]                                                                                          |                                                                                                                                                 |                2 |              8 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/tx_byte                                                                                                |                                                                                                                                                 |                2 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[6][7]_i_2_n_0                                                                                                | apo_comm[6][7]_i_1_n_0                                                                                                                          |                3 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[7][7]_i_2_n_0                                                                                                | apo_comm[7][7]_i_1_n_0                                                                                                                          |                4 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[8][7]_i_2_n_0                                                                                                | apo_comm[8][7]_i_1_n_0                                                                                                                          |                3 |              8 |
|  pll_inst/inst/clk_out2                                  | apo_comm[9][7]_i_2_n_0                                                                                                | apo_comm[9][7]_i_1_n_0                                                                                                                          |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_IP_dst[7]                                                                                           |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/bins_tx_din[7]_i_1_n_0                                                                                       |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/dfs_tx_din[7]_i_2_n_0                                                                                        | mac_inst/event_eth_arp_wr0                                                                                                                      |                1 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_IPv4_type                                                                                                |                                                                                                                                                 |                3 |              8 |
|  pll_inst/inst/clk_out2                                  | bins_clear_st[7]_i_1_n_0                                                                                              |                                                                                                                                                 |                3 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_dst[15]                                                                                           |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_dst[23]                                                                                           |                                                                                                                                                 |                1 |              8 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_ARP_IP_dst[31]                                                                                           |                                                                                                                                                 |                2 |              8 |
|  mac_inst/fifo_apo_inst_i_1_n_0                          |                                                                                                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/FSM_onehot_fifo_tx_state[8]_i_1_n_0                                                                   |                                                                                                                                                 |                2 |              9 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0] |                                                                                                                                                 |                4 |             10 |
|  pll_inst/inst/clk_out2                                  | mac_inst/adc_rd_addr[11]_i_2_n_0                                                                                      | mac_inst/adc_rd_addr[11]_i_1_n_0                                                                                                                |                3 |             10 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                2 |             10 |
|  pll_inst/inst/clk_out2                                  | adc_ch[6]_i_2_n_0                                                                                                     | adc_ch[6]_i_1_n_0                                                                                                                               |                3 |             11 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/uart_rx_inst/r_Clock_Count                                                                            |                                                                                                                                                 |                5 |             11 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2368_2431_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1088_1151_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2560_2623_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2496_2559_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1920_1983_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1600_1663_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1536_1599_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1472_1535_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1408_1471_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1344_1407_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1792_1855_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2176_2239_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2112_2175_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1984_2047_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3200_3263_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_4032_4095_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_128_191_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1280_1343_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1216_1279_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | adc_wr_addr[11]_i_1_n_0                                                                                               |                                                                                                                                                 |                6 |             12 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_0 |                                                                                                                                                 |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0        |                                                                                                                                                 |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1 |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | bins_timeout[31]_i_2_n_0                                                                                              | bins_timeout[23]_i_1_n_0                                                                                                                        |                3 |             12 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg          |                                                                                                                                                 |                3 |             12 |
|  ad9850_inst/sclk_t                                      | ad9850_inst/FSM_onehot_alg_dds[11]_i_1_n_0                                                                            |                                                                                                                                                 |                2 |             12 |
|  pll_inst/inst/clk_out2                                  | adc_cnt[7]_i_1_n_0                                                                                                    | adc_cnt[15]_i_1_n_0                                                                                                                             |                4 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_192_255_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | ram_bins_wr_en_reg_n_0                                                                                                |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2048_2111_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1856_1919_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1728_1791_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2240_2303_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1024_1087_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_0_63_0_2_i_1_n_0                                                                             |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2304_2367_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2752_2815_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3584_3647_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2880_2943_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3328_3391_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3392_3455_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3456_3519_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3520_3583_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2944_3007_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3008_3071_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_448_511_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3072_3135_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2816_2879_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3648_3711_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3968_4031_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1152_1215_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3904_3967_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_384_447_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3840_3903_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3776_3839_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3712_3775_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3264_3327_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_3136_3199_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_256_319_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2624_2687_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_320_383_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2432_2495_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_2688_2751_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_1664_1727_0_2_i_1_n_0                                                                        |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_960_1023_0_2_i_1_n_0                                                                         |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_896_959_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_832_895_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_768_831_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_704_767_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_64_127_0_2_i_1_n_0                                                                           |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_640_703_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_576_639_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out2                                  | mac_inst/ram_adc/ram_reg_512_575_0_2_i_1_n_0                                                                          |                                                                                                                                                 |                3 |             12 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_tx_dfs/r_Clock_Count                                                                              | rs485_dfs_inst/uart_tx_dfs/r_Clock_Count0                                                                                                       |                4 |             13 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/uart_rx_dfs/r_Clock_Count                                                                              | rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0                                                                                            |                5 |             13 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_j[15]_i_2_n_0                                                                                         | mac_inst/eth_tx_j[15]_i_1_n_0                                                                                                                   |                4 |             15 |
|  pll_inst/inst/clk_out1                                  | data_adc[72][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               14 |             16 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_pre_arp_bcnt                                                                                             | mac_inst/fifo_eth_arp_wr0                                                                                                                       |                4 |             16 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_adc_data[32][7]_i_2_n_0                                                                               | mac_inst/eth_tx_adc_data[32][7]_i_1_n_0                                                                                                         |                4 |             16 |
|  pll_inst/inst/clk_out2                                  | env_timer[0]_i_1_n_0                                                                                                  |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG                                       | mac_inst/eth_rx_byte_cnt                                                                                              | mac_inst/event_eth_arp_wr0                                                                                                                      |                2 |             16 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/timer_sw[0]_i_1_n_0                                                                                    | rs485_dfs_inst/uart_tx_dfs/o_TX_Active                                                                                                          |                4 |             16 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_adc_crc[16]_i_1_n_0                                                                                      |                                                                                                                                                 |                5 |             17 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/timer_10ms                                                                                            |                                                                                                                                                 |                5 |             19 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                   |                                                                                                                                                 |                5 |             20 |
|  pll_inst/inst/clk_out2                                  | bins_timeout[31]_i_2_n_0                                                                                              | bins_timeout[31]_i_1_n_0                                                                                                                        |                6 |             20 |
|  pll_inst/inst/clk_out2                                  | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                   |                                                                                                                                                 |                4 |             20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                      |                                                                                                                                                 |                6 |             20 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                  |                                                                                                                                                 |                7 |             20 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                  |                                                                                                                                                 |                5 |             20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                      |                                                                                                                                                 |                4 |             20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                 |                6 |             20 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                   |                                                                                                                                                 |                5 |             20 |
|  mac_inst/fifo_apo_inst_i_1_n_0                          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             24 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                   | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                7 |             24 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fcs_t[23]_i_1_n_0                                                                                            |                                                                                                                                                 |               11 |             24 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/timer_1s                                                                                              |                                                                                                                                                 |                7 |             26 |
|  pll_inst/inst/clk_out2                                  | packet_cnt[31]_i_1_n_0                                                                                                | packet_cnt[26]_i_1_n_0                                                                                                                          |               10 |             27 |
|  pll_inst/inst/clk_out3                                  | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   |                                                                                                                                                 |                7 |             30 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                 |                6 |             30 |
|  PHY_RXC_IBUF_BUFG                                       | rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                  |                                                                                                                                                 |                5 |             30 |
|  PHY_RXC_IBUF_BUFG                                       | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                   |                                                                                                                                                 |                7 |             30 |
|  pll_inst/inst/clk_out2                                  | rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                  |                                                                                                                                                 |                9 |             30 |
|  pll_inst/inst/clk_out2                                  | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                 |                7 |             30 |
|  conv_o_OBUF_BUFG                                        |                                                                                                                       | p_0_out[15]                                                                                                                                     |                8 |             31 |
|  pll_inst/inst/clk_out2                                  | timer_rst                                                                                                             | timer_rst[31]_i_1_n_0                                                                                                                           |                8 |             31 |
|  pll_inst/inst/clk_out1                                  | data_adc[28][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               14 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[49][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               15 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[29][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               17 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[2][15]_i_1_n_0                                                                                               |                                                                                                                                                 |               14 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[36][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               16 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[37][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               16 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[38][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               13 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[39][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               12 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[3][15]_i_1_n_0                                                                                               |                                                                                                                                                 |               19 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[40][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               15 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[41][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               14 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[48][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               14 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[50][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[27][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               15 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[26][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[25][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               12 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[24][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               15 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[1][15]_i_1_n_0                                                                                               |                                                                                                                                                 |               14 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[17][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               12 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[16][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               12 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[15][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               16 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[14][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               19 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[13][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[12][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               18 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[0][15]_i_1_n_0                                                                                               |                                                                                                                                                 |               13 |             32 |
|  pll_inst/inst/clk_out1                                  |                                                                                                                       | rk_o_i_1_n_0                                                                                                                                    |                6 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[75][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               18 |             32 |
|  pll_inst/inst/clk_out2                                  | cnt_get_pkt[31]_i_1_n_0                                                                                               |                                                                                                                                                 |               13 |             32 |
|  pll_inst/inst/clk_out2                                  | byte_cnt[31]_i_2_n_0                                                                                                  | byte_cnt[31]_i_1_n_0                                                                                                                            |                9 |             32 |
|  pll_inst/inst/clk_out2                                  | word_var[31]_i_1_n_0                                                                                                  |                                                                                                                                                 |               10 |             32 |
|  pll_inst/inst/clk_out2                                  | mac_inst/crcen                                                                                                        | mac_inst/crcrst                                                                                                                                 |                9 |             32 |
|  pll_inst/inst/clk_out2                                  | ad9850_inst/dds_word[31]_i_1_n_0                                                                                      |                                                                                                                                                 |                8 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[78][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[77][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               15 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[76][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               22 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[4][15]_i_1_n_0                                                                                               |                                                                                                                                                 |               17 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[74][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[73][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               18 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[5][15]_i_1_n_0                                                                                               |                                                                                                                                                 |               13 |             32 |
|  pll_inst/inst/clk_out2                                  | get_time_t[31]_i_1_n_0                                                                                                |                                                                                                                                                 |               10 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[51][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               21 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[52][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[53][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               17 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[65][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               15 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[60][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               24 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[61][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               20 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[62][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               22 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[63][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               24 |             32 |
|  pll_inst/inst/clk_out1                                  | data_adc[64][15]_i_1_n_0                                                                                              |                                                                                                                                                 |               11 |             32 |
|  conv_o_OBUF_BUFG                                        |                                                                                                                       |                                                                                                                                                 |               10 |             34 |
|  mac_inst/fifo_apo_inst_i_1_n_0                          |                                                                                                                       |                                                                                                                                                 |                9 |             38 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_adc_data[27][7]_i_1_n_0                                                                               |                                                                                                                                                 |               23 |             80 |
|  PHY_RXC_IBUF_BUFG                                       |                                                                                                                       |                                                                                                                                                 |               25 |             88 |
|  pll_inst/inst/clk_out2                                  | mac_inst/eth_tx_arp_data                                                                                              |                                                                                                                                                 |               31 |             96 |
|  pll_inst/inst/clk_out3                                  |                                                                                                                       |                                                                                                                                                 |               32 |            118 |
|  pll_inst/inst/clk_out2                                  |                                                                                                                       |                                                                                                                                                 |              158 |            526 |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


