

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Mon Apr  3 20:00:14 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_20
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+----------+-----------+-----+
    |+ dut               |     -|  1.74|       11|  110.000|         -|       12|     -|        no|  8 (2%)|   -|  12 (~0%)|  144 (~0%)|    -|
    | o VITIS_LOOP_28_2  |     -|  7.30|        9|   90.000|         3|        1|     8|       yes|       -|   -|         -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| output_r  | both          | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* Other Ports
+-------------+---------+----------+
| Interface   | Mode    | Bitwidth |
+-------------+---------+----------+
| start_index | ap_none | 8        |
+-------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+------------------------+
| Argument    | Direction | Datatype               |
+-------------+-----------+------------------------+
| start_index | in        | ap_uint<8>             |
| output      | out       | stream<ap_uint<8>, 0>& |
+-------------+-----------+------------------------+

* SW-to-HW Mapping
+-------------+--------------+-----------+
| Argument    | HW Interface | HW Type   |
+-------------+--------------+-----------+
| start_index | start_index  | port      |
| output      | output_r     | interface |
+-------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + dut                | 0   |        |          |     |        |         |
|   j_V_fu_223_p2      | -   |        | j_V      | add | fabric | 0       |
|   ret_V_fu_237_p2    | -   |        | ret_V    | add | fabric | 0       |
|   add_ln30_fu_265_p2 | -   |        | add_ln30 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+---------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------+------+------+--------+----------+---------+------+---------+
| + dut       | 8    | 0    |        |          |         |      |         |
|   bram1_0_U | 1    | -    | pragma | bram1_0  | ram_1p  | bram | 1       |
|   bram1_1_U | 1    | -    | pragma | bram1_1  | ram_1p  | bram | 1       |
|   bram1_2_U | 1    | -    | pragma | bram1_2  | ram_1p  | bram | 1       |
|   bram1_3_U | 1    | -    | pragma | bram1_3  | ram_1p  | bram | 1       |
|   bram1_4_U | 1    | -    | pragma | bram1_4  | ram_1p  | bram | 1       |
|   bram1_5_U | 1    | -    | pragma | bram1_5  | ram_1p  | bram | 1       |
|   bram1_6_U | 1    | -    | pragma | bram1_6  | ram_1p  | bram | 1       |
|   bram1_7_U | 1    | -    | pragma | bram1_7  | ram_1p  | bram | 1       |
+-------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+----------------------------------------------------------------------+
| Type            | Options                              | Location                                                             |
+-----------------+--------------------------------------+----------------------------------------------------------------------+
| interface       | ap_none port=start_index             | ../../../../OneDrive/Desktop/vitis/bram_A.cpp:10 in dut, start_index |
| interface       | axis register port=output            | ../../../../OneDrive/Desktop/vitis/bram_A.cpp:11 in dut, output      |
| bind_storage    | variable=bram1 type=ram_1p impl=bram | ../../../../OneDrive/Desktop/vitis/bram_A.cpp:14 in dut, bram1       |
| array_partition | variable=bram1 cyclic factor=8       | ../../../../OneDrive/Desktop/vitis/bram_A.cpp:15 in dut, bram1       |
| pipeline        | II=1                                 | ../../../../OneDrive/Desktop/vitis/bram_A.cpp:29 in dut              |
+-----------------+--------------------------------------+----------------------------------------------------------------------+


