Netlist file: simple_comp.net   Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n189		2	3	0	#0
n169		2	2	0	#1
n215		1	2	0	#2
top^a_in~1	0	1	3	#3
top^b_in~0	0	1	4	#4
top^a_in~2	0	2	5	#5
top^b_in~5	2	0	4	#6
top^c_in~5	1	0	3	#7
top^a_in~5	0	2	4	#8
top^c_in~2	1	0	2	#9
top^a_in~0	2	0	2	#10
top^c_in~0	1	0	0	#11
top^b_in~2	0	1	6	#12
top^c_in~1	1	0	1	#13
top^b_in~1	0	1	1	#14
top^FF_NODE~27	1	4	0	#15
top^a_in~3	2	0	0	#16
top^c_in~3	3	0	5	#17
top^b_in~4	0	2	0	#18
top^b_in~3	0	3	6	#19
top^a_in~4	0	2	1	#20
top^c_in~4	3	0	2	#21
top^FF_NODE~25	1	3	0	#22
top^b_in~7	0	3	1	#23
top^b_in~6	2	0	5	#24
top^a_in~6	0	3	4	#25
top^c_in~7	3	0	6	#26
top^c_in~6	3	0	1	#27
top^a_in~7	0	2	2	#28
top^b_in~9	0	3	7	#29
top^b_in~8	0	1	2	#30
top^c_in~9	1	6	6	#31
top^c_in~8	1	6	7	#32
top^a_in~9	0	3	2	#33
top^a_in~8	0	2	7	#34
top^FF_NODE~34	2	1	0	#35
top^a_in~10	0	4	2	#36
top^b_in~11	0	1	5	#37
top^b_in~10	0	4	3	#38
top^a_in~11	0	1	7	#39
top^c_in~10	1	6	2	#40
top^c_in~11	1	6	1	#41
top^b_in~13	0	5	5	#42
top^a_in~13	0	5	4	#43
top^b_in~12	0	5	3	#44
top^a_in~12	0	5	6	#45
top^c_in~13	1	6	3	#46
top^c_in~12	1	6	5	#47
top^rst		0	4	6	#48
top^b_in~14	0	1	0	#49
top^c_in~14	2	6	6	#50
top^a_in~14	0	2	6	#51
top^a_in~15	1	0	7	#52
top^c_in~15	6	3	1	#53
top^b_in~15	0	2	3	#54
out:top^d_out~12	0	4	5	#55
out:top^d_out~11	6	3	0	#56
out:top^d_out~10	0	5	1	#57
out:top^d_out~9	0	3	0	#58
out:top^d_out~8	0	3	3	#59
out:top^d_out~7	2	0	6	#60
out:top^d_out~6	2	0	7	#61
out:top^d_out~5	0	3	5	#62
out:top^d_out~4	2	0	1	#63
out:top^d_out~3	2	0	3	#64
out:top^d_out~2	0	4	7	#65
out:top^d_out~1	0	4	0	#66
out:top^d_out~0	0	4	4	#67
out:top^d_out~15	2	6	7	#68
out:top^d_out~14	2	6	5	#69
out:top^d_out~13	0	4	1	#70
top^clock	6	4	4	#71
