// Seed: 13570785
module module_0;
  assign id_1 = id_1 == id_1;
  wire id_2;
  wire id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_5;
  wire id_6;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_1 = id_3 == id_2;
  assign id_5 = {id_3{id_2}};
  wire id_7;
  nor primCall (id_1, id_2, id_3, id_5, id_6);
endmodule
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor module_2,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    output wand id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input wire id_15,
    input supply0 id_16,
    output tri0 id_17,
    input uwire id_18,
    output tri0 id_19,
    output wor id_20,
    input tri1 id_21,
    output tri0 id_22
);
  always force id_20 = 1;
  module_0 modCall_1 ();
endmodule
