

================================================================
== Vitis HLS Report for 'Sliding'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     9440|  10.000 ns|  94.400 us|    1|  9440|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76  |Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2  |     9437|     9437|  94.370 us|  94.370 us|  9437|  9437|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     307|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       44|    16|      996|    1963|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      58|    -|
|Register             |        -|     -|      382|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       44|    16|     1378|    2328|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76  |Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2  |       44|   3|  996|  1883|    0|
    |mul_28ns_32ns_60_1_1_U51                                      |mul_28ns_32ns_60_1_1                                |        0|   4|    0|    20|    0|
    |mul_28ns_32s_32_1_1_U52                                       |mul_28ns_32s_32_1_1                                 |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U53                                        |mul_32s_32s_32_1_1                                  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U54                                        |mul_32s_32s_32_1_1                                  |        0|   3|    0|    20|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                         |                                                    |       44|  16|  996|  1963|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add80_fu_240_p2                  |         +|   0|  0|  39|          32|           2|
    |add_ln86_fu_130_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln87_fu_151_p2               |         +|   0|  0|  39|          32|           2|
    |baseIter_fu_199_p2               |         +|   0|  0|  39|          32|          32|
    |sub_fu_234_p2                    |         +|   0|  0|  39|          32|           2|
    |sub_ln89_fu_189_p2               |         -|   0|  0|  39|          32|          32|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_171_p2              |      icmp|   0|  0|  39|          32|          32|
    |max_cycles_fu_176_p3             |    select|   0|  0|  32|           1|          32|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 307|         226|         167|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  26|          5|    1|          5|
    |conv3_samepad_read  |   9|          2|    1|          2|
    |conv3_sild_write    |   9|          2|    1|          2|
    |grp_fu_105_p0       |  14|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  58|         12|   35|        105|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |add80_reg_329                                                              |  32|   0|   32|          0|
    |add_ln87_reg_275                                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                                  |   4|   0|    4|          0|
    |baseIter_reg_303                                                           |  32|   0|   32|          0|
    |cycles_read_block_reg_282                                                  |  28|   0|   28|          0|
    |cycles_write_block_reg_268                                                 |  32|   0|   32|          0|
    |div17_cast_reg_288                                                         |  28|   0|   28|          0|
    |div30_cast_reg_319                                                         |  13|   0|   13|          0|
    |div_reg_314                                                                |  28|   0|   28|          0|
    |grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln2_reg_298                                                           |  28|   0|   28|          0|
    |max_cycles_reg_293                                                         |  32|   0|   32|          0|
    |mul_ln84_reg_309                                                           |  60|   0|   60|          0|
    |sub_reg_324                                                                |  32|   0|   32|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 382|   0|  382|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        Sliding|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        Sliding|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        Sliding|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        Sliding|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        Sliding|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        Sliding|  return value|
|conv3_samepad_dout     |   in|  128|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_empty_n  |   in|    1|     ap_fifo|  conv3_samepad|       pointer|
|conv3_samepad_read     |  out|    1|     ap_fifo|  conv3_samepad|       pointer|
|conv3_sild_din         |  out|  128|     ap_fifo|     conv3_sild|       pointer|
|conv3_sild_full_n      |   in|    1|     ap_fifo|     conv3_sild|       pointer|
|conv3_sild_write       |  out|    1|     ap_fifo|     conv3_sild|       pointer|
|R                      |   in|   32|     ap_none|              R|        scalar|
|C                      |   in|   32|     ap_none|              C|        scalar|
|N                      |   in|   32|     ap_none|              N|        scalar|
|M                      |   in|   32|     ap_none|              M|        scalar|
|mode                   |   in|    1|     ap_none|           mode|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

