INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_13/project_13.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
