# Test configuration with fixed architecture parameters
-DesignTarget: cache
-CacheAccessMode: Normal
-Associativity (for cache only): 1
-ProcessNode: 65
-Capacity (MB): 2
-WordWidth (bit): 256
-DeviceRoadmap: LOP
-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-Routing: H-tree
-InternalSensing: true
-MemoryCellInputFile: sample_SRAM.cell
-Temperature (K): 350
-OptimizationTarget: WriteEDP
-EnablePruning: Yes
-BufferDesignOptimization: latency
-StackedDieCount: 2

# Fix architecture to force same design
-NumberOfRowMat (min): 2
-NumberOfRowMat (max): 2
-NumberOfColumnMat (min): 2
-NumberOfColumnMat (max): 2
-NumberOfActiveMatPerRow (min): 1
-NumberOfActiveMatPerRow (max): 1
-NumberOfActiveMatPerColumn (min): 1
-NumberOfActiveMatPerColumn (max): 1
-NumberOfRowSubarray (min): 1
-NumberOfRowSubarray (max): 1
-NumberOfColumnSubarray (min): 1
-NumberOfColumnSubarray (max): 1
-MuxSenseAmp (min): 1
-MuxSenseAmp (max): 1
-MuxOutputLev1 (min): 1
-MuxOutputLev1 (max): 1
-MuxOutputLev2 (min): 8
-MuxOutputLev2 (max): 8
