{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749598552929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749598552929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 17:35:52 2025 " "Processing started: Tue Jun 10 17:35:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749598552929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598552929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598552929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749598553212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749598553212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Sub " "Found entity 1: Nbit_Sub" {  } { { "Nbit_Sub.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Adder " "Found entity 1: Nbit_Adder" {  } { { "Nbit_Adder.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/full_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/flopr_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/adder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "mux2_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/register_file_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559306 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(20) " "Verilog HDL warning at extend.sv(20): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/extend.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749598559307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend_tb.sv(23) " "Verilog HDL warning at extend_tb.sv(23): extended using \"x\" or \"z\"" {  } { { "extend_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/extend_tb.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749598559309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "extend_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condcheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck_tb " "Found entity 1: condcheck_tb" {  } { { "condcheck_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condcheck_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559314 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(44) " "Verilog HDL warning at decoder.sv(44): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/decoder.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749598559315 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(69) " "Verilog HDL warning at decoder.sv(69): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/decoder.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749598559315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/decoder_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic_tb " "Found entity 1: condlogic_tb" {  } { { "condlogic_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_tb " "Found entity 1: mux3_tb" {  } { { "mux3_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/mux3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/shifter_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559330 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 datapath_tb.sv(97) " "Verilog HDL Expression warning at datapath_tb.sv(97): truncated literal to match 2 bits" {  } { { "datapath_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath_tb.sv" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749598559331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/arm_tb.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vgaController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/pll.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_initializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_initializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_initializer " "Found entity 1: vga_initializer" {  } { { "vga_initializer.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vga_initializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nbit_Mult " "Found entity 1: Nbit_Mult" {  } { { "Nbit_Mult.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_controller " "Found entity 1: ps2_keyboard_controller" {  } { { "ps2_keyboard_controller.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/ps2_keyboard_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "ps2_rx.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/ps2_rx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_code.sv 1 1 " "Found 1 design units, including 1 entities, in source file kb_code.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kb_code " "Found entity 1: kb_code" {  } { { "kb_code.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/kb_code.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2ascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file key2ascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/key2ascii.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749598559344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749598559384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "processor.sv" "arm" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/arm.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagWrite condlogic.sv(9) " "Verilog HDL or VHDL warning at condlogic.sv(9): object \"FlagWrite\" assigned a value but never read" {  } { { "condlogic.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749598559420 "|processor|arm:arm|controller:c|condlogic:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|controller:c\|condlogic:cl\|flopr:flagreg1 " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/condlogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/arm.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd4\"" {  } { { "datapath.sv" "pcadd4" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm:arm\|datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"arm:arm\|datapath:dp\|register_file:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter arm:arm\|datapath:dp\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"arm:arm\|datapath:dp\|shifter:shift\"" {  } { { "datapath.sv" "shift" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:main_alu\"" {  } { { "datapath.sv" "main_alu" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/datapath.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(64) " "Verilog HDL assignment warning at alu.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749598559479 "|processor|arm:arm|datapath:dp|alu:main_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(72) " "Verilog HDL assignment warning at alu.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749598559479 "|processor|arm:arm|datapath:dp|alu:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Sub arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op " "Elaborating entity \"Nbit_Sub\" for hierarchy \"arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op\"" {  } { { "alu.sv" "sub_op" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op\|full_subtractor:generate_N_bit_Sub\[0\].f " "Elaborating entity \"full_subtractor\" for hierarchy \"arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Sub:sub_op\|full_subtractor:generate_N_bit_Sub\[0\].f\"" {  } { { "Nbit_Sub.sv" "generate_N_bit_Sub\[0\].f" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Sub.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Adder arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op " "Elaborating entity \"Nbit_Adder\" for hierarchy \"arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op\"" {  } { { "alu.sv" "adder_op" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Adder:adder_op\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "Nbit_Adder.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/Nbit_Adder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_Mult arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Mult:mult_op " "Elaborating entity \"Nbit_Mult\" for hierarchy \"arm:arm\|datapath:dp\|alu:main_alu\|Nbit_Mult:mult_op\"" {  } { { "alu.sv" "mult_op" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:imem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:imem\"" {  } { { "processor.sv" "imem" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559552 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 63 instruction_memory.sv(10) " "Verilog HDL warning at instruction_memory.sv(10): number of words (8) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1749598559553 "|processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_memory.sv(6) " "Net \"rom.data_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749598559554 "|processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_memory.sv(6) " "Net \"rom.waddr_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749598559554 "|processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_memory.sv(6) " "Net \"rom.we_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749598559554 "|processor|instruction_memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "processor.sv" "dmem" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559559 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40000 0 9 data_memory.sv(13) " "Verilog HDL warning at data_memory.sv(13): number of words (40000) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1749598559574 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Memoria cargada: data_memory.sv(15) " "Verilog HDL Display System Task info at data_memory.sv(15): Memoria cargada:" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[0\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[0\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[1\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[1\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[2\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[2\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[3\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[3\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[4\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[4\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[5\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[5\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[6\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[6\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[7\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[7\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[8\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[8\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM\[9\] = 00ffffff data_memory.sv(17) " "Verilog HDL Display System Task info at data_memory.sv(17): RAM\[9\] = 00ffffff" {  } { { "data_memory.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/data_memory.sv" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749598559576 "|processor|data_memory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_initializer vga_initializer:vga_inst " "Elaborating entity \"vga_initializer\" for hierarchy \"vga_initializer:vga_inst\"" {  } { { "processor.sv" "vga_inst" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/processor.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_initializer:vga_inst\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga_initializer:vga_inst\|pll:vgapll\"" {  } { { "vga_initializer.sv" "vgapll" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vga_initializer.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga_initializer:vga_inst\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga_initializer:vga_inst\|vgaController:vgaCont\"" {  } { { "vga_initializer.sv" "vgaCont" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vga_initializer.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(25) " "Verilog HDL assignment warning at vgaController.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vgaController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749598559591 "|processor|vga_initializer:vga_inst|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(29) " "Verilog HDL assignment warning at vgaController.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vgaController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749598559591 "|processor|vga_initializer:vga_inst|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga_initializer:vga_inst\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga_initializer:vga_inst\|videoGen:videoGen\"" {  } { { "vga_initializer.sv" "videoGen" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/vga_initializer.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749598559596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 videoGen.sv(22) " "Verilog HDL assignment warning at videoGen.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "videoGen.sv" "" { Text "C:/Users/menei/Documents/GitHub/ProyectoTDD/Processor/videoGen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749598595001 "|processor|vga_initializer:vga_inst|videoGen:videoG