// Seed: 1732569707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_8;
  always @(posedge id_30 or negedge -1);
  wire id_33;
  assign id_28 = 1'b0;
  id_34(
      id_26[1], $realtime
  ); id_35(
      .id_0(id_20), .id_1(), .id_2(id_31), .id_3(id_20 != id_3), .id_4()
  );
  module_0 modCall_1 (
      id_2,
      id_28,
      id_5,
      id_33
  );
  specify
    (id_36 + => id_37) = (id_30  : !id_36  : 1, id_31  : id_37  : id_31);
    $width(negedge id_38, 1, 1);
  endspecify
endmodule
