
controle_temperatura_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008928  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08008a38  08008a38  00018a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c04  08008c04  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08008c04  08008c04  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c04  08008c04  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c04  08008c04  00018c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c08  08008c08  00018c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08008c0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003f94  20000088  08008c94  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000401c  08008c94  0002401c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019581  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034d9  00000000  00000000  00039632  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001540  00000000  00000000  0003cb10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a8  00000000  00000000  0003e050  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b36f  00000000  00000000  0003f3f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000130f2  00000000  00000000  0005a767  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009cd0a  00000000  00000000  0006d859  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010a563  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e08  00000000  00000000  0010a5e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08008a20 	.word	0x08008a20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08008a20 	.word	0x08008a20

08000150 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000150:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000152:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000156:	f8df 0080 	ldr.w	r0, [pc, #128]	; 80001d8 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800015a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800015e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000162:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000164:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000166:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000168:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800016a:	d32e      	bcc.n	80001ca <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800016c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800016e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000170:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000172:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000174:	d312      	bcc.n	800019c <_CheckCase2>

08000176 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000176:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000178:	19d0      	adds	r0, r2, r7
 800017a:	bf00      	nop

0800017c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800017c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000180:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000184:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000186:	d005      	beq.n	8000194 <_CSDone>
        LDRB     R3,[R1], #+1
 8000188:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800018c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000190:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000192:	d1f3      	bne.n	800017c <_LoopCopyStraight>

08000194 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000194:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 8000196:	2001      	movs	r0, #1
        POP      {R4-R7}
 8000198:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800019a:	4770      	bx	lr

0800019c <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 800019c:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 800019e:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 80001a0:	d317      	bcc.n	80001d2 <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 80001a2:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 80001a4:	1b12      	subs	r2, r2, r4

080001a6 <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 80001a6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 80001aa:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80001ae:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80001b0:	d1f9      	bne.n	80001a6 <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80001b2:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80001b4:	d005      	beq.n	80001c2 <_No2ChunkNeeded>

080001b6 <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80001b6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80001ba:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80001be:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80001c0:	d1f9      	bne.n	80001b6 <_LoopCopyAfterWrapAround>

080001c2 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80001c2:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80001c4:	2001      	movs	r0, #1
        POP      {R4-R7}
 80001c6:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80001c8:	4770      	bx	lr

080001ca <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80001ca:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80001cc:	3801      	subs	r0, #1
        CMP      R0,R2
 80001ce:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80001d0:	d2d1      	bcs.n	8000176 <_Case4>

080001d2 <_Case3>:
_Case3:
        MOVS     R0,#+0
 80001d2:	2000      	movs	r0, #0
        POP      {R4-R7}
 80001d4:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80001d6:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d8:	20003f70 	.word	0x20003f70

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__aeabi_d2f>:
 8000988:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800098c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000990:	bf24      	itt	cs
 8000992:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000996:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800099a:	d90d      	bls.n	80009b8 <__aeabi_d2f+0x30>
 800099c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009a0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009a4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009a8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009ac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009bc:	d121      	bne.n	8000a02 <__aeabi_d2f+0x7a>
 80009be:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009c2:	bfbc      	itt	lt
 80009c4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009c8:	4770      	bxlt	lr
 80009ca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009d2:	f1c2 0218 	rsb	r2, r2, #24
 80009d6:	f1c2 0c20 	rsb	ip, r2, #32
 80009da:	fa10 f30c 	lsls.w	r3, r0, ip
 80009de:	fa20 f002 	lsr.w	r0, r0, r2
 80009e2:	bf18      	it	ne
 80009e4:	f040 0001 	orrne.w	r0, r0, #1
 80009e8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009f0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009f4:	ea40 000c 	orr.w	r0, r0, ip
 80009f8:	fa23 f302 	lsr.w	r3, r3, r2
 80009fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a00:	e7cc      	b.n	800099c <__aeabi_d2f+0x14>
 8000a02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a06:	d107      	bne.n	8000a18 <__aeabi_d2f+0x90>
 8000a08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a0c:	bf1e      	ittt	ne
 8000a0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a16:	4770      	bxne	lr
 8000a18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_frsub>:
 8000a28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a2c:	e002      	b.n	8000a34 <__addsf3>
 8000a2e:	bf00      	nop

08000a30 <__aeabi_fsub>:
 8000a30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a34 <__addsf3>:
 8000a34:	0042      	lsls	r2, r0, #1
 8000a36:	bf1f      	itttt	ne
 8000a38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a3c:	ea92 0f03 	teqne	r2, r3
 8000a40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a48:	d06a      	beq.n	8000b20 <__addsf3+0xec>
 8000a4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a52:	bfc1      	itttt	gt
 8000a54:	18d2      	addgt	r2, r2, r3
 8000a56:	4041      	eorgt	r1, r0
 8000a58:	4048      	eorgt	r0, r1
 8000a5a:	4041      	eorgt	r1, r0
 8000a5c:	bfb8      	it	lt
 8000a5e:	425b      	neglt	r3, r3
 8000a60:	2b19      	cmp	r3, #25
 8000a62:	bf88      	it	hi
 8000a64:	4770      	bxhi	lr
 8000a66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a72:	bf18      	it	ne
 8000a74:	4240      	negne	r0, r0
 8000a76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a82:	bf18      	it	ne
 8000a84:	4249      	negne	r1, r1
 8000a86:	ea92 0f03 	teq	r2, r3
 8000a8a:	d03f      	beq.n	8000b0c <__addsf3+0xd8>
 8000a8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000a90:	fa41 fc03 	asr.w	ip, r1, r3
 8000a94:	eb10 000c 	adds.w	r0, r0, ip
 8000a98:	f1c3 0320 	rsb	r3, r3, #32
 8000a9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000aa0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aa4:	d502      	bpl.n	8000aac <__addsf3+0x78>
 8000aa6:	4249      	negs	r1, r1
 8000aa8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ab0:	d313      	bcc.n	8000ada <__addsf3+0xa6>
 8000ab2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ab6:	d306      	bcc.n	8000ac6 <__addsf3+0x92>
 8000ab8:	0840      	lsrs	r0, r0, #1
 8000aba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000abe:	f102 0201 	add.w	r2, r2, #1
 8000ac2:	2afe      	cmp	r2, #254	; 0xfe
 8000ac4:	d251      	bcs.n	8000b6a <__addsf3+0x136>
 8000ac6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000aca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ace:	bf08      	it	eq
 8000ad0:	f020 0001 	biceq.w	r0, r0, #1
 8000ad4:	ea40 0003 	orr.w	r0, r0, r3
 8000ad8:	4770      	bx	lr
 8000ada:	0049      	lsls	r1, r1, #1
 8000adc:	eb40 0000 	adc.w	r0, r0, r0
 8000ae0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000ae4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae8:	d1ed      	bne.n	8000ac6 <__addsf3+0x92>
 8000aea:	fab0 fc80 	clz	ip, r0
 8000aee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000af2:	ebb2 020c 	subs.w	r2, r2, ip
 8000af6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000afa:	bfaa      	itet	ge
 8000afc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b00:	4252      	neglt	r2, r2
 8000b02:	4318      	orrge	r0, r3
 8000b04:	bfbc      	itt	lt
 8000b06:	40d0      	lsrlt	r0, r2
 8000b08:	4318      	orrlt	r0, r3
 8000b0a:	4770      	bx	lr
 8000b0c:	f092 0f00 	teq	r2, #0
 8000b10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b14:	bf06      	itte	eq
 8000b16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b1a:	3201      	addeq	r2, #1
 8000b1c:	3b01      	subne	r3, #1
 8000b1e:	e7b5      	b.n	8000a8c <__addsf3+0x58>
 8000b20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b28:	bf18      	it	ne
 8000b2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b2e:	d021      	beq.n	8000b74 <__addsf3+0x140>
 8000b30:	ea92 0f03 	teq	r2, r3
 8000b34:	d004      	beq.n	8000b40 <__addsf3+0x10c>
 8000b36:	f092 0f00 	teq	r2, #0
 8000b3a:	bf08      	it	eq
 8000b3c:	4608      	moveq	r0, r1
 8000b3e:	4770      	bx	lr
 8000b40:	ea90 0f01 	teq	r0, r1
 8000b44:	bf1c      	itt	ne
 8000b46:	2000      	movne	r0, #0
 8000b48:	4770      	bxne	lr
 8000b4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b4e:	d104      	bne.n	8000b5a <__addsf3+0x126>
 8000b50:	0040      	lsls	r0, r0, #1
 8000b52:	bf28      	it	cs
 8000b54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b58:	4770      	bx	lr
 8000b5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b5e:	bf3c      	itt	cc
 8000b60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bxcc	lr
 8000b66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b72:	4770      	bx	lr
 8000b74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b78:	bf16      	itet	ne
 8000b7a:	4608      	movne	r0, r1
 8000b7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b80:	4601      	movne	r1, r0
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	bf06      	itte	eq
 8000b86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b8a:	ea90 0f01 	teqeq	r0, r1
 8000b8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b92:	4770      	bx	lr

08000b94 <__aeabi_ui2f>:
 8000b94:	f04f 0300 	mov.w	r3, #0
 8000b98:	e004      	b.n	8000ba4 <__aeabi_i2f+0x8>
 8000b9a:	bf00      	nop

08000b9c <__aeabi_i2f>:
 8000b9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ba0:	bf48      	it	mi
 8000ba2:	4240      	negmi	r0, r0
 8000ba4:	ea5f 0c00 	movs.w	ip, r0
 8000ba8:	bf08      	it	eq
 8000baa:	4770      	bxeq	lr
 8000bac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bb0:	4601      	mov	r1, r0
 8000bb2:	f04f 0000 	mov.w	r0, #0
 8000bb6:	e01c      	b.n	8000bf2 <__aeabi_l2f+0x2a>

08000bb8 <__aeabi_ul2f>:
 8000bb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000bbc:	bf08      	it	eq
 8000bbe:	4770      	bxeq	lr
 8000bc0:	f04f 0300 	mov.w	r3, #0
 8000bc4:	e00a      	b.n	8000bdc <__aeabi_l2f+0x14>
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_l2f>:
 8000bc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000bcc:	bf08      	it	eq
 8000bce:	4770      	bxeq	lr
 8000bd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__aeabi_l2f+0x14>
 8000bd6:	4240      	negs	r0, r0
 8000bd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bdc:	ea5f 0c01 	movs.w	ip, r1
 8000be0:	bf02      	ittt	eq
 8000be2:	4684      	moveq	ip, r0
 8000be4:	4601      	moveq	r1, r0
 8000be6:	2000      	moveq	r0, #0
 8000be8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bec:	bf08      	it	eq
 8000bee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bf6:	fabc f28c 	clz	r2, ip
 8000bfa:	3a08      	subs	r2, #8
 8000bfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c00:	db10      	blt.n	8000c24 <__aeabi_l2f+0x5c>
 8000c02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c06:	4463      	add	r3, ip
 8000c08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c0c:	f1c2 0220 	rsb	r2, r2, #32
 8000c10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c14:	fa20 f202 	lsr.w	r2, r0, r2
 8000c18:	eb43 0002 	adc.w	r0, r3, r2
 8000c1c:	bf08      	it	eq
 8000c1e:	f020 0001 	biceq.w	r0, r0, #1
 8000c22:	4770      	bx	lr
 8000c24:	f102 0220 	add.w	r2, r2, #32
 8000c28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c2c:	f1c2 0220 	rsb	r2, r2, #32
 8000c30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c34:	fa21 f202 	lsr.w	r2, r1, r2
 8000c38:	eb43 0002 	adc.w	r0, r3, r2
 8000c3c:	bf08      	it	eq
 8000c3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c42:	4770      	bx	lr

08000c44 <__aeabi_fmul>:
 8000c44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c52:	ea92 0f0c 	teqne	r2, ip
 8000c56:	ea93 0f0c 	teqne	r3, ip
 8000c5a:	d06f      	beq.n	8000d3c <__aeabi_fmul+0xf8>
 8000c5c:	441a      	add	r2, r3
 8000c5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000c62:	0240      	lsls	r0, r0, #9
 8000c64:	bf18      	it	ne
 8000c66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c6a:	d01e      	beq.n	8000caa <__aeabi_fmul+0x66>
 8000c6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c78:	fba0 3101 	umull	r3, r1, r0, r1
 8000c7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c84:	bf3e      	ittt	cc
 8000c86:	0049      	lslcc	r1, r1, #1
 8000c88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c8c:	005b      	lslcc	r3, r3, #1
 8000c8e:	ea40 0001 	orr.w	r0, r0, r1
 8000c92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c96:	2afd      	cmp	r2, #253	; 0xfd
 8000c98:	d81d      	bhi.n	8000cd6 <__aeabi_fmul+0x92>
 8000c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca2:	bf08      	it	eq
 8000ca4:	f020 0001 	biceq.w	r0, r0, #1
 8000ca8:	4770      	bx	lr
 8000caa:	f090 0f00 	teq	r0, #0
 8000cae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cb2:	bf08      	it	eq
 8000cb4:	0249      	lsleq	r1, r1, #9
 8000cb6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cbe:	3a7f      	subs	r2, #127	; 0x7f
 8000cc0:	bfc2      	ittt	gt
 8000cc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cca:	4770      	bxgt	lr
 8000ccc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	3a01      	subs	r2, #1
 8000cd6:	dc5d      	bgt.n	8000d94 <__aeabi_fmul+0x150>
 8000cd8:	f112 0f19 	cmn.w	r2, #25
 8000cdc:	bfdc      	itt	le
 8000cde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ce2:	4770      	bxle	lr
 8000ce4:	f1c2 0200 	rsb	r2, r2, #0
 8000ce8:	0041      	lsls	r1, r0, #1
 8000cea:	fa21 f102 	lsr.w	r1, r1, r2
 8000cee:	f1c2 0220 	rsb	r2, r2, #32
 8000cf2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cfa:	f140 0000 	adc.w	r0, r0, #0
 8000cfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d02:	bf08      	it	eq
 8000d04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d08:	4770      	bx	lr
 8000d0a:	f092 0f00 	teq	r2, #0
 8000d0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d12:	bf02      	ittt	eq
 8000d14:	0040      	lsleq	r0, r0, #1
 8000d16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d1a:	3a01      	subeq	r2, #1
 8000d1c:	d0f9      	beq.n	8000d12 <__aeabi_fmul+0xce>
 8000d1e:	ea40 000c 	orr.w	r0, r0, ip
 8000d22:	f093 0f00 	teq	r3, #0
 8000d26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d2a:	bf02      	ittt	eq
 8000d2c:	0049      	lsleq	r1, r1, #1
 8000d2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d32:	3b01      	subeq	r3, #1
 8000d34:	d0f9      	beq.n	8000d2a <__aeabi_fmul+0xe6>
 8000d36:	ea41 010c 	orr.w	r1, r1, ip
 8000d3a:	e78f      	b.n	8000c5c <__aeabi_fmul+0x18>
 8000d3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d40:	ea92 0f0c 	teq	r2, ip
 8000d44:	bf18      	it	ne
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d00a      	beq.n	8000d62 <__aeabi_fmul+0x11e>
 8000d4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d50:	bf18      	it	ne
 8000d52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d56:	d1d8      	bne.n	8000d0a <__aeabi_fmul+0xc6>
 8000d58:	ea80 0001 	eor.w	r0, r0, r1
 8000d5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d60:	4770      	bx	lr
 8000d62:	f090 0f00 	teq	r0, #0
 8000d66:	bf17      	itett	ne
 8000d68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d6c:	4608      	moveq	r0, r1
 8000d6e:	f091 0f00 	teqne	r1, #0
 8000d72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d76:	d014      	beq.n	8000da2 <__aeabi_fmul+0x15e>
 8000d78:	ea92 0f0c 	teq	r2, ip
 8000d7c:	d101      	bne.n	8000d82 <__aeabi_fmul+0x13e>
 8000d7e:	0242      	lsls	r2, r0, #9
 8000d80:	d10f      	bne.n	8000da2 <__aeabi_fmul+0x15e>
 8000d82:	ea93 0f0c 	teq	r3, ip
 8000d86:	d103      	bne.n	8000d90 <__aeabi_fmul+0x14c>
 8000d88:	024b      	lsls	r3, r1, #9
 8000d8a:	bf18      	it	ne
 8000d8c:	4608      	movne	r0, r1
 8000d8e:	d108      	bne.n	8000da2 <__aeabi_fmul+0x15e>
 8000d90:	ea80 0001 	eor.w	r0, r0, r1
 8000d94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da0:	4770      	bx	lr
 8000da2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_fdiv>:
 8000dac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000db0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000db4:	bf1e      	ittt	ne
 8000db6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dba:	ea92 0f0c 	teqne	r2, ip
 8000dbe:	ea93 0f0c 	teqne	r3, ip
 8000dc2:	d069      	beq.n	8000e98 <__aeabi_fdiv+0xec>
 8000dc4:	eba2 0203 	sub.w	r2, r2, r3
 8000dc8:	ea80 0c01 	eor.w	ip, r0, r1
 8000dcc:	0249      	lsls	r1, r1, #9
 8000dce:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dd2:	d037      	beq.n	8000e44 <__aeabi_fdiv+0x98>
 8000dd4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dd8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ddc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000de0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de4:	428b      	cmp	r3, r1
 8000de6:	bf38      	it	cc
 8000de8:	005b      	lslcc	r3, r3, #1
 8000dea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000dee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000df2:	428b      	cmp	r3, r1
 8000df4:	bf24      	itt	cs
 8000df6:	1a5b      	subcs	r3, r3, r1
 8000df8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dfc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e00:	bf24      	itt	cs
 8000e02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e0e:	bf24      	itt	cs
 8000e10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e1c:	bf24      	itt	cs
 8000e1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e26:	011b      	lsls	r3, r3, #4
 8000e28:	bf18      	it	ne
 8000e2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e2e:	d1e0      	bne.n	8000df2 <__aeabi_fdiv+0x46>
 8000e30:	2afd      	cmp	r2, #253	; 0xfd
 8000e32:	f63f af50 	bhi.w	8000cd6 <__aeabi_fmul+0x92>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e4c:	327f      	adds	r2, #127	; 0x7f
 8000e4e:	bfc2      	ittt	gt
 8000e50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e58:	4770      	bxgt	lr
 8000e5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e5e:	f04f 0300 	mov.w	r3, #0
 8000e62:	3a01      	subs	r2, #1
 8000e64:	e737      	b.n	8000cd6 <__aeabi_fmul+0x92>
 8000e66:	f092 0f00 	teq	r2, #0
 8000e6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e6e:	bf02      	ittt	eq
 8000e70:	0040      	lsleq	r0, r0, #1
 8000e72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e76:	3a01      	subeq	r2, #1
 8000e78:	d0f9      	beq.n	8000e6e <__aeabi_fdiv+0xc2>
 8000e7a:	ea40 000c 	orr.w	r0, r0, ip
 8000e7e:	f093 0f00 	teq	r3, #0
 8000e82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e86:	bf02      	ittt	eq
 8000e88:	0049      	lsleq	r1, r1, #1
 8000e8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e8e:	3b01      	subeq	r3, #1
 8000e90:	d0f9      	beq.n	8000e86 <__aeabi_fdiv+0xda>
 8000e92:	ea41 010c 	orr.w	r1, r1, ip
 8000e96:	e795      	b.n	8000dc4 <__aeabi_fdiv+0x18>
 8000e98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e9c:	ea92 0f0c 	teq	r2, ip
 8000ea0:	d108      	bne.n	8000eb4 <__aeabi_fdiv+0x108>
 8000ea2:	0242      	lsls	r2, r0, #9
 8000ea4:	f47f af7d 	bne.w	8000da2 <__aeabi_fmul+0x15e>
 8000ea8:	ea93 0f0c 	teq	r3, ip
 8000eac:	f47f af70 	bne.w	8000d90 <__aeabi_fmul+0x14c>
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e776      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000eb4:	ea93 0f0c 	teq	r3, ip
 8000eb8:	d104      	bne.n	8000ec4 <__aeabi_fdiv+0x118>
 8000eba:	024b      	lsls	r3, r1, #9
 8000ebc:	f43f af4c 	beq.w	8000d58 <__aeabi_fmul+0x114>
 8000ec0:	4608      	mov	r0, r1
 8000ec2:	e76e      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1ca      	bne.n	8000e66 <__aeabi_fdiv+0xba>
 8000ed0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ed4:	f47f af5c 	bne.w	8000d90 <__aeabi_fmul+0x14c>
 8000ed8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000edc:	f47f af3c 	bne.w	8000d58 <__aeabi_fmul+0x114>
 8000ee0:	e75f      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000ee2:	bf00      	nop

08000ee4 <__gesf2>:
 8000ee4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ee8:	e006      	b.n	8000ef8 <__cmpsf2+0x4>
 8000eea:	bf00      	nop

08000eec <__lesf2>:
 8000eec:	f04f 0c01 	mov.w	ip, #1
 8000ef0:	e002      	b.n	8000ef8 <__cmpsf2+0x4>
 8000ef2:	bf00      	nop

08000ef4 <__cmpsf2>:
 8000ef4:	f04f 0c01 	mov.w	ip, #1
 8000ef8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000efc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f00:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f04:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f08:	bf18      	it	ne
 8000f0a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f0e:	d011      	beq.n	8000f34 <__cmpsf2+0x40>
 8000f10:	b001      	add	sp, #4
 8000f12:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f16:	bf18      	it	ne
 8000f18:	ea90 0f01 	teqne	r0, r1
 8000f1c:	bf58      	it	pl
 8000f1e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f22:	bf88      	it	hi
 8000f24:	17c8      	asrhi	r0, r1, #31
 8000f26:	bf38      	it	cc
 8000f28:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f2c:	bf18      	it	ne
 8000f2e:	f040 0001 	orrne.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f38:	d102      	bne.n	8000f40 <__cmpsf2+0x4c>
 8000f3a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f3e:	d105      	bne.n	8000f4c <__cmpsf2+0x58>
 8000f40:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f44:	d1e4      	bne.n	8000f10 <__cmpsf2+0x1c>
 8000f46:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f4a:	d0e1      	beq.n	8000f10 <__cmpsf2+0x1c>
 8000f4c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <__aeabi_cfrcmple>:
 8000f54:	4684      	mov	ip, r0
 8000f56:	4608      	mov	r0, r1
 8000f58:	4661      	mov	r1, ip
 8000f5a:	e7ff      	b.n	8000f5c <__aeabi_cfcmpeq>

08000f5c <__aeabi_cfcmpeq>:
 8000f5c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f5e:	f7ff ffc9 	bl	8000ef4 <__cmpsf2>
 8000f62:	2800      	cmp	r0, #0
 8000f64:	bf48      	it	mi
 8000f66:	f110 0f00 	cmnmi.w	r0, #0
 8000f6a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f6c <__aeabi_fcmpeq>:
 8000f6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f70:	f7ff fff4 	bl	8000f5c <__aeabi_cfcmpeq>
 8000f74:	bf0c      	ite	eq
 8000f76:	2001      	moveq	r0, #1
 8000f78:	2000      	movne	r0, #0
 8000f7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f7e:	bf00      	nop

08000f80 <__aeabi_fcmplt>:
 8000f80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f84:	f7ff ffea 	bl	8000f5c <__aeabi_cfcmpeq>
 8000f88:	bf34      	ite	cc
 8000f8a:	2001      	movcc	r0, #1
 8000f8c:	2000      	movcs	r0, #0
 8000f8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f92:	bf00      	nop

08000f94 <__aeabi_fcmple>:
 8000f94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f98:	f7ff ffe0 	bl	8000f5c <__aeabi_cfcmpeq>
 8000f9c:	bf94      	ite	ls
 8000f9e:	2001      	movls	r0, #1
 8000fa0:	2000      	movhi	r0, #0
 8000fa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fa6:	bf00      	nop

08000fa8 <__aeabi_fcmpge>:
 8000fa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fac:	f7ff ffd2 	bl	8000f54 <__aeabi_cfrcmple>
 8000fb0:	bf94      	ite	ls
 8000fb2:	2001      	movls	r0, #1
 8000fb4:	2000      	movhi	r0, #0
 8000fb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fba:	bf00      	nop

08000fbc <__aeabi_fcmpgt>:
 8000fbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc0:	f7ff ffc8 	bl	8000f54 <__aeabi_cfrcmple>
 8000fc4:	bf34      	ite	cc
 8000fc6:	2001      	movcc	r0, #1
 8000fc8:	2000      	movcs	r0, #0
 8000fca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fce:	bf00      	nop

08000fd0 <__aeabi_f2iz>:
 8000fd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fd8:	d30f      	bcc.n	8000ffa <__aeabi_f2iz+0x2a>
 8000fda:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fde:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fe2:	d90d      	bls.n	8001000 <__aeabi_f2iz+0x30>
 8000fe4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fe8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ff0:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff4:	bf18      	it	ne
 8000ff6:	4240      	negne	r0, r0
 8000ff8:	4770      	bx	lr
 8000ffa:	f04f 0000 	mov.w	r0, #0
 8000ffe:	4770      	bx	lr
 8001000:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001004:	d101      	bne.n	800100a <__aeabi_f2iz+0x3a>
 8001006:	0242      	lsls	r2, r0, #9
 8001008:	d105      	bne.n	8001016 <__aeabi_f2iz+0x46>
 800100a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800100e:	bf08      	it	eq
 8001010:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001014:	4770      	bx	lr
 8001016:	f04f 0000 	mov.w	r0, #0
 800101a:	4770      	bx	lr

0800101c <__aeabi_f2uiz>:
 800101c:	0042      	lsls	r2, r0, #1
 800101e:	d20e      	bcs.n	800103e <__aeabi_f2uiz+0x22>
 8001020:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001024:	d30b      	bcc.n	800103e <__aeabi_f2uiz+0x22>
 8001026:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800102a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800102e:	d409      	bmi.n	8001044 <__aeabi_f2uiz+0x28>
 8001030:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001034:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001038:	fa23 f002 	lsr.w	r0, r3, r2
 800103c:	4770      	bx	lr
 800103e:	f04f 0000 	mov.w	r0, #0
 8001042:	4770      	bx	lr
 8001044:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001048:	d101      	bne.n	800104e <__aeabi_f2uiz+0x32>
 800104a:	0242      	lsls	r2, r0, #9
 800104c:	d102      	bne.n	8001054 <__aeabi_f2uiz+0x38>
 800104e:	f04f 30ff 	mov.w	r0, #4294967295
 8001052:	4770      	bx	lr
 8001054:	f04f 0000 	mov.w	r0, #0
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop

0800105c <FIRFilter_Init>:
#include "FIRFilter.h"

/* Designed filter coefficients*/
static float FIR_IMPULSE_RESPONSE[FIR_FILTER_LENGTH] = {-0.01238356f, 0.10332170f, 0.81812371f, 0.10332170f, -0.01238356f};

void FIRFilter_Init(FIRFilter *fir){
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
	
	/* Clear filter buffer */
	for(uint8_t n=0; n<FIR_FILTER_LENGTH;n++){
 8001064:	2300      	movs	r3, #0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	e008      	b.n	800107c <FIRFilter_Init+0x20>
		
		fir->buf[n] = 0.0f;
 800106a:	7bfa      	ldrb	r2, [r7, #15]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f04f 0100 	mov.w	r1, #0
 8001072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(uint8_t n=0; n<FIR_FILTER_LENGTH;n++){
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	3301      	adds	r3, #1
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	2b04      	cmp	r3, #4
 8001080:	d9f3      	bls.n	800106a <FIRFilter_Init+0xe>
	
	}
	
	/* Reset buffer index */
	fir->bufindex = 0;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	751a      	strb	r2, [r3, #20]
	
	/* Clear filter output */
	fir->out = 0.0f;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
}
 8001090:	bf00      	nop
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr
	...

0800109c <FIRFilter_Update>:

float FIRFilter_Update(FIRFilter *fir, float inp){
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
	
	/* Store latest sample in buffer */
	fir->buf[fir->bufindex] = inp;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7d1b      	ldrb	r3, [r3, #20]
 80010aa:	4619      	mov	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	
	/* Increment buffer index and wrap around if necessary */
	fir->bufindex++;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	7d1b      	ldrb	r3, [r3, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	751a      	strb	r2, [r3, #20]
	
	if(fir->bufindex == FIR_FILTER_LENGTH){
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	7d1b      	ldrb	r3, [r3, #20]
 80010c4:	2b05      	cmp	r3, #5
 80010c6:	d102      	bne.n	80010ce <FIRFilter_Update+0x32>
		
		fir->bufindex = 0;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	751a      	strb	r2, [r3, #20]
		
	}
	
	/* Compute new output sample (via convolution) */
	fir->out = 0.0f;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f04f 0200 	mov.w	r2, #0
 80010d4:	619a      	str	r2, [r3, #24]
	
	uint8_t sumIndex = fir->bufindex;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	7d1b      	ldrb	r3, [r3, #20]
 80010da:	73fb      	strb	r3, [r7, #15]
	
	for(uint8_t n=0; n<FIR_FILTER_LENGTH;n++){
 80010dc:	2300      	movs	r3, #0
 80010de:	73bb      	strb	r3, [r7, #14]
 80010e0:	e021      	b.n	8001126 <FIRFilter_Update+0x8a>
		
		/* Decrement index and wrap if necessary */
		if(sumIndex>0){
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <FIRFilter_Update+0x54>
			
			sumIndex--;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	73fb      	strb	r3, [r7, #15]
 80010ee:	e001      	b.n	80010f4 <FIRFilter_Update+0x58>
			
		}else{
			
			sumIndex = FIR_FILTER_LENGTH -1;
 80010f0:	2304      	movs	r3, #4
 80010f2:	73fb      	strb	r3, [r7, #15]
			
		}
		
		/* Multiply impulse response with shifted input sample and add to output */
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	699c      	ldr	r4, [r3, #24]
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	4a0f      	ldr	r2, [pc, #60]	; (8001138 <FIRFilter_Update+0x9c>)
 80010fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001100:	7bfa      	ldrb	r2, [r7, #15]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001108:	4619      	mov	r1, r3
 800110a:	f7ff fd9b 	bl	8000c44 <__aeabi_fmul>
 800110e:	4603      	mov	r3, r0
 8001110:	4619      	mov	r1, r3
 8001112:	4620      	mov	r0, r4
 8001114:	f7ff fc8e 	bl	8000a34 <__addsf3>
 8001118:	4603      	mov	r3, r0
 800111a:	461a      	mov	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	619a      	str	r2, [r3, #24]
	for(uint8_t n=0; n<FIR_FILTER_LENGTH;n++){
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	3301      	adds	r3, #1
 8001124:	73bb      	strb	r3, [r7, #14]
 8001126:	7bbb      	ldrb	r3, [r7, #14]
 8001128:	2b04      	cmp	r3, #4
 800112a:	d9da      	bls.n	80010e2 <FIRFilter_Update+0x46>
	}
	
	/* Return filtered output */
	return fir->out;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	699b      	ldr	r3, [r3, #24]
	
}
 8001130:	4618      	mov	r0, r3
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	bd90      	pop	{r4, r7, pc}
 8001138:	20000000 	.word	0x20000000

0800113c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4a06      	ldr	r2, [pc, #24]	; (8001164 <vApplicationGetIdleTaskMemory+0x28>)
 800114c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	4a05      	ldr	r2, [pc, #20]	; (8001168 <vApplicationGetIdleTaskMemory+0x2c>)
 8001152:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2280      	movs	r2, #128	; 0x80
 8001158:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800115a:	bf00      	nop
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	200000a4 	.word	0x200000a4
 8001168:	200000f8 	.word	0x200000f8

0800116c <main>:

/**
 * @brief  ponto de entrada da aplicação.
 * @retval int
 */
int main(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af02      	add	r7, sp, #8
	/* Reinicia todos os periféricos, inicializa a interface flash e o systick */
	HAL_Init();
 8001172:	f000 fe89 	bl	8001e88 <HAL_Init>

	/* Configura o clock do sistema */
	SystemClock_Config();
 8001176:	f000 f88f 	bl	8001298 <SystemClock_Config>

	/* Inicializa todos os periféricos configurados */
	MX_GPIO_Init();
 800117a:	f000 f9d5 	bl	8001528 <MX_GPIO_Init>
	MX_ADC1_Init();
 800117e:	f000 f8e7 	bl	8001350 <MX_ADC1_Init>
	MX_TIM1_Init();
 8001182:	f000 f923 	bl	80013cc <MX_TIM1_Init>
	MX_USART1_UART_Init();
 8001186:	f000 f9a5 	bl	80014d4 <MX_USART1_UART_Init>

	DWT_CTRL |= (1<<0);
 800118a:	4b31      	ldr	r3, [pc, #196]	; (8001250 <main+0xe4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a30      	ldr	r2, [pc, #192]	; (8001250 <main+0xe4>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6013      	str	r3, [r2, #0]

	/* Inicializa o conversor AD */
	if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 8001196:	482f      	ldr	r0, [pc, #188]	; (8001254 <main+0xe8>)
 8001198:	f000 ff80 	bl	800209c <HAL_ADC_Start>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <main+0x3a>
		Error_Handler();
 80011a2:	f000 fc7f 	bl	8001aa4 <Error_Handler>
	}

	/* Inicializa o timer1 em modo PWM */
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) {
 80011a6:	2100      	movs	r1, #0
 80011a8:	482b      	ldr	r0, [pc, #172]	; (8001258 <main+0xec>)
 80011aa:	f002 fbed 	bl	8003988 <HAL_TIM_PWM_Start>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <main+0x4c>
		Error_Handler();
 80011b4:	f000 fc76 	bl	8001aa4 <Error_Handler>
	}

	/* Inicializa o filtro FIR */
	FIRFilter_Init(&tempFilter);
 80011b8:	4828      	ldr	r0, [pc, #160]	; (800125c <main+0xf0>)
 80011ba:	f7ff ff4f 	bl	800105c <FIRFilter_Init>

	SEGGER_SYSVIEW_Conf();
 80011be:	f005 fafb 	bl	80067b8 <SEGGER_SYSVIEW_Conf>

	/* Cria a fila de leituras de temperatura bruta */
	tempQueue = xQueueCreate(1, sizeof(float));
 80011c2:	2200      	movs	r2, #0
 80011c4:	2104      	movs	r1, #4
 80011c6:	2001      	movs	r0, #1
 80011c8:	f003 fc08 	bl	80049dc <xQueueGenericCreate>
 80011cc:	4602      	mov	r2, r0
 80011ce:	4b24      	ldr	r3, [pc, #144]	; (8001260 <main+0xf4>)
 80011d0:	601a      	str	r2, [r3, #0]
	if (tempQueue == 0) {
 80011d2:	4b23      	ldr	r3, [pc, #140]	; (8001260 <main+0xf4>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <main+0x72>
		Error_Handler();
 80011da:	f000 fc63 	bl	8001aa4 <Error_Handler>
	}

	/* Cria a fila de leituras de temperatura filtrada */
	filteredTempQueue = xQueueCreate(1, sizeof(float));
 80011de:	2200      	movs	r2, #0
 80011e0:	2104      	movs	r1, #4
 80011e2:	2001      	movs	r0, #1
 80011e4:	f003 fbfa 	bl	80049dc <xQueueGenericCreate>
 80011e8:	4602      	mov	r2, r0
 80011ea:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <main+0xf8>)
 80011ec:	601a      	str	r2, [r3, #0]
	if (tempQueue == 0) {
 80011ee:	4b1c      	ldr	r3, [pc, #112]	; (8001260 <main+0xf4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <main+0x8e>
		Error_Handler();
 80011f6:	f000 fc55 	bl	8001aa4 <Error_Handler>
	}

	/* Cria tasks na pilha do sistema */
	xTaskCreate(Temp_taskF, "TempTask", 128, NULL, 3, &Temp_Task);
 80011fa:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <main+0xfc>)
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	2303      	movs	r3, #3
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2300      	movs	r3, #0
 8001204:	2280      	movs	r2, #128	; 0x80
 8001206:	4919      	ldr	r1, [pc, #100]	; (800126c <main+0x100>)
 8001208:	4819      	ldr	r0, [pc, #100]	; (8001270 <main+0x104>)
 800120a:	f003 ffe8 	bl	80051de <xTaskCreate>
	xTaskCreate(Filter_taskF, "FilterTask", 128, NULL, 2, &Filter_Task);
 800120e:	4b19      	ldr	r3, [pc, #100]	; (8001274 <main+0x108>)
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	2302      	movs	r3, #2
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2300      	movs	r3, #0
 8001218:	2280      	movs	r2, #128	; 0x80
 800121a:	4917      	ldr	r1, [pc, #92]	; (8001278 <main+0x10c>)
 800121c:	4817      	ldr	r0, [pc, #92]	; (800127c <main+0x110>)
 800121e:	f003 ffde 	bl	80051de <xTaskCreate>
	xTaskCreate(Control_taskF, "ControlTask", 128, NULL, 4, &Control_Task);
 8001222:	4b17      	ldr	r3, [pc, #92]	; (8001280 <main+0x114>)
 8001224:	9301      	str	r3, [sp, #4]
 8001226:	2304      	movs	r3, #4
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2300      	movs	r3, #0
 800122c:	2280      	movs	r2, #128	; 0x80
 800122e:	4915      	ldr	r1, [pc, #84]	; (8001284 <main+0x118>)
 8001230:	4815      	ldr	r0, [pc, #84]	; (8001288 <main+0x11c>)
 8001232:	f003 ffd4 	bl	80051de <xTaskCreate>
	xTaskCreate(Display_taskF, "DisplayTask", 128, NULL, 1, &Display_Task);
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <main+0x120>)
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	2301      	movs	r3, #1
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2300      	movs	r3, #0
 8001240:	2280      	movs	r2, #128	; 0x80
 8001242:	4913      	ldr	r1, [pc, #76]	; (8001290 <main+0x124>)
 8001244:	4813      	ldr	r0, [pc, #76]	; (8001294 <main+0x128>)
 8001246:	f003 ffca 	bl	80051de <xTaskCreate>

	/* Inicializa o escalonador */
	vTaskStartScheduler();
 800124a:	f004 f94b 	bl	80054e4 <vTaskStartScheduler>

	/* Loop infinito */
	while (1) {
 800124e:	e7fe      	b.n	800124e <main+0xe2>
 8001250:	e0001000 	.word	0xe0001000
 8001254:	20003e38 	.word	0x20003e38
 8001258:	20003ed0 	.word	0x20003ed0
 800125c:	20003eb4 	.word	0x20003eb4
 8001260:	20003e34 	.word	0x20003e34
 8001264:	20003e68 	.word	0x20003e68
 8001268:	20003f1c 	.word	0x20003f1c
 800126c:	08008a38 	.word	0x08008a38
 8001270:	08001639 	.word	0x08001639
 8001274:	20003f20 	.word	0x20003f20
 8001278:	08008a44 	.word	0x08008a44
 800127c:	08001715 	.word	0x08001715
 8001280:	20003f18 	.word	0x20003f18
 8001284:	08008a50 	.word	0x08008a50
 8001288:	08001791 	.word	0x08001791
 800128c:	20003eb0 	.word	0x20003eb0
 8001290:	08008a5c 	.word	0x08008a5c
 8001294:	0800194d 	.word	0x0800194d

08001298 <SystemClock_Config>:

/**
 * @brief Configuração do clock do sistema
 * @retval None
 */
void SystemClock_Config(void) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b094      	sub	sp, #80	; 0x50
 800129c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800129e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012a2:	2228      	movs	r2, #40	; 0x28
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f006 ffaa 	bl	8008200 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012c8:	2301      	movs	r3, #1
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d6:	2301      	movs	r3, #1
 80012d8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012da:	2302      	movs	r3, #2
 80012dc:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012e2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012e4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012e8:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ee:	4618      	mov	r0, r3
 80012f0:	f001 fc92 	bl	8002c18 <HAL_RCC_OscConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SystemClock_Config+0x66>
		Error_Handler();
 80012fa:	f000 fbd3 	bl	8001aa4 <Error_Handler>
	}

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012fe:	230f      	movs	r3, #15
 8001300:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001302:	2302      	movs	r3, #2
 8001304:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800130a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130e:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	2102      	movs	r1, #2
 800131a:	4618      	mov	r0, r3
 800131c:	f001 fefc 	bl	8003118 <HAL_RCC_ClockConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0x92>
		Error_Handler();
 8001326:	f000 fbbd 	bl	8001aa4 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800132a:	2302      	movs	r3, #2
 800132c:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800132e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001332:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	4618      	mov	r0, r3
 8001338:	f002 f8ba 	bl	80034b0 <HAL_RCCEx_PeriphCLKConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <SystemClock_Config+0xae>
		Error_Handler();
 8001342:	f000 fbaf 	bl	8001aa4 <Error_Handler>
	}
}
 8001346:	bf00      	nop
 8001348:	3750      	adds	r7, #80	; 0x50
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <MX_ADC1_Init>:
/**
 * @brief Função de inicialização do conversor AD
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]

	hadc1.Instance = ADC1;
 8001360:	4b18      	ldr	r3, [pc, #96]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001362:	4a19      	ldr	r2, [pc, #100]	; (80013c8 <MX_ADC1_Init+0x78>)
 8001364:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001366:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <MX_ADC1_Init+0x74>)
 800136e:	2201      	movs	r2, #1
 8001370:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001374:	2200      	movs	r2, #0
 8001376:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <MX_ADC1_Init+0x74>)
 800137a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800137e:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001388:	2201      	movs	r2, #1
 800138a:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800138c:	480d      	ldr	r0, [pc, #52]	; (80013c4 <MX_ADC1_Init+0x74>)
 800138e:	f000 fdad 	bl	8001eec <HAL_ADC_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_ADC1_Init+0x4c>
		Error_Handler();
 8001398:	f000 fb84 	bl	8001aa4 <Error_Handler>
	}

	sConfig.Channel = ADC_CHANNEL_0;
 800139c:	2300      	movs	r3, #0
 800139e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80013a4:	2303      	movs	r3, #3
 80013a6:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_ADC1_Init+0x74>)
 80013ae:	f001 f835 	bl	800241c <HAL_ADC_ConfigChannel>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0x6c>
		Error_Handler();
 80013b8:	f000 fb74 	bl	8001aa4 <Error_Handler>
	}
}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20003e38 	.word	0x20003e38
 80013c8:	40012400 	.word	0x40012400

080013cc <MX_TIM1_Init>:
/**
 * @brief Função de inicialização do timer 1
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b092      	sub	sp, #72	; 0x48
 80013d0:	af00      	add	r7, sp, #0

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80013d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80013dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
 80013ec:	615a      	str	r2, [r3, #20]
 80013ee:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2220      	movs	r2, #32
 80013f4:	2100      	movs	r1, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f006 ff02 	bl	8008200 <memset>

	htim1.Instance = TIM1;
 80013fc:	4b33      	ldr	r3, [pc, #204]	; (80014cc <MX_TIM1_Init+0x100>)
 80013fe:	4a34      	ldr	r2, [pc, #208]	; (80014d0 <MX_TIM1_Init+0x104>)
 8001400:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 1;
 8001402:	4b32      	ldr	r3, [pc, #200]	; (80014cc <MX_TIM1_Init+0x100>)
 8001404:	2201      	movs	r2, #1
 8001406:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001408:	4b30      	ldr	r3, [pc, #192]	; (80014cc <MX_TIM1_Init+0x100>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 18000 - 1;
 800140e:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <MX_TIM1_Init+0x100>)
 8001410:	f244 624f 	movw	r2, #17999	; 0x464f
 8001414:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001416:	4b2d      	ldr	r3, [pc, #180]	; (80014cc <MX_TIM1_Init+0x100>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800141c:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <MX_TIM1_Init+0x100>)
 800141e:	2200      	movs	r2, #0
 8001420:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001422:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <MX_TIM1_Init+0x100>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001428:	4828      	ldr	r0, [pc, #160]	; (80014cc <MX_TIM1_Init+0x100>)
 800142a:	f002 fa5d 	bl	80038e8 <HAL_TIM_PWM_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM1_Init+0x6c>
		Error_Handler();
 8001434:	f000 fb36 	bl	8001aa4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001438:	2300      	movs	r3, #0
 800143a:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143c:	2300      	movs	r3, #0
 800143e:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001440:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001444:	4619      	mov	r1, r3
 8001446:	4821      	ldr	r0, [pc, #132]	; (80014cc <MX_TIM1_Init+0x100>)
 8001448:	f002 ff38 	bl	80042bc <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001452:	f000 fb27 	bl	8001aa4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001456:	2360      	movs	r3, #96	; 0x60
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800145e:	2300      	movs	r3, #0
 8001460:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001462:	2300      	movs	r3, #0
 8001464:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800146a:	2300      	movs	r3, #0
 800146c:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001472:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001476:	2200      	movs	r2, #0
 8001478:	4619      	mov	r1, r3
 800147a:	4814      	ldr	r0, [pc, #80]	; (80014cc <MX_TIM1_Init+0x100>)
 800147c:	f002 fc2e 	bl	8003cdc <HAL_TIM_PWM_ConfigChannel>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 8001486:	f000 fb0d 	bl	8001aa4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800149e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a2:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	4619      	mov	r1, r3
 80014ac:	4807      	ldr	r0, [pc, #28]	; (80014cc <MX_TIM1_Init+0x100>)
 80014ae:	f002 ff63 	bl	8004378 <HAL_TIMEx_ConfigBreakDeadTime>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM1_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 80014b8:	f000 faf4 	bl	8001aa4 <Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim1);
 80014bc:	4803      	ldr	r0, [pc, #12]	; (80014cc <MX_TIM1_Init+0x100>)
 80014be:	f000 fb89 	bl	8001bd4 <HAL_TIM_MspPostInit>
}
 80014c2:	bf00      	nop
 80014c4:	3748      	adds	r7, #72	; 0x48
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20003ed0 	.word	0x20003ed0
 80014d0:	40012c00 	.word	0x40012c00

080014d4 <MX_USART1_UART_Init>:
/**
 * @brief Função de inicialização UART1
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 80014da:	4a12      	ldr	r2, [pc, #72]	; (8001524 <MX_USART1_UART_Init+0x50>)
 80014dc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 80014e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014e4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014e6:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX;
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 80014fa:	2208      	movs	r2, #8
 80014fc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fe:	4b08      	ldr	r3, [pc, #32]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 8001506:	2200      	movs	r2, #0
 8001508:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800150a:	4805      	ldr	r0, [pc, #20]	; (8001520 <MX_USART1_UART_Init+0x4c>)
 800150c:	f002 ff97 	bl	800443e <HAL_UART_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001516:	f000 fac5 	bl	8001aa4 <Error_Handler>
	}
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20003e6c 	.word	0x20003e6c
 8001524:	40013800 	.word	0x40013800

08001528 <MX_GPIO_Init>:
/**
 * @brief Função de inicialização das portas gerais
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800152e:	f107 0310 	add.w	r3, r7, #16
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]

	__HAL_RCC_GPIOC_CLK_ENABLE();
 800153c:	4b3b      	ldr	r3, [pc, #236]	; (800162c <MX_GPIO_Init+0x104>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a3a      	ldr	r2, [pc, #232]	; (800162c <MX_GPIO_Init+0x104>)
 8001542:	f043 0310 	orr.w	r3, r3, #16
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b38      	ldr	r3, [pc, #224]	; (800162c <MX_GPIO_Init+0x104>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0310 	and.w	r3, r3, #16
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001554:	4b35      	ldr	r3, [pc, #212]	; (800162c <MX_GPIO_Init+0x104>)
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	4a34      	ldr	r2, [pc, #208]	; (800162c <MX_GPIO_Init+0x104>)
 800155a:	f043 0320 	orr.w	r3, r3, #32
 800155e:	6193      	str	r3, [r2, #24]
 8001560:	4b32      	ldr	r3, [pc, #200]	; (800162c <MX_GPIO_Init+0x104>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	f003 0320 	and.w	r3, r3, #32
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800156c:	4b2f      	ldr	r3, [pc, #188]	; (800162c <MX_GPIO_Init+0x104>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a2e      	ldr	r2, [pc, #184]	; (800162c <MX_GPIO_Init+0x104>)
 8001572:	f043 0304 	orr.w	r3, r3, #4
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b2c      	ldr	r3, [pc, #176]	; (800162c <MX_GPIO_Init+0x104>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001584:	4b29      	ldr	r3, [pc, #164]	; (800162c <MX_GPIO_Init+0x104>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a28      	ldr	r2, [pc, #160]	; (800162c <MX_GPIO_Init+0x104>)
 800158a:	f043 0308 	orr.w	r3, r3, #8
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b26      	ldr	r3, [pc, #152]	; (800162c <MX_GPIO_Init+0x104>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f003 0308 	and.w	r3, r3, #8
 8001598:	603b      	str	r3, [r7, #0]
 800159a:	683b      	ldr	r3, [r7, #0]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015a2:	4823      	ldr	r0, [pc, #140]	; (8001630 <MX_GPIO_Init+0x108>)
 80015a4:	f001 fb1f 	bl	8002be6 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80015a8:	2200      	movs	r2, #0
 80015aa:	2108      	movs	r1, #8
 80015ac:	4821      	ldr	r0, [pc, #132]	; (8001634 <MX_GPIO_Init+0x10c>)
 80015ae:	f001 fb1a 	bl	8002be6 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015b6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0310 	add.w	r3, r7, #16
 80015c8:	4619      	mov	r1, r3
 80015ca:	4819      	ldr	r0, [pc, #100]	; (8001630 <MX_GPIO_Init+0x108>)
 80015cc:	f001 f99a 	bl	8002904 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015d0:	2308      	movs	r3, #8
 80015d2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2302      	movs	r3, #2
 80015de:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	4619      	mov	r1, r3
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <MX_GPIO_Init+0x10c>)
 80015e8:	f001 f98c 	bl	8002904 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015ec:	2310      	movs	r3, #16
 80015ee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f8:	f107 0310 	add.w	r3, r7, #16
 80015fc:	4619      	mov	r1, r3
 80015fe:	480d      	ldr	r0, [pc, #52]	; (8001634 <MX_GPIO_Init+0x10c>)
 8001600:	f001 f980 	bl	8002904 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001604:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001608:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160a:	2301      	movs	r3, #1
 800160c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001612:	2302      	movs	r3, #2
 8001614:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	4619      	mov	r1, r3
 800161c:	4805      	ldr	r0, [pc, #20]	; (8001634 <MX_GPIO_Init+0x10c>)
 800161e:	f001 f971 	bl	8002904 <HAL_GPIO_Init>
}
 8001622:	bf00      	nop
 8001624:	3720      	adds	r7, #32
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40021000 	.word	0x40021000
 8001630:	40010800 	.word	0x40010800
 8001634:	40010c00 	.word	0x40010c00

08001638 <Temp_taskF>:
 * 	      MAX6675 atravez de um bitbanging do protocolo SPI, ao fim da conversão o valor
 * 	      é adicionado a fila tempQueue
 * @param *pvParameters: (não utilizado) permite iniciar a função com valor inical
 * @retval None
 */
void Temp_taskF(void *pvParameters) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	; 0x28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	while (1) {
		uint8_t tempdata[16];
		uint16_t temp16 = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	84fb      	strh	r3, [r7, #38]	; 0x26

		/* bitbanging protocolo SPI */
		CSen
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800164a:	482f      	ldr	r0, [pc, #188]	; (8001708 <Temp_taskF+0xd0>)
 800164c:	f001 facb 	bl	8002be6 <HAL_GPIO_WritePin>
		for (int i = 0; i < 16; i++) {
 8001650:	2300      	movs	r3, #0
 8001652:	623b      	str	r3, [r7, #32]
 8001654:	e018      	b.n	8001688 <Temp_taskF+0x50>
			SCK_H
 8001656:	2200      	movs	r2, #0
 8001658:	2108      	movs	r1, #8
 800165a:	482c      	ldr	r0, [pc, #176]	; (800170c <Temp_taskF+0xd4>)
 800165c:	f001 fac3 	bl	8002be6 <HAL_GPIO_WritePin>
			tempdata[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8001660:	2110      	movs	r1, #16
 8001662:	482a      	ldr	r0, [pc, #168]	; (800170c <Temp_taskF+0xd4>)
 8001664:	f001 faa8 	bl	8002bb8 <HAL_GPIO_ReadPin>
 8001668:	4603      	mov	r3, r0
 800166a:	4619      	mov	r1, r3
 800166c:	f107 020c 	add.w	r2, r7, #12
 8001670:	6a3b      	ldr	r3, [r7, #32]
 8001672:	4413      	add	r3, r2
 8001674:	460a      	mov	r2, r1
 8001676:	701a      	strb	r2, [r3, #0]
			SCK_L
 8001678:	2201      	movs	r2, #1
 800167a:	2108      	movs	r1, #8
 800167c:	4823      	ldr	r0, [pc, #140]	; (800170c <Temp_taskF+0xd4>)
 800167e:	f001 fab2 	bl	8002be6 <HAL_GPIO_WritePin>
		for (int i = 0; i < 16; i++) {
 8001682:	6a3b      	ldr	r3, [r7, #32]
 8001684:	3301      	adds	r3, #1
 8001686:	623b      	str	r3, [r7, #32]
 8001688:	6a3b      	ldr	r3, [r7, #32]
 800168a:	2b0f      	cmp	r3, #15
 800168c:	dde3      	ble.n	8001656 <Temp_taskF+0x1e>
		}
		CSdis
 800168e:	2201      	movs	r2, #1
 8001690:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001694:	481c      	ldr	r0, [pc, #112]	; (8001708 <Temp_taskF+0xd0>)
 8001696:	f001 faa6 	bl	8002be6 <HAL_GPIO_WritePin>

		/* Conversão temperatura */
		if (tempdata[13] == 0) {
 800169a:	7e7b      	ldrb	r3, [r7, #25]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d11b      	bne.n	80016d8 <Temp_taskF+0xa0>

			for (int n = 1; n < 13; n++) {
 80016a0:	2301      	movs	r3, #1
 80016a2:	61fb      	str	r3, [r7, #28]
 80016a4:	e015      	b.n	80016d2 <Temp_taskF+0x9a>
				temp16 += tempdata[n] * (2048 / (1 << (n - 1)));
 80016a6:	f107 020c 	add.w	r2, r7, #12
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	4413      	add	r3, r2
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	69fa      	ldr	r2, [r7, #28]
 80016b4:	3a01      	subs	r2, #1
 80016b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016ba:	fa41 f202 	asr.w	r2, r1, r2
 80016be:	b292      	uxth	r2, r2
 80016c0:	fb02 f303 	mul.w	r3, r2, r3
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016c8:	4413      	add	r3, r2
 80016ca:	84fb      	strh	r3, [r7, #38]	; 0x26
			for (int n = 1; n < 13; n++) {
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	3301      	adds	r3, #1
 80016d0:	61fb      	str	r3, [r7, #28]
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	2b0c      	cmp	r3, #12
 80016d6:	dde6      	ble.n	80016a6 <Temp_taskF+0x6e>
			}

		}

		float temp = (float) temp16 / 4;
 80016d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fa5a 	bl	8000b94 <__aeabi_ui2f>
 80016e0:	4603      	mov	r3, r0
 80016e2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fb60 	bl	8000dac <__aeabi_fdiv>
 80016ec:	4603      	mov	r3, r0
 80016ee:	60bb      	str	r3, [r7, #8]

		/* Adiciona a fila tempQueue */
		if (xQueueSend(tempQueue, &temp, 10) == pdPASS) {
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <Temp_taskF+0xd8>)
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	f107 0108 	add.w	r1, r7, #8
 80016f8:	2300      	movs	r3, #0
 80016fa:	220a      	movs	r2, #10
 80016fc:	f003 f9d0 	bl	8004aa0 <xQueueGenericSend>
		}

		/* Atraso para definição do período da tarefa */
		vTaskDelay(200); /*5Hz frequency*/
 8001700:	20c8      	movs	r0, #200	; 0xc8
 8001702:	f003 feb7 	bl	8005474 <vTaskDelay>
	while (1) {
 8001706:	e79b      	b.n	8001640 <Temp_taskF+0x8>
 8001708:	40010800 	.word	0x40010800
 800170c:	40010c00 	.word	0x40010c00
 8001710:	20003e34 	.word	0x20003e34

08001714 <Filter_taskF>:
 * 	      após 5 atualizações o valor é adicionado a fila filteredTempQueue
 *
 * @param *pvParameters: (não utilizado) permite iniciar a função com valor inical
 * @retval None
 */
void Filter_taskF(void *pvParameters) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	uint8_t aux = 0,aux2=1;
 800171c:	2300      	movs	r3, #0
 800171e:	73fb      	strb	r3, [r7, #15]
 8001720:	2301      	movs	r3, #1
 8001722:	73bb      	strb	r3, [r7, #14]
	while (1) {
		float rx_temp;
		/* Recebe da fila filteredTempQueue */
		if (xQueueReceive(tempQueue, &rx_temp, 10)) {
 8001724:	4b16      	ldr	r3, [pc, #88]	; (8001780 <Filter_taskF+0x6c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f107 0108 	add.w	r1, r7, #8
 800172c:	220a      	movs	r2, #10
 800172e:	4618      	mov	r0, r3
 8001730:	f003 fad8 	bl	8004ce4 <xQueueReceive>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00a      	beq.n	8001750 <Filter_taskF+0x3c>
			aux++;
 800173a:	7bfb      	ldrb	r3, [r7, #15]
 800173c:	3301      	adds	r3, #1
 800173e:	73fb      	strb	r3, [r7, #15]
			/* Chamada do filtro FIR */
			filteredTemp = FIRFilter_Update(&tempFilter, rx_temp);
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	4619      	mov	r1, r3
 8001744:	480f      	ldr	r0, [pc, #60]	; (8001784 <Filter_taskF+0x70>)
 8001746:	f7ff fca9 	bl	800109c <FIRFilter_Update>
 800174a:	4602      	mov	r2, r0
 800174c:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <Filter_taskF+0x74>)
 800174e:	601a      	str	r2, [r3, #0]

		}
		if(aux==4 && aux2==1){
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	2b04      	cmp	r3, #4
 8001754:	d106      	bne.n	8001764 <Filter_taskF+0x50>
 8001756:	7bbb      	ldrb	r3, [r7, #14]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d103      	bne.n	8001764 <Filter_taskF+0x50>
			aux2=0;
 800175c:	2300      	movs	r3, #0
 800175e:	73bb      	strb	r3, [r7, #14]
			SEGGER_SYSVIEW_Start();
 8001760:	f005 ff40 	bl	80075e4 <SEGGER_SYSVIEW_Start>
		}
		if (aux == 5) {
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	2b05      	cmp	r3, #5
 8001768:	d1dc      	bne.n	8001724 <Filter_taskF+0x10>

			aux = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	73fb      	strb	r3, [r7, #15]
			/* Adiciona a fila filteredTempQueue */
			if (xQueueSend(filteredTempQueue, &filteredTemp, 10) == pdPASS) {
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <Filter_taskF+0x78>)
 8001770:	6818      	ldr	r0, [r3, #0]
 8001772:	2300      	movs	r3, #0
 8001774:	220a      	movs	r2, #10
 8001776:	4904      	ldr	r1, [pc, #16]	; (8001788 <Filter_taskF+0x74>)
 8001778:	f003 f992 	bl	8004aa0 <xQueueGenericSend>
	while (1) {
 800177c:	e7d2      	b.n	8001724 <Filter_taskF+0x10>
 800177e:	bf00      	nop
 8001780:	20003e34 	.word	0x20003e34
 8001784:	20003eb4 	.word	0x20003eb4
 8001788:	200002f8 	.word	0x200002f8
 800178c:	20003e68 	.word	0x20003e68

08001790 <Control_taskF>:
 * 	      setando a razão cíclica da chave de saída ou ativando a ventoinha de resfrianmento
 *
 * @param *pvParameters: (não utilizado) permite iniciar a função com valor inical
 * @retval None
 */
void Control_taskF(void *pvParameters) {
 8001790:	b590      	push	{r4, r7, lr}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	while (1) {
		float rx_filteredTemp;
		/* Recebe da fila filteredTempQueue */
		if (xQueueReceive(filteredTempQueue, &rx_filteredTemp, 10)) {
 8001798:	4b5d      	ldr	r3, [pc, #372]	; (8001910 <Control_taskF+0x180>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f107 0108 	add.w	r1, r7, #8
 80017a0:	220a      	movs	r2, #10
 80017a2:	4618      	mov	r0, r3
 80017a4:	f003 fa9e 	bl	8004ce4 <xQueueReceive>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f4      	beq.n	8001798 <Control_taskF+0x8>
			/* Leitura da entrada analógica para calculo de referencia */
			HAL_ADC_PollForConversion(&hadc1, 10);
 80017ae:	210a      	movs	r1, #10
 80017b0:	4858      	ldr	r0, [pc, #352]	; (8001914 <Control_taskF+0x184>)
 80017b2:	f000 fd21 	bl	80021f8 <HAL_ADC_PollForConversion>
			ref = (float) HAL_ADC_GetValue(&hadc1) / 27.3; // leitura do potenciometro convertido em ref até 150°C
 80017b6:	4857      	ldr	r0, [pc, #348]	; (8001914 <Control_taskF+0x184>)
 80017b8:	f000 fe24 	bl	8002404 <HAL_ADC_GetValue>
 80017bc:	4603      	mov	r3, r0
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff f9e8 	bl	8000b94 <__aeabi_ui2f>
 80017c4:	4603      	mov	r3, r0
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7fe fe74 	bl	80004b4 <__aeabi_f2d>
 80017cc:	a34e      	add	r3, pc, #312	; (adr r3, 8001908 <Control_taskF+0x178>)
 80017ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d2:	f7fe fff1 	bl	80007b8 <__aeabi_ddiv>
 80017d6:	4603      	mov	r3, r0
 80017d8:	460c      	mov	r4, r1
 80017da:	4618      	mov	r0, r3
 80017dc:	4621      	mov	r1, r4
 80017de:	f7ff f8d3 	bl	8000988 <__aeabi_d2f>
 80017e2:	4602      	mov	r2, r0
 80017e4:	4b4c      	ldr	r3, [pc, #304]	; (8001918 <Control_taskF+0x188>)
 80017e6:	601a      	str	r2, [r3, #0]

			/* Lei de controle */
			float u;
			static float up, uint;
			int flag_sat;
			float ek = ref - rx_filteredTemp;
 80017e8:	4b4b      	ldr	r3, [pc, #300]	; (8001918 <Control_taskF+0x188>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff f91d 	bl	8000a30 <__aeabi_fsub>
 80017f6:	4603      	mov	r3, r0
 80017f8:	60fb      	str	r3, [r7, #12]

			/* Controlador bang-bang ventoinha */
			if (ek < -15.0) {
 80017fa:	4948      	ldr	r1, [pc, #288]	; (800191c <Control_taskF+0x18c>)
 80017fc:	68f8      	ldr	r0, [r7, #12]
 80017fe:	f7ff fbbf 	bl	8000f80 <__aeabi_fcmplt>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d006      	beq.n	8001816 <Control_taskF+0x86>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001808:	2201      	movs	r2, #1
 800180a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800180e:	4844      	ldr	r0, [pc, #272]	; (8001920 <Control_taskF+0x190>)
 8001810:	f001 f9e9 	bl	8002be6 <HAL_GPIO_WritePin>
 8001814:	e005      	b.n	8001822 <Control_taskF+0x92>
			} else {
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800181c:	4840      	ldr	r0, [pc, #256]	; (8001920 <Control_taskF+0x190>)
 800181e:	f001 f9e2 	bl	8002be6 <HAL_GPIO_WritePin>
			}

			/* Anti-windup integrador */
			if (!flag_sat) {
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d110      	bne.n	800184a <Control_taskF+0xba>
				uint = uint * p1 + r1 * ek;
 8001828:	493e      	ldr	r1, [pc, #248]	; (8001924 <Control_taskF+0x194>)
 800182a:	68f8      	ldr	r0, [r7, #12]
 800182c:	f7ff fa0a 	bl	8000c44 <__aeabi_fmul>
 8001830:	4603      	mov	r3, r0
 8001832:	461a      	mov	r2, r3
 8001834:	4b3c      	ldr	r3, [pc, #240]	; (8001928 <Control_taskF+0x198>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4619      	mov	r1, r3
 800183a:	4610      	mov	r0, r2
 800183c:	f7ff f8fa 	bl	8000a34 <__addsf3>
 8001840:	4603      	mov	r3, r0
 8001842:	461a      	mov	r2, r3
 8001844:	4b38      	ldr	r3, [pc, #224]	; (8001928 <Control_taskF+0x198>)
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	e017      	b.n	800187a <Control_taskF+0xea>

			} else if (flag_sat) {
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d014      	beq.n	800187a <Control_taskF+0xea>
				uint = (uint * p1 + r1 * ek) * ksat;
 8001850:	4934      	ldr	r1, [pc, #208]	; (8001924 <Control_taskF+0x194>)
 8001852:	68f8      	ldr	r0, [r7, #12]
 8001854:	f7ff f9f6 	bl	8000c44 <__aeabi_fmul>
 8001858:	4603      	mov	r3, r0
 800185a:	461a      	mov	r2, r3
 800185c:	4b32      	ldr	r3, [pc, #200]	; (8001928 <Control_taskF+0x198>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	4610      	mov	r0, r2
 8001864:	f7ff f8e6 	bl	8000a34 <__addsf3>
 8001868:	4603      	mov	r3, r0
 800186a:	4930      	ldr	r1, [pc, #192]	; (800192c <Control_taskF+0x19c>)
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff f9e9 	bl	8000c44 <__aeabi_fmul>
 8001872:	4603      	mov	r3, r0
 8001874:	461a      	mov	r2, r3
 8001876:	4b2c      	ldr	r3, [pc, #176]	; (8001928 <Control_taskF+0x198>)
 8001878:	601a      	str	r2, [r3, #0]
			}

			/* Proporcional */
			up = k * ek;
 800187a:	492d      	ldr	r1, [pc, #180]	; (8001930 <Control_taskF+0x1a0>)
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f7ff f9e1 	bl	8000c44 <__aeabi_fmul>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	4b2b      	ldr	r3, [pc, #172]	; (8001934 <Control_taskF+0x1a4>)
 8001888:	601a      	str	r2, [r3, #0]


			/* Ação de controle */
			u = up + uint;
 800188a:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <Control_taskF+0x1a4>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	4b26      	ldr	r3, [pc, #152]	; (8001928 <Control_taskF+0x198>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4619      	mov	r1, r3
 8001894:	4610      	mov	r0, r2
 8001896:	f7ff f8cd 	bl	8000a34 <__addsf3>
 800189a:	4603      	mov	r3, r0
 800189c:	617b      	str	r3, [r7, #20]

			/* Conversão período PWM */
			u = u * 4500.0;
 800189e:	4926      	ldr	r1, [pc, #152]	; (8001938 <Control_taskF+0x1a8>)
 80018a0:	6978      	ldr	r0, [r7, #20]
 80018a2:	f7ff f9cf 	bl	8000c44 <__aeabi_fmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	617b      	str	r3, [r7, #20]

			/* Limites de saturação de PWM */
			if (u > 18000.0) {
 80018aa:	4924      	ldr	r1, [pc, #144]	; (800193c <Control_taskF+0x1ac>)
 80018ac:	6978      	ldr	r0, [r7, #20]
 80018ae:	f7ff fb85 	bl	8000fbc <__aeabi_fcmpgt>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d004      	beq.n	80018c2 <Control_taskF+0x132>
				u = 18000.0;
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <Control_taskF+0x1ac>)
 80018ba:	617b      	str	r3, [r7, #20]
				flag_sat = 1;
 80018bc:	2301      	movs	r3, #1
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	e00f      	b.n	80018e2 <Control_taskF+0x152>
			} else if (u < 0.0) {
 80018c2:	f04f 0100 	mov.w	r1, #0
 80018c6:	6978      	ldr	r0, [r7, #20]
 80018c8:	f7ff fb5a 	bl	8000f80 <__aeabi_fcmplt>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d005      	beq.n	80018de <Control_taskF+0x14e>
				u = 0.0;
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
				flag_sat = 1;
 80018d8:	2301      	movs	r3, #1
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	e001      	b.n	80018e2 <Control_taskF+0x152>
			} else {
				u = u;
				flag_sat = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
			}

			/* Converte periodo do timer em razão cíclica */
			dutyCycle = u / 180.0;
 80018e2:	4917      	ldr	r1, [pc, #92]	; (8001940 <Control_taskF+0x1b0>)
 80018e4:	6978      	ldr	r0, [r7, #20]
 80018e6:	f7ff fa61 	bl	8000dac <__aeabi_fdiv>
 80018ea:	4603      	mov	r3, r0
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b15      	ldr	r3, [pc, #84]	; (8001944 <Control_taskF+0x1b4>)
 80018f0:	601a      	str	r2, [r3, #0]

			/* Seta periférico PWM */
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint32_t ) u);
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <Control_taskF+0x1b8>)
 80018f4:	681c      	ldr	r4, [r3, #0]
 80018f6:	6978      	ldr	r0, [r7, #20]
 80018f8:	f7ff fb90 	bl	800101c <__aeabi_f2uiz>
 80018fc:	4603      	mov	r3, r0
 80018fe:	6363      	str	r3, [r4, #52]	; 0x34
	while (1) {
 8001900:	e74a      	b.n	8001798 <Control_taskF+0x8>
 8001902:	bf00      	nop
 8001904:	f3af 8000 	nop.w
 8001908:	cccccccd 	.word	0xcccccccd
 800190c:	403b4ccc 	.word	0x403b4ccc
 8001910:	20003e68 	.word	0x20003e68
 8001914:	20003e38 	.word	0x20003e38
 8001918:	200002fc 	.word	0x200002fc
 800191c:	c1700000 	.word	0xc1700000
 8001920:	40010c00 	.word	0x40010c00
 8001924:	395c53a8 	.word	0x395c53a8
 8001928:	20000304 	.word	0x20000304
 800192c:	3dcccccd 	.word	0x3dcccccd
 8001930:	3d82b533 	.word	0x3d82b533
 8001934:	20000308 	.word	0x20000308
 8001938:	458ca000 	.word	0x458ca000
 800193c:	468ca000 	.word	0x468ca000
 8001940:	43340000 	.word	0x43340000
 8001944:	20000300 	.word	0x20000300
 8001948:	20003ed0 	.word	0x20003ed0

0800194c <Display_taskF>:
 * 		  variável manipulada(razão cíclica) e variável de processo (temperatura)
 *
 * @param *pvParameters: (não utilizado) permite iniciar a função com valor inical
 * @retval None
 */
void Display_taskF(void *pvParameters) {
 800194c:	b580      	push	{r7, lr}
 800194e:	b09e      	sub	sp, #120	; 0x78
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	while (1) {
		char str[100];
		/* Fim de comando definido pela API do display */
		uint8_t Cmd_End[3] = { 0xFF, 0xFF, 0xFF };
 8001954:	4a41      	ldr	r2, [pc, #260]	; (8001a5c <Display_taskF+0x110>)
 8001956:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800195a:	6812      	ldr	r2, [r2, #0]
 800195c:	4611      	mov	r1, r2
 800195e:	8019      	strh	r1, [r3, #0]
 8001960:	3302      	adds	r3, #2
 8001962:	0c12      	lsrs	r2, r2, #16
 8001964:	701a      	strb	r2, [r3, #0]

		/* Atualiza valor do setpoint */
		int32_t number = ref * 100;
 8001966:	4b3e      	ldr	r3, [pc, #248]	; (8001a60 <Display_taskF+0x114>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	493e      	ldr	r1, [pc, #248]	; (8001a64 <Display_taskF+0x118>)
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff f969 	bl	8000c44 <__aeabi_fmul>
 8001972:	4603      	mov	r3, r0
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fb2b 	bl	8000fd0 <__aeabi_f2iz>
 800197a:	4603      	mov	r3, r0
 800197c:	677b      	str	r3, [r7, #116]	; 0x74
		sprintf(str, "setPoint.val=%ld", number);
 800197e:	f107 030c 	add.w	r3, r7, #12
 8001982:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001984:	4938      	ldr	r1, [pc, #224]	; (8001a68 <Display_taskF+0x11c>)
 8001986:	4618      	mov	r0, r3
 8001988:	f006 fc42 	bl	8008210 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 10);
 800198c:	f107 030c 	add.w	r3, r7, #12
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fc23 	bl	80001dc <strlen>
 8001996:	4603      	mov	r3, r0
 8001998:	b29a      	uxth	r2, r3
 800199a:	f107 010c 	add.w	r1, r7, #12
 800199e:	230a      	movs	r3, #10
 80019a0:	4832      	ldr	r0, [pc, #200]	; (8001a6c <Display_taskF+0x120>)
 80019a2:	f002 fd99 	bl	80044d8 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, Cmd_End, 3, 10);
 80019a6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80019aa:	230a      	movs	r3, #10
 80019ac:	2203      	movs	r2, #3
 80019ae:	482f      	ldr	r0, [pc, #188]	; (8001a6c <Display_taskF+0x120>)
 80019b0:	f002 fd92 	bl	80044d8 <HAL_UART_Transmit>

		/* Atualiza valor da variável de processo */
		number = filteredTemp * 100;
 80019b4:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <Display_taskF+0x124>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	492a      	ldr	r1, [pc, #168]	; (8001a64 <Display_taskF+0x118>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff f942 	bl	8000c44 <__aeabi_fmul>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fb04 	bl	8000fd0 <__aeabi_f2iz>
 80019c8:	4603      	mov	r3, r0
 80019ca:	677b      	str	r3, [r7, #116]	; 0x74
		sprintf(str, "filteredTemp.val=%ld", number);
 80019cc:	f107 030c 	add.w	r3, r7, #12
 80019d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80019d2:	4928      	ldr	r1, [pc, #160]	; (8001a74 <Display_taskF+0x128>)
 80019d4:	4618      	mov	r0, r3
 80019d6:	f006 fc1b 	bl	8008210 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 10);
 80019da:	f107 030c 	add.w	r3, r7, #12
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fbfc 	bl	80001dc <strlen>
 80019e4:	4603      	mov	r3, r0
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f107 010c 	add.w	r1, r7, #12
 80019ec:	230a      	movs	r3, #10
 80019ee:	481f      	ldr	r0, [pc, #124]	; (8001a6c <Display_taskF+0x120>)
 80019f0:	f002 fd72 	bl	80044d8 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, Cmd_End, 3, 10);
 80019f4:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80019f8:	230a      	movs	r3, #10
 80019fa:	2203      	movs	r2, #3
 80019fc:	481b      	ldr	r0, [pc, #108]	; (8001a6c <Display_taskF+0x120>)
 80019fe:	f002 fd6b 	bl	80044d8 <HAL_UART_Transmit>

		/* Atualiza valor da variável manipulada */
		number = dutyCycle * 100;
 8001a02:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <Display_taskF+0x12c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4917      	ldr	r1, [pc, #92]	; (8001a64 <Display_taskF+0x118>)
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff f91b 	bl	8000c44 <__aeabi_fmul>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff fadd 	bl	8000fd0 <__aeabi_f2iz>
 8001a16:	4603      	mov	r3, r0
 8001a18:	677b      	str	r3, [r7, #116]	; 0x74
		sprintf(str, "dutyCycle.val=%ld", number);
 8001a1a:	f107 030c 	add.w	r3, r7, #12
 8001a1e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001a20:	4916      	ldr	r1, [pc, #88]	; (8001a7c <Display_taskF+0x130>)
 8001a22:	4618      	mov	r0, r3
 8001a24:	f006 fbf4 	bl	8008210 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 10);
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fbd5 	bl	80001dc <strlen>
 8001a32:	4603      	mov	r3, r0
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	f107 010c 	add.w	r1, r7, #12
 8001a3a:	230a      	movs	r3, #10
 8001a3c:	480b      	ldr	r0, [pc, #44]	; (8001a6c <Display_taskF+0x120>)
 8001a3e:	f002 fd4b 	bl	80044d8 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, Cmd_End, 3, 10);
 8001a42:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8001a46:	230a      	movs	r3, #10
 8001a48:	2203      	movs	r2, #3
 8001a4a:	4808      	ldr	r0, [pc, #32]	; (8001a6c <Display_taskF+0x120>)
 8001a4c:	f002 fd44 	bl	80044d8 <HAL_UART_Transmit>

		/* Atraso para definição do período da tarefa */
		vTaskDelay(1000); /*1Hz frequency*/
 8001a50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a54:	f003 fd0e 	bl	8005474 <vTaskDelay>
	while (1) {
 8001a58:	e77c      	b.n	8001954 <Display_taskF+0x8>
 8001a5a:	bf00      	nop
 8001a5c:	08008aa8 	.word	0x08008aa8
 8001a60:	200002fc 	.word	0x200002fc
 8001a64:	42c80000 	.word	0x42c80000
 8001a68:	08008a68 	.word	0x08008a68
 8001a6c:	20003e6c 	.word	0x20003e6c
 8001a70:	200002f8 	.word	0x200002f8
 8001a74:	08008a7c 	.word	0x08008a7c
 8001a78:	20000300 	.word	0x20000300
 8001a7c:	08008a94 	.word	0x08008a94

08001a80 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  chamada da função de período
 * @note   Esta função atualiza o valor de "uwTick" utilizado como base de tempo do sistema
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) {
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	; (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d101      	bne.n	8001a96 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001a92:	f000 fa0f 	bl	8001eb4 <HAL_IncTick>
	}
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40000800 	.word	0x40000800

08001aa4 <Error_Handler>:

/**
 * @brief  Função executada em caso de erro na aplicação
 * @retval None
 */
void Error_Handler(void) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa8:	b672      	cpsid	i
	__disable_irq();
	while (1) {
 8001aaa:	e7fe      	b.n	8001aaa <Error_Handler+0x6>

08001aac <HAL_MspInit>:
/* USER CODE END 0 */
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <HAL_MspInit+0x68>)
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	4a17      	ldr	r2, [pc, #92]	; (8001b14 <HAL_MspInit+0x68>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	6193      	str	r3, [r2, #24]
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_MspInit+0x68>)
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_MspInit+0x68>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	4a11      	ldr	r2, [pc, #68]	; (8001b14 <HAL_MspInit+0x68>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	61d3      	str	r3, [r2, #28]
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <HAL_MspInit+0x68>)
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	210f      	movs	r1, #15
 8001ae6:	f06f 0001 	mvn.w	r0, #1
 8001aea:	f000 fee0 	bl	80028ae <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001aee:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <HAL_MspInit+0x6c>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <HAL_MspInit+0x6c>)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010000 	.word	0x40010000

08001b1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a14      	ldr	r2, [pc, #80]	; (8001b88 <HAL_ADC_MspInit+0x6c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d121      	bne.n	8001b80 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <HAL_ADC_MspInit+0x70>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	4a12      	ldr	r2, [pc, #72]	; (8001b8c <HAL_ADC_MspInit+0x70>)
 8001b42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b46:	6193      	str	r3, [r2, #24]
 8001b48:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <HAL_ADC_MspInit+0x70>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b54:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <HAL_ADC_MspInit+0x70>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	4a0c      	ldr	r2, [pc, #48]	; (8001b8c <HAL_ADC_MspInit+0x70>)
 8001b5a:	f043 0304 	orr.w	r3, r3, #4
 8001b5e:	6193      	str	r3, [r2, #24]
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <HAL_ADC_MspInit+0x70>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b70:	2303      	movs	r3, #3
 8001b72:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b74:	f107 0310 	add.w	r3, r7, #16
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4805      	ldr	r0, [pc, #20]	; (8001b90 <HAL_ADC_MspInit+0x74>)
 8001b7c:	f000 fec2 	bl	8002904 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b80:	bf00      	nop
 8001b82:	3720      	adds	r7, #32
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40012400 	.word	0x40012400
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	40010800 	.word	0x40010800

08001b94 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0a      	ldr	r2, [pc, #40]	; (8001bcc <HAL_TIM_PWM_MspInit+0x38>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10d      	bne.n	8001bc2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001ba8:	699b      	ldr	r3, [r3, #24]
 8001baa:	4a09      	ldr	r2, [pc, #36]	; (8001bd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bb0:	6193      	str	r3, [r2, #24]
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */
    vInitPrioGroupValue();
 8001bbe:	f004 fac3 	bl	8006148 <vInitPrioGroupValue>
  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40012c00 	.word	0x40012c00
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0310 	add.w	r3, r7, #16
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a10      	ldr	r2, [pc, #64]	; (8001c30 <HAL_TIM_MspPostInit+0x5c>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d118      	bne.n	8001c26 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <HAL_TIM_MspPostInit+0x60>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	4a0e      	ldr	r2, [pc, #56]	; (8001c34 <HAL_TIM_MspPostInit+0x60>)
 8001bfa:	f043 0304 	orr.w	r3, r3, #4
 8001bfe:	6193      	str	r3, [r2, #24]
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <HAL_TIM_MspPostInit+0x60>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1a:	f107 0310 	add.w	r3, r7, #16
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4805      	ldr	r0, [pc, #20]	; (8001c38 <HAL_TIM_MspPostInit+0x64>)
 8001c22:	f000 fe6f 	bl	8002904 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c26:	bf00      	nop
 8001c28:	3720      	adds	r7, #32
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40012c00 	.word	0x40012c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40010800 	.word	0x40010800

08001c3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <HAL_UART_MspInit+0x8c>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d131      	bne.n	8001cc0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <HAL_UART_MspInit+0x90>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	4a1a      	ldr	r2, [pc, #104]	; (8001ccc <HAL_UART_MspInit+0x90>)
 8001c62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c66:	6193      	str	r3, [r2, #24]
 8001c68:	4b18      	ldr	r3, [pc, #96]	; (8001ccc <HAL_UART_MspInit+0x90>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c74:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <HAL_UART_MspInit+0x90>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	4a14      	ldr	r2, [pc, #80]	; (8001ccc <HAL_UART_MspInit+0x90>)
 8001c7a:	f043 0304 	orr.w	r3, r3, #4
 8001c7e:	6193      	str	r3, [r2, #24]
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_UART_MspInit+0x90>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c90:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c96:	2303      	movs	r3, #3
 8001c98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	f107 0310 	add.w	r3, r7, #16
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <HAL_UART_MspInit+0x94>)
 8001ca2:	f000 fe2f 	bl	8002904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001caa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <HAL_UART_MspInit+0x94>)
 8001cbc:	f000 fe22 	bl	8002904 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001cc0:	bf00      	nop
 8001cc2:	3720      	adds	r7, #32
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40013800 	.word	0x40013800
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40010800 	.word	0x40010800

08001cd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08c      	sub	sp, #48	; 0x30
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	201e      	movs	r0, #30
 8001cea:	f000 fde0 	bl	80028ae <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cee:	201e      	movs	r0, #30
 8001cf0:	f000 fdf9 	bl	80028e6 <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001cf4:	4b1f      	ldr	r3, [pc, #124]	; (8001d74 <HAL_InitTick+0xa0>)
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	4a1e      	ldr	r2, [pc, #120]	; (8001d74 <HAL_InitTick+0xa0>)
 8001cfa:	f043 0304 	orr.w	r3, r3, #4
 8001cfe:	61d3      	str	r3, [r2, #28]
 8001d00:	4b1c      	ldr	r3, [pc, #112]	; (8001d74 <HAL_InitTick+0xa0>)
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d0c:	f107 0210 	add.w	r2, r7, #16
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	4611      	mov	r1, r2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f001 fb7c 	bl	8003414 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001d1c:	f001 fb52 	bl	80033c4 <HAL_RCC_GetPCLK1Freq>
 8001d20:	4603      	mov	r3, r0
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d28:	4a13      	ldr	r2, [pc, #76]	; (8001d78 <HAL_InitTick+0xa4>)
 8001d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2e:	0c9b      	lsrs	r3, r3, #18
 8001d30:	3b01      	subs	r3, #1
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001d34:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d36:	4a12      	ldr	r2, [pc, #72]	; (8001d80 <HAL_InitTick+0xac>)
 8001d38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d40:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001d42:	4a0e      	ldr	r2, [pc, #56]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d46:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001d48:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001d54:	4809      	ldr	r0, [pc, #36]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d56:	f001 fd1d 	bl	8003794 <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d104      	bne.n	8001d6a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001d60:	4806      	ldr	r0, [pc, #24]	; (8001d7c <HAL_InitTick+0xa8>)
 8001d62:	f001 fd6f 	bl	8003844 <HAL_TIM_Base_Start_IT>
 8001d66:	4603      	mov	r3, r0
 8001d68:	e000      	b.n	8001d6c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3730      	adds	r7, #48	; 0x30
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40021000 	.word	0x40021000
 8001d78:	431bde83 	.word	0x431bde83
 8001d7c:	20003f24 	.word	0x20003f24
 8001d80:	40000800 	.word	0x40000800

08001d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <NMI_Handler+0x4>

08001d8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d8e:	e7fe      	b.n	8001d8e <HardFault_Handler+0x4>

08001d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d94:	e7fe      	b.n	8001d94 <MemManage_Handler+0x4>

08001d96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d9a:	e7fe      	b.n	8001d9a <BusFault_Handler+0x4>

08001d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da0:	e7fe      	b.n	8001da0 <UsageFault_Handler+0x4>

08001da2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
	...

08001db0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001db4:	4802      	ldr	r0, [pc, #8]	; (8001dc0 <TIM4_IRQHandler+0x10>)
 8001db6:	f001 fe89 	bl	8003acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20003f24 	.word	0x20003f24

08001dc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dcc:	4a14      	ldr	r2, [pc, #80]	; (8001e20 <_sbrk+0x5c>)
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <_sbrk+0x60>)
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd8:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <_sbrk+0x64>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d102      	bne.n	8001de6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001de0:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <_sbrk+0x64>)
 8001de2:	4a12      	ldr	r2, [pc, #72]	; (8001e2c <_sbrk+0x68>)
 8001de4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d207      	bcs.n	8001e04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df4:	f006 f9c0 	bl	8008178 <__errno>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001e02:	e009      	b.n	8001e18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e04:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <_sbrk+0x64>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e0a:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	4a05      	ldr	r2, [pc, #20]	; (8001e28 <_sbrk+0x64>)
 8001e14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e16:	68fb      	ldr	r3, [r7, #12]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20005000 	.word	0x20005000
 8001e24:	00000400 	.word	0x00000400
 8001e28:	2000030c 	.word	0x2000030c
 8001e2c:	20004020 	.word	0x20004020

08001e30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e3c:	480c      	ldr	r0, [pc, #48]	; (8001e70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e3e:	490d      	ldr	r1, [pc, #52]	; (8001e74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e40:	4a0d      	ldr	r2, [pc, #52]	; (8001e78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e44:	e002      	b.n	8001e4c <LoopCopyDataInit>

08001e46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e4a:	3304      	adds	r3, #4

08001e4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e50:	d3f9      	bcc.n	8001e46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e52:	4a0a      	ldr	r2, [pc, #40]	; (8001e7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e54:	4c0a      	ldr	r4, [pc, #40]	; (8001e80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e58:	e001      	b.n	8001e5e <LoopFillZerobss>

08001e5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e5c:	3204      	adds	r2, #4

08001e5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e60:	d3fb      	bcc.n	8001e5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e62:	f7ff ffe5 	bl	8001e30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e66:	f006 f98d 	bl	8008184 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e6a:	f7ff f97f 	bl	800116c <main>
  bx lr
 8001e6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e74:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001e78:	08008c0c 	.word	0x08008c0c
  ldr r2, =_sbss
 8001e7c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001e80:	2000401c 	.word	0x2000401c

08001e84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e84:	e7fe      	b.n	8001e84 <ADC1_2_IRQHandler>
	...

08001e88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e8c:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <HAL_Init+0x28>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a07      	ldr	r2, [pc, #28]	; (8001eb0 <HAL_Init+0x28>)
 8001e92:	f043 0310 	orr.w	r3, r3, #16
 8001e96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e98:	2003      	movs	r0, #3
 8001e9a:	f000 fcfd 	bl	8002898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7ff ff18 	bl	8001cd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ea4:	f7ff fe02 	bl	8001aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40022000 	.word	0x40022000

08001eb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eb8:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <HAL_IncTick+0x1c>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <HAL_IncTick+0x20>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	4a03      	ldr	r2, [pc, #12]	; (8001ed4 <HAL_IncTick+0x20>)
 8001ec6:	6013      	str	r3, [r2, #0]
}
 8001ec8:	bf00      	nop
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	2000001c 	.word	0x2000001c
 8001ed4:	20003f6c 	.word	0x20003f6c

08001ed8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return uwTick;
 8001edc:	4b02      	ldr	r3, [pc, #8]	; (8001ee8 <HAL_GetTick+0x10>)
 8001ede:	681b      	ldr	r3, [r3, #0]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	20003f6c 	.word	0x20003f6c

08001eec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e0be      	b.n	800208c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d109      	bne.n	8001f30 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff fdf6 	bl	8001b1c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 fbc5 	bl	80026c0 <ADC_ConversionStop_Disable>
 8001f36:	4603      	mov	r3, r0
 8001f38:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3e:	f003 0310 	and.w	r3, r3, #16
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f040 8099 	bne.w	800207a <HAL_ADC_Init+0x18e>
 8001f48:	7dfb      	ldrb	r3, [r7, #23]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 8095 	bne.w	800207a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f54:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f58:	f023 0302 	bic.w	r3, r3, #2
 8001f5c:	f043 0202 	orr.w	r2, r3, #2
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f6c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	7b1b      	ldrb	r3, [r3, #12]
 8001f72:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f74:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f76:	68ba      	ldr	r2, [r7, #8]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f84:	d003      	beq.n	8001f8e <HAL_ADC_Init+0xa2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d102      	bne.n	8001f94 <HAL_ADC_Init+0xa8>
 8001f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f92:	e000      	b.n	8001f96 <HAL_ADC_Init+0xaa>
 8001f94:	2300      	movs	r3, #0
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	7d1b      	ldrb	r3, [r3, #20]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d119      	bne.n	8001fd8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	7b1b      	ldrb	r3, [r3, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d109      	bne.n	8001fc0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	035a      	lsls	r2, r3, #13
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	e00b      	b.n	8001fd8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc4:	f043 0220 	orr.w	r2, r3, #32
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	f043 0201 	orr.w	r2, r3, #1
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689a      	ldr	r2, [r3, #8]
 8001ff2:	4b28      	ldr	r3, [pc, #160]	; (8002094 <HAL_ADC_Init+0x1a8>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	68b9      	ldr	r1, [r7, #8]
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002008:	d003      	beq.n	8002012 <HAL_ADC_Init+0x126>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d104      	bne.n	800201c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	3b01      	subs	r3, #1
 8002018:	051b      	lsls	r3, r3, #20
 800201a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002022:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	430a      	orrs	r2, r1
 800202e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	4b18      	ldr	r3, [pc, #96]	; (8002098 <HAL_ADC_Init+0x1ac>)
 8002038:	4013      	ands	r3, r2
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	429a      	cmp	r2, r3
 800203e:	d10b      	bne.n	8002058 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204a:	f023 0303 	bic.w	r3, r3, #3
 800204e:	f043 0201 	orr.w	r2, r3, #1
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002056:	e018      	b.n	800208a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205c:	f023 0312 	bic.w	r3, r3, #18
 8002060:	f043 0210 	orr.w	r2, r3, #16
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206c:	f043 0201 	orr.w	r2, r3, #1
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002078:	e007      	b.n	800208a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207e:	f043 0210 	orr.w	r2, r3, #16
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800208a:	7dfb      	ldrb	r3, [r7, #23]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	ffe1f7fd 	.word	0xffe1f7fd
 8002098:	ff1f0efe 	.word	0xff1f0efe

0800209c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_Start+0x1a>
 80020b2:	2302      	movs	r3, #2
 80020b4:	e098      	b.n	80021e8 <HAL_ADC_Start+0x14c>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2201      	movs	r2, #1
 80020ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 faa4 	bl	800260c <ADC_Enable>
 80020c4:	4603      	mov	r3, r0
 80020c6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f040 8087 	bne.w	80021de <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d8:	f023 0301 	bic.w	r3, r3, #1
 80020dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a41      	ldr	r2, [pc, #260]	; (80021f0 <HAL_ADC_Start+0x154>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d105      	bne.n	80020fa <HAL_ADC_Start+0x5e>
 80020ee:	4b41      	ldr	r3, [pc, #260]	; (80021f4 <HAL_ADC_Start+0x158>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d115      	bne.n	8002126 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002110:	2b00      	cmp	r3, #0
 8002112:	d026      	beq.n	8002162 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002118:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800211c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002124:	e01d      	b.n	8002162 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a2f      	ldr	r2, [pc, #188]	; (80021f4 <HAL_ADC_Start+0x158>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d004      	beq.n	8002146 <HAL_ADC_Start+0xaa>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a2b      	ldr	r2, [pc, #172]	; (80021f0 <HAL_ADC_Start+0x154>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d10d      	bne.n	8002162 <HAL_ADC_Start+0xc6>
 8002146:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <HAL_ADC_Start+0x158>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800214e:	2b00      	cmp	r3, #0
 8002150:	d007      	beq.n	8002162 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002156:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800215a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002166:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d006      	beq.n	800217c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002172:	f023 0206 	bic.w	r2, r3, #6
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	62da      	str	r2, [r3, #44]	; 0x2c
 800217a:	e002      	b.n	8002182 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f06f 0202 	mvn.w	r2, #2
 8002192:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800219e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021a2:	d113      	bne.n	80021cc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021a8:	4a11      	ldr	r2, [pc, #68]	; (80021f0 <HAL_ADC_Start+0x154>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d105      	bne.n	80021ba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021ae:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <HAL_ADC_Start+0x158>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d108      	bne.n	80021cc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	e00c      	b.n	80021e6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	e003      	b.n	80021e6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40012800 	.word	0x40012800
 80021f4:	40012400 	.word	0x40012400

080021f8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021f8:	b590      	push	{r4, r7, lr}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800220e:	f7ff fe63 	bl	8001ed8 <HAL_GetTick>
 8002212:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00b      	beq.n	800223a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002226:	f043 0220 	orr.w	r2, r3, #32
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e0d3      	b.n	80023e2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d131      	bne.n	80022ac <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002252:	2b00      	cmp	r3, #0
 8002254:	d12a      	bne.n	80022ac <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002256:	e021      	b.n	800229c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225e:	d01d      	beq.n	800229c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d007      	beq.n	8002276 <HAL_ADC_PollForConversion+0x7e>
 8002266:	f7ff fe37 	bl	8001ed8 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d212      	bcs.n	800229c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0302 	and.w	r3, r3, #2
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10b      	bne.n	800229c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002288:	f043 0204 	orr.w	r2, r3, #4
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e0a2      	b.n	80023e2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0d6      	beq.n	8002258 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022aa:	e070      	b.n	800238e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80022ac:	4b4f      	ldr	r3, [pc, #316]	; (80023ec <HAL_ADC_PollForConversion+0x1f4>)
 80022ae:	681c      	ldr	r4, [r3, #0]
 80022b0:	2002      	movs	r0, #2
 80022b2:	f001 f9b3 	bl	800361c <HAL_RCCEx_GetPeriphCLKFreq>
 80022b6:	4603      	mov	r3, r0
 80022b8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6919      	ldr	r1, [r3, #16]
 80022c2:	4b4b      	ldr	r3, [pc, #300]	; (80023f0 <HAL_ADC_PollForConversion+0x1f8>)
 80022c4:	400b      	ands	r3, r1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d118      	bne.n	80022fc <HAL_ADC_PollForConversion+0x104>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68d9      	ldr	r1, [r3, #12]
 80022d0:	4b48      	ldr	r3, [pc, #288]	; (80023f4 <HAL_ADC_PollForConversion+0x1fc>)
 80022d2:	400b      	ands	r3, r1
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d111      	bne.n	80022fc <HAL_ADC_PollForConversion+0x104>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6919      	ldr	r1, [r3, #16]
 80022de:	4b46      	ldr	r3, [pc, #280]	; (80023f8 <HAL_ADC_PollForConversion+0x200>)
 80022e0:	400b      	ands	r3, r1
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d108      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x100>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68d9      	ldr	r1, [r3, #12]
 80022ec:	4b43      	ldr	r3, [pc, #268]	; (80023fc <HAL_ADC_PollForConversion+0x204>)
 80022ee:	400b      	ands	r3, r1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x100>
 80022f4:	2314      	movs	r3, #20
 80022f6:	e020      	b.n	800233a <HAL_ADC_PollForConversion+0x142>
 80022f8:	2329      	movs	r3, #41	; 0x29
 80022fa:	e01e      	b.n	800233a <HAL_ADC_PollForConversion+0x142>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6919      	ldr	r1, [r3, #16]
 8002302:	4b3d      	ldr	r3, [pc, #244]	; (80023f8 <HAL_ADC_PollForConversion+0x200>)
 8002304:	400b      	ands	r3, r1
 8002306:	2b00      	cmp	r3, #0
 8002308:	d106      	bne.n	8002318 <HAL_ADC_PollForConversion+0x120>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68d9      	ldr	r1, [r3, #12]
 8002310:	4b3a      	ldr	r3, [pc, #232]	; (80023fc <HAL_ADC_PollForConversion+0x204>)
 8002312:	400b      	ands	r3, r1
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00d      	beq.n	8002334 <HAL_ADC_PollForConversion+0x13c>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6919      	ldr	r1, [r3, #16]
 800231e:	4b38      	ldr	r3, [pc, #224]	; (8002400 <HAL_ADC_PollForConversion+0x208>)
 8002320:	400b      	ands	r3, r1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d108      	bne.n	8002338 <HAL_ADC_PollForConversion+0x140>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68d9      	ldr	r1, [r3, #12]
 800232c:	4b34      	ldr	r3, [pc, #208]	; (8002400 <HAL_ADC_PollForConversion+0x208>)
 800232e:	400b      	ands	r3, r1
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_ADC_PollForConversion+0x140>
 8002334:	2354      	movs	r3, #84	; 0x54
 8002336:	e000      	b.n	800233a <HAL_ADC_PollForConversion+0x142>
 8002338:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800233a:	fb02 f303 	mul.w	r3, r2, r3
 800233e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002340:	e021      	b.n	8002386 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002348:	d01a      	beq.n	8002380 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d007      	beq.n	8002360 <HAL_ADC_PollForConversion+0x168>
 8002350:	f7ff fdc2 	bl	8001ed8 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d20f      	bcs.n	8002380 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	429a      	cmp	r2, r3
 8002366:	d90b      	bls.n	8002380 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	f043 0204 	orr.w	r2, r3, #4
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e030      	b.n	80023e2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	3301      	adds	r3, #1
 8002384:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	429a      	cmp	r2, r3
 800238c:	d8d9      	bhi.n	8002342 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f06f 0212 	mvn.w	r2, #18
 8002396:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023ae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023b2:	d115      	bne.n	80023e0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d111      	bne.n	80023e0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d105      	bne.n	80023e0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d8:	f043 0201 	orr.w	r2, r3, #1
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	371c      	adds	r7, #28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd90      	pop	{r4, r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000014 	.word	0x20000014
 80023f0:	24924924 	.word	0x24924924
 80023f4:	00924924 	.word	0x00924924
 80023f8:	12492492 	.word	0x12492492
 80023fc:	00492492 	.word	0x00492492
 8002400:	00249249 	.word	0x00249249

08002404 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002412:	4618      	mov	r0, r3
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002426:	2300      	movs	r3, #0
 8002428:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800242a:	2300      	movs	r3, #0
 800242c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_ADC_ConfigChannel+0x20>
 8002438:	2302      	movs	r3, #2
 800243a:	e0dc      	b.n	80025f6 <HAL_ADC_ConfigChannel+0x1da>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b06      	cmp	r3, #6
 800244a:	d81c      	bhi.n	8002486 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4413      	add	r3, r2
 800245c:	3b05      	subs	r3, #5
 800245e:	221f      	movs	r2, #31
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	4019      	ands	r1, r3
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	6818      	ldr	r0, [r3, #0]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4413      	add	r3, r2
 8002476:	3b05      	subs	r3, #5
 8002478:	fa00 f203 	lsl.w	r2, r0, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	430a      	orrs	r2, r1
 8002482:	635a      	str	r2, [r3, #52]	; 0x34
 8002484:	e03c      	b.n	8002500 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b0c      	cmp	r3, #12
 800248c:	d81c      	bhi.n	80024c8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	3b23      	subs	r3, #35	; 0x23
 80024a0:	221f      	movs	r2, #31
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	4019      	ands	r1, r3
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	4413      	add	r3, r2
 80024b8:	3b23      	subs	r3, #35	; 0x23
 80024ba:	fa00 f203 	lsl.w	r2, r0, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	631a      	str	r2, [r3, #48]	; 0x30
 80024c6:	e01b      	b.n	8002500 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	3b41      	subs	r3, #65	; 0x41
 80024da:	221f      	movs	r2, #31
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	4019      	ands	r1, r3
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	6818      	ldr	r0, [r3, #0]
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685a      	ldr	r2, [r3, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	3b41      	subs	r3, #65	; 0x41
 80024f4:	fa00 f203 	lsl.w	r2, r0, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b09      	cmp	r3, #9
 8002506:	d91c      	bls.n	8002542 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68d9      	ldr	r1, [r3, #12]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	4613      	mov	r3, r2
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4413      	add	r3, r2
 8002518:	3b1e      	subs	r3, #30
 800251a:	2207      	movs	r2, #7
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	4019      	ands	r1, r3
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	6898      	ldr	r0, [r3, #8]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4613      	mov	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4413      	add	r3, r2
 8002532:	3b1e      	subs	r3, #30
 8002534:	fa00 f203 	lsl.w	r2, r0, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	60da      	str	r2, [r3, #12]
 8002540:	e019      	b.n	8002576 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6919      	ldr	r1, [r3, #16]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	2207      	movs	r2, #7
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	4019      	ands	r1, r3
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	6898      	ldr	r0, [r3, #8]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	fa00 f203 	lsl.w	r2, r0, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b10      	cmp	r3, #16
 800257c:	d003      	beq.n	8002586 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002582:	2b11      	cmp	r3, #17
 8002584:	d132      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a1d      	ldr	r2, [pc, #116]	; (8002600 <HAL_ADC_ConfigChannel+0x1e4>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d125      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d126      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025ac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b10      	cmp	r3, #16
 80025b4:	d11a      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025b6:	4b13      	ldr	r3, [pc, #76]	; (8002604 <HAL_ADC_ConfigChannel+0x1e8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a13      	ldr	r2, [pc, #76]	; (8002608 <HAL_ADC_ConfigChannel+0x1ec>)
 80025bc:	fba2 2303 	umull	r2, r3, r2, r3
 80025c0:	0c9a      	lsrs	r2, r3, #18
 80025c2:	4613      	mov	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025cc:	e002      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f9      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x1b2>
 80025da:	e007      	b.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	f043 0220 	orr.w	r2, r3, #32
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	40012400 	.word	0x40012400
 8002604:	20000014 	.word	0x20000014
 8002608:	431bde83 	.word	0x431bde83

0800260c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b01      	cmp	r3, #1
 8002628:	d040      	beq.n	80026ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f042 0201 	orr.w	r2, r2, #1
 8002638:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800263a:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <ADC_Enable+0xac>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <ADC_Enable+0xb0>)
 8002640:	fba2 2303 	umull	r2, r3, r2, r3
 8002644:	0c9b      	lsrs	r3, r3, #18
 8002646:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002648:	e002      	b.n	8002650 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	3b01      	subs	r3, #1
 800264e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f9      	bne.n	800264a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002656:	f7ff fc3f 	bl	8001ed8 <HAL_GetTick>
 800265a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800265c:	e01f      	b.n	800269e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800265e:	f7ff fc3b 	bl	8001ed8 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d918      	bls.n	800269e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b01      	cmp	r3, #1
 8002678:	d011      	beq.n	800269e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267e:	f043 0210 	orr.w	r2, r3, #16
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800268a:	f043 0201 	orr.w	r2, r3, #1
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e007      	b.n	80026ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d1d8      	bne.n	800265e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000014 	.word	0x20000014
 80026bc:	431bde83 	.word	0x431bde83

080026c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d12e      	bne.n	8002738 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 0201 	bic.w	r2, r2, #1
 80026e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026ea:	f7ff fbf5 	bl	8001ed8 <HAL_GetTick>
 80026ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026f0:	e01b      	b.n	800272a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026f2:	f7ff fbf1 	bl	8001ed8 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d914      	bls.n	800272a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b01      	cmp	r3, #1
 800270c:	d10d      	bne.n	800272a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002712:	f043 0210 	orr.w	r2, r3, #16
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271e:	f043 0201 	orr.w	r2, r3, #1
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e007      	b.n	800273a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b01      	cmp	r3, #1
 8002736:	d0dc      	beq.n	80026f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
	...

08002744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002744:	b480      	push	{r7}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002754:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <__NVIC_SetPriorityGrouping+0x44>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002760:	4013      	ands	r3, r2
 8002762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800276c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002776:	4a04      	ldr	r2, [pc, #16]	; (8002788 <__NVIC_SetPriorityGrouping+0x44>)
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	60d3      	str	r3, [r2, #12]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002790:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	0a1b      	lsrs	r3, r3, #8
 8002796:	f003 0307 	and.w	r3, r3, #7
}
 800279a:	4618      	mov	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	db0b      	blt.n	80027d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	f003 021f 	and.w	r2, r3, #31
 80027c0:	4906      	ldr	r1, [pc, #24]	; (80027dc <__NVIC_EnableIRQ+0x34>)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	095b      	lsrs	r3, r3, #5
 80027c8:	2001      	movs	r0, #1
 80027ca:	fa00 f202 	lsl.w	r2, r0, r2
 80027ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	e000e100 	.word	0xe000e100

080027e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	6039      	str	r1, [r7, #0]
 80027ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	db0a      	blt.n	800280a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	490c      	ldr	r1, [pc, #48]	; (800282c <__NVIC_SetPriority+0x4c>)
 80027fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fe:	0112      	lsls	r2, r2, #4
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	440b      	add	r3, r1
 8002804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002808:	e00a      	b.n	8002820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	b2da      	uxtb	r2, r3
 800280e:	4908      	ldr	r1, [pc, #32]	; (8002830 <__NVIC_SetPriority+0x50>)
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	3b04      	subs	r3, #4
 8002818:	0112      	lsls	r2, r2, #4
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	440b      	add	r3, r1
 800281e:	761a      	strb	r2, [r3, #24]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000e100 	.word	0xe000e100
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002834:	b480      	push	{r7}
 8002836:	b089      	sub	sp, #36	; 0x24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f1c3 0307 	rsb	r3, r3, #7
 800284e:	2b04      	cmp	r3, #4
 8002850:	bf28      	it	cs
 8002852:	2304      	movcs	r3, #4
 8002854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	3304      	adds	r3, #4
 800285a:	2b06      	cmp	r3, #6
 800285c:	d902      	bls.n	8002864 <NVIC_EncodePriority+0x30>
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3b03      	subs	r3, #3
 8002862:	e000      	b.n	8002866 <NVIC_EncodePriority+0x32>
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002868:	f04f 32ff 	mov.w	r2, #4294967295
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43da      	mvns	r2, r3
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	401a      	ands	r2, r3
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800287c:	f04f 31ff 	mov.w	r1, #4294967295
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	fa01 f303 	lsl.w	r3, r1, r3
 8002886:	43d9      	mvns	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800288c:	4313      	orrs	r3, r2
         );
}
 800288e:	4618      	mov	r0, r3
 8002890:	3724      	adds	r7, #36	; 0x24
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7ff ff4f 	bl	8002744 <__NVIC_SetPriorityGrouping>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b086      	sub	sp, #24
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c0:	f7ff ff64 	bl	800278c <__NVIC_GetPriorityGrouping>
 80028c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	6978      	ldr	r0, [r7, #20]
 80028cc:	f7ff ffb2 	bl	8002834 <NVIC_EncodePriority>
 80028d0:	4602      	mov	r2, r0
 80028d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff81 	bl	80027e0 <__NVIC_SetPriority>
}
 80028de:	bf00      	nop
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff57 	bl	80027a8 <__NVIC_EnableIRQ>
}
 80028fa:	bf00      	nop
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
	...

08002904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002904:	b480      	push	{r7}
 8002906:	b08b      	sub	sp, #44	; 0x2c
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002912:	2300      	movs	r3, #0
 8002914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002916:	e127      	b.n	8002b68 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002918:	2201      	movs	r2, #1
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	69fa      	ldr	r2, [r7, #28]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	429a      	cmp	r2, r3
 8002932:	f040 8116 	bne.w	8002b62 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b12      	cmp	r3, #18
 800293c:	d034      	beq.n	80029a8 <HAL_GPIO_Init+0xa4>
 800293e:	2b12      	cmp	r3, #18
 8002940:	d80d      	bhi.n	800295e <HAL_GPIO_Init+0x5a>
 8002942:	2b02      	cmp	r3, #2
 8002944:	d02b      	beq.n	800299e <HAL_GPIO_Init+0x9a>
 8002946:	2b02      	cmp	r3, #2
 8002948:	d804      	bhi.n	8002954 <HAL_GPIO_Init+0x50>
 800294a:	2b00      	cmp	r3, #0
 800294c:	d031      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
 800294e:	2b01      	cmp	r3, #1
 8002950:	d01c      	beq.n	800298c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002952:	e048      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002954:	2b03      	cmp	r3, #3
 8002956:	d043      	beq.n	80029e0 <HAL_GPIO_Init+0xdc>
 8002958:	2b11      	cmp	r3, #17
 800295a:	d01b      	beq.n	8002994 <HAL_GPIO_Init+0x90>
          break;
 800295c:	e043      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800295e:	4a89      	ldr	r2, [pc, #548]	; (8002b84 <HAL_GPIO_Init+0x280>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d026      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
 8002964:	4a87      	ldr	r2, [pc, #540]	; (8002b84 <HAL_GPIO_Init+0x280>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d806      	bhi.n	8002978 <HAL_GPIO_Init+0x74>
 800296a:	4a87      	ldr	r2, [pc, #540]	; (8002b88 <HAL_GPIO_Init+0x284>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d020      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
 8002970:	4a86      	ldr	r2, [pc, #536]	; (8002b8c <HAL_GPIO_Init+0x288>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d01d      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
          break;
 8002976:	e036      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002978:	4a85      	ldr	r2, [pc, #532]	; (8002b90 <HAL_GPIO_Init+0x28c>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d019      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
 800297e:	4a85      	ldr	r2, [pc, #532]	; (8002b94 <HAL_GPIO_Init+0x290>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d016      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
 8002984:	4a84      	ldr	r2, [pc, #528]	; (8002b98 <HAL_GPIO_Init+0x294>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d013      	beq.n	80029b2 <HAL_GPIO_Init+0xae>
          break;
 800298a:	e02c      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	623b      	str	r3, [r7, #32]
          break;
 8002992:	e028      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	3304      	adds	r3, #4
 800299a:	623b      	str	r3, [r7, #32]
          break;
 800299c:	e023      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	3308      	adds	r3, #8
 80029a4:	623b      	str	r3, [r7, #32]
          break;
 80029a6:	e01e      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	330c      	adds	r3, #12
 80029ae:	623b      	str	r3, [r7, #32]
          break;
 80029b0:	e019      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029ba:	2304      	movs	r3, #4
 80029bc:	623b      	str	r3, [r7, #32]
          break;
 80029be:	e012      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d105      	bne.n	80029d4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029c8:	2308      	movs	r3, #8
 80029ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69fa      	ldr	r2, [r7, #28]
 80029d0:	611a      	str	r2, [r3, #16]
          break;
 80029d2:	e008      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029d4:	2308      	movs	r3, #8
 80029d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69fa      	ldr	r2, [r7, #28]
 80029dc:	615a      	str	r2, [r3, #20]
          break;
 80029de:	e002      	b.n	80029e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029e0:	2300      	movs	r3, #0
 80029e2:	623b      	str	r3, [r7, #32]
          break;
 80029e4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	2bff      	cmp	r3, #255	; 0xff
 80029ea:	d801      	bhi.n	80029f0 <HAL_GPIO_Init+0xec>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	e001      	b.n	80029f4 <HAL_GPIO_Init+0xf0>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3304      	adds	r3, #4
 80029f4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	2bff      	cmp	r3, #255	; 0xff
 80029fa:	d802      	bhi.n	8002a02 <HAL_GPIO_Init+0xfe>
 80029fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	e002      	b.n	8002a08 <HAL_GPIO_Init+0x104>
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	3b08      	subs	r3, #8
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	210f      	movs	r1, #15
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	401a      	ands	r2, r3
 8002a1a:	6a39      	ldr	r1, [r7, #32]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a22:	431a      	orrs	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 8096 	beq.w	8002b62 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a36:	4b59      	ldr	r3, [pc, #356]	; (8002b9c <HAL_GPIO_Init+0x298>)
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	4a58      	ldr	r2, [pc, #352]	; (8002b9c <HAL_GPIO_Init+0x298>)
 8002a3c:	f043 0301 	orr.w	r3, r3, #1
 8002a40:	6193      	str	r3, [r2, #24]
 8002a42:	4b56      	ldr	r3, [pc, #344]	; (8002b9c <HAL_GPIO_Init+0x298>)
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	60bb      	str	r3, [r7, #8]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a4e:	4a54      	ldr	r2, [pc, #336]	; (8002ba0 <HAL_GPIO_Init+0x29c>)
 8002a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a52:	089b      	lsrs	r3, r3, #2
 8002a54:	3302      	adds	r3, #2
 8002a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a5a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	f003 0303 	and.w	r3, r3, #3
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	220f      	movs	r2, #15
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a4b      	ldr	r2, [pc, #300]	; (8002ba4 <HAL_GPIO_Init+0x2a0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d013      	beq.n	8002aa2 <HAL_GPIO_Init+0x19e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4a      	ldr	r2, [pc, #296]	; (8002ba8 <HAL_GPIO_Init+0x2a4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d00d      	beq.n	8002a9e <HAL_GPIO_Init+0x19a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a49      	ldr	r2, [pc, #292]	; (8002bac <HAL_GPIO_Init+0x2a8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d007      	beq.n	8002a9a <HAL_GPIO_Init+0x196>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a48      	ldr	r2, [pc, #288]	; (8002bb0 <HAL_GPIO_Init+0x2ac>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d101      	bne.n	8002a96 <HAL_GPIO_Init+0x192>
 8002a92:	2303      	movs	r3, #3
 8002a94:	e006      	b.n	8002aa4 <HAL_GPIO_Init+0x1a0>
 8002a96:	2304      	movs	r3, #4
 8002a98:	e004      	b.n	8002aa4 <HAL_GPIO_Init+0x1a0>
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	e002      	b.n	8002aa4 <HAL_GPIO_Init+0x1a0>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <HAL_GPIO_Init+0x1a0>
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa6:	f002 0203 	and.w	r2, r2, #3
 8002aaa:	0092      	lsls	r2, r2, #2
 8002aac:	4093      	lsls	r3, r2
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ab4:	493a      	ldr	r1, [pc, #232]	; (8002ba0 <HAL_GPIO_Init+0x29c>)
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	089b      	lsrs	r3, r3, #2
 8002aba:	3302      	adds	r3, #2
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d006      	beq.n	8002adc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ace:	4b39      	ldr	r3, [pc, #228]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4938      	ldr	r1, [pc, #224]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	600b      	str	r3, [r1, #0]
 8002ada:	e006      	b.n	8002aea <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002adc:	4b35      	ldr	r3, [pc, #212]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	4933      	ldr	r1, [pc, #204]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d006      	beq.n	8002b04 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002af6:	4b2f      	ldr	r3, [pc, #188]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	492e      	ldr	r1, [pc, #184]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	604b      	str	r3, [r1, #4]
 8002b02:	e006      	b.n	8002b12 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b04:	4b2b      	ldr	r3, [pc, #172]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b06:	685a      	ldr	r2, [r3, #4]
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	4929      	ldr	r1, [pc, #164]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d006      	beq.n	8002b2c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b1e:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	4924      	ldr	r1, [pc, #144]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	608b      	str	r3, [r1, #8]
 8002b2a:	e006      	b.n	8002b3a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b2c:	4b21      	ldr	r3, [pc, #132]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	43db      	mvns	r3, r3
 8002b34:	491f      	ldr	r1, [pc, #124]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b36:	4013      	ands	r3, r2
 8002b38:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d006      	beq.n	8002b54 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b46:	4b1b      	ldr	r3, [pc, #108]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b48:	68da      	ldr	r2, [r3, #12]
 8002b4a:	491a      	ldr	r1, [pc, #104]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	60cb      	str	r3, [r1, #12]
 8002b52:	e006      	b.n	8002b62 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b54:	4b17      	ldr	r3, [pc, #92]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b56:	68da      	ldr	r2, [r3, #12]
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	4915      	ldr	r1, [pc, #84]	; (8002bb4 <HAL_GPIO_Init+0x2b0>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b64:	3301      	adds	r3, #1
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f47f aed0 	bne.w	8002918 <HAL_GPIO_Init+0x14>
  }
}
 8002b78:	bf00      	nop
 8002b7a:	372c      	adds	r7, #44	; 0x2c
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	10210000 	.word	0x10210000
 8002b88:	10110000 	.word	0x10110000
 8002b8c:	10120000 	.word	0x10120000
 8002b90:	10310000 	.word	0x10310000
 8002b94:	10320000 	.word	0x10320000
 8002b98:	10220000 	.word	0x10220000
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	40010000 	.word	0x40010000
 8002ba4:	40010800 	.word	0x40010800
 8002ba8:	40010c00 	.word	0x40010c00
 8002bac:	40011000 	.word	0x40011000
 8002bb0:	40011400 	.word	0x40011400
 8002bb4:	40010400 	.word	0x40010400

08002bb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	887b      	ldrh	r3, [r7, #2]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	73fb      	strb	r3, [r7, #15]
 8002bd4:	e001      	b.n	8002bda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr

08002be6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be6:	b480      	push	{r7}
 8002be8:	b083      	sub	sp, #12
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	460b      	mov	r3, r1
 8002bf0:	807b      	strh	r3, [r7, #2]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bf6:	787b      	ldrb	r3, [r7, #1]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfc:	887a      	ldrh	r2, [r7, #2]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c02:	e003      	b.n	8002c0c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c04:	887b      	ldrh	r3, [r7, #2]
 8002c06:	041a      	lsls	r2, r3, #16
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	611a      	str	r2, [r3, #16]
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
	...

08002c18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e26c      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 8087 	beq.w	8002d46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c38:	4b92      	ldr	r3, [pc, #584]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 030c 	and.w	r3, r3, #12
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d00c      	beq.n	8002c5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c44:	4b8f      	ldr	r3, [pc, #572]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f003 030c 	and.w	r3, r3, #12
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d112      	bne.n	8002c76 <HAL_RCC_OscConfig+0x5e>
 8002c50:	4b8c      	ldr	r3, [pc, #560]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c5c:	d10b      	bne.n	8002c76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c5e:	4b89      	ldr	r3, [pc, #548]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d06c      	beq.n	8002d44 <HAL_RCC_OscConfig+0x12c>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d168      	bne.n	8002d44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e246      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c7e:	d106      	bne.n	8002c8e <HAL_RCC_OscConfig+0x76>
 8002c80:	4b80      	ldr	r3, [pc, #512]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a7f      	ldr	r2, [pc, #508]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c8a:	6013      	str	r3, [r2, #0]
 8002c8c:	e02e      	b.n	8002cec <HAL_RCC_OscConfig+0xd4>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10c      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x98>
 8002c96:	4b7b      	ldr	r3, [pc, #492]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a7a      	ldr	r2, [pc, #488]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	4b78      	ldr	r3, [pc, #480]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a77      	ldr	r2, [pc, #476]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002ca8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cac:	6013      	str	r3, [r2, #0]
 8002cae:	e01d      	b.n	8002cec <HAL_RCC_OscConfig+0xd4>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb8:	d10c      	bne.n	8002cd4 <HAL_RCC_OscConfig+0xbc>
 8002cba:	4b72      	ldr	r3, [pc, #456]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a71      	ldr	r2, [pc, #452]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cc4:	6013      	str	r3, [r2, #0]
 8002cc6:	4b6f      	ldr	r3, [pc, #444]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a6e      	ldr	r2, [pc, #440]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd0:	6013      	str	r3, [r2, #0]
 8002cd2:	e00b      	b.n	8002cec <HAL_RCC_OscConfig+0xd4>
 8002cd4:	4b6b      	ldr	r3, [pc, #428]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a6a      	ldr	r2, [pc, #424]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002cda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cde:	6013      	str	r3, [r2, #0]
 8002ce0:	4b68      	ldr	r3, [pc, #416]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a67      	ldr	r2, [pc, #412]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002ce6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d013      	beq.n	8002d1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf4:	f7ff f8f0 	bl	8001ed8 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cfc:	f7ff f8ec 	bl	8001ed8 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b64      	cmp	r3, #100	; 0x64
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e1fa      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0e:	4b5d      	ldr	r3, [pc, #372]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCC_OscConfig+0xe4>
 8002d1a:	e014      	b.n	8002d46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1c:	f7ff f8dc 	bl	8001ed8 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d24:	f7ff f8d8 	bl	8001ed8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b64      	cmp	r3, #100	; 0x64
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e1e6      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d36:	4b53      	ldr	r3, [pc, #332]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x10c>
 8002d42:	e000      	b.n	8002d46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d063      	beq.n	8002e1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d52:	4b4c      	ldr	r3, [pc, #304]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f003 030c 	and.w	r3, r3, #12
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00b      	beq.n	8002d76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d5e:	4b49      	ldr	r3, [pc, #292]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f003 030c 	and.w	r3, r3, #12
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d11c      	bne.n	8002da4 <HAL_RCC_OscConfig+0x18c>
 8002d6a:	4b46      	ldr	r3, [pc, #280]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d116      	bne.n	8002da4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d76:	4b43      	ldr	r3, [pc, #268]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d005      	beq.n	8002d8e <HAL_RCC_OscConfig+0x176>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d001      	beq.n	8002d8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e1ba      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8e:	4b3d      	ldr	r3, [pc, #244]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	4939      	ldr	r1, [pc, #228]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002da2:	e03a      	b.n	8002e1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d020      	beq.n	8002dee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dac:	4b36      	ldr	r3, [pc, #216]	; (8002e88 <HAL_RCC_OscConfig+0x270>)
 8002dae:	2201      	movs	r2, #1
 8002db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db2:	f7ff f891 	bl	8001ed8 <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dba:	f7ff f88d 	bl	8001ed8 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e19b      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dcc:	4b2d      	ldr	r3, [pc, #180]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0f0      	beq.n	8002dba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd8:	4b2a      	ldr	r3, [pc, #168]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	695b      	ldr	r3, [r3, #20]
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	4927      	ldr	r1, [pc, #156]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	600b      	str	r3, [r1, #0]
 8002dec:	e015      	b.n	8002e1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dee:	4b26      	ldr	r3, [pc, #152]	; (8002e88 <HAL_RCC_OscConfig+0x270>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df4:	f7ff f870 	bl	8001ed8 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dfc:	f7ff f86c 	bl	8001ed8 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e17a      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0e:	4b1d      	ldr	r3, [pc, #116]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1f0      	bne.n	8002dfc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0308 	and.w	r3, r3, #8
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d03a      	beq.n	8002e9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d019      	beq.n	8002e62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e2e:	4b17      	ldr	r3, [pc, #92]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e34:	f7ff f850 	bl	8001ed8 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e3c:	f7ff f84c 	bl	8001ed8 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e15a      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f0      	beq.n	8002e3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	f000 fb0a 	bl	8003474 <RCC_Delay>
 8002e60:	e01c      	b.n	8002e9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e62:	4b0a      	ldr	r3, [pc, #40]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e68:	f7ff f836 	bl	8001ed8 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e6e:	e00f      	b.n	8002e90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e70:	f7ff f832 	bl	8001ed8 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d908      	bls.n	8002e90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e140      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
 8002e82:	bf00      	nop
 8002e84:	40021000 	.word	0x40021000
 8002e88:	42420000 	.word	0x42420000
 8002e8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e90:	4b9e      	ldr	r3, [pc, #632]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1e9      	bne.n	8002e70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 80a6 	beq.w	8002ff6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eae:	4b97      	ldr	r3, [pc, #604]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10d      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	4b94      	ldr	r3, [pc, #592]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	4a93      	ldr	r2, [pc, #588]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec4:	61d3      	str	r3, [r2, #28]
 8002ec6:	4b91      	ldr	r3, [pc, #580]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed6:	4b8e      	ldr	r3, [pc, #568]	; (8003110 <HAL_RCC_OscConfig+0x4f8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d118      	bne.n	8002f14 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ee2:	4b8b      	ldr	r3, [pc, #556]	; (8003110 <HAL_RCC_OscConfig+0x4f8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a8a      	ldr	r2, [pc, #552]	; (8003110 <HAL_RCC_OscConfig+0x4f8>)
 8002ee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eee:	f7fe fff3 	bl	8001ed8 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ef6:	f7fe ffef 	bl	8001ed8 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b64      	cmp	r3, #100	; 0x64
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e0fd      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	4b81      	ldr	r3, [pc, #516]	; (8003110 <HAL_RCC_OscConfig+0x4f8>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d106      	bne.n	8002f2a <HAL_RCC_OscConfig+0x312>
 8002f1c:	4b7b      	ldr	r3, [pc, #492]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	4a7a      	ldr	r2, [pc, #488]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f22:	f043 0301 	orr.w	r3, r3, #1
 8002f26:	6213      	str	r3, [r2, #32]
 8002f28:	e02d      	b.n	8002f86 <HAL_RCC_OscConfig+0x36e>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10c      	bne.n	8002f4c <HAL_RCC_OscConfig+0x334>
 8002f32:	4b76      	ldr	r3, [pc, #472]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	4a75      	ldr	r2, [pc, #468]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f38:	f023 0301 	bic.w	r3, r3, #1
 8002f3c:	6213      	str	r3, [r2, #32]
 8002f3e:	4b73      	ldr	r3, [pc, #460]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	4a72      	ldr	r2, [pc, #456]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f44:	f023 0304 	bic.w	r3, r3, #4
 8002f48:	6213      	str	r3, [r2, #32]
 8002f4a:	e01c      	b.n	8002f86 <HAL_RCC_OscConfig+0x36e>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	2b05      	cmp	r3, #5
 8002f52:	d10c      	bne.n	8002f6e <HAL_RCC_OscConfig+0x356>
 8002f54:	4b6d      	ldr	r3, [pc, #436]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	4a6c      	ldr	r2, [pc, #432]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f5a:	f043 0304 	orr.w	r3, r3, #4
 8002f5e:	6213      	str	r3, [r2, #32]
 8002f60:	4b6a      	ldr	r3, [pc, #424]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	4a69      	ldr	r2, [pc, #420]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f66:	f043 0301 	orr.w	r3, r3, #1
 8002f6a:	6213      	str	r3, [r2, #32]
 8002f6c:	e00b      	b.n	8002f86 <HAL_RCC_OscConfig+0x36e>
 8002f6e:	4b67      	ldr	r3, [pc, #412]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	4a66      	ldr	r2, [pc, #408]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f74:	f023 0301 	bic.w	r3, r3, #1
 8002f78:	6213      	str	r3, [r2, #32]
 8002f7a:	4b64      	ldr	r3, [pc, #400]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	4a63      	ldr	r2, [pc, #396]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002f80:	f023 0304 	bic.w	r3, r3, #4
 8002f84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d015      	beq.n	8002fba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f8e:	f7fe ffa3 	bl	8001ed8 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f94:	e00a      	b.n	8002fac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f96:	f7fe ff9f 	bl	8001ed8 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e0ab      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fac:	4b57      	ldr	r3, [pc, #348]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002fae:	6a1b      	ldr	r3, [r3, #32]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d0ee      	beq.n	8002f96 <HAL_RCC_OscConfig+0x37e>
 8002fb8:	e014      	b.n	8002fe4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fba:	f7fe ff8d 	bl	8001ed8 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc0:	e00a      	b.n	8002fd8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc2:	f7fe ff89 	bl	8001ed8 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e095      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd8:	4b4c      	ldr	r3, [pc, #304]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1ee      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fe4:	7dfb      	ldrb	r3, [r7, #23]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d105      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fea:	4b48      	ldr	r3, [pc, #288]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	4a47      	ldr	r2, [pc, #284]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8002ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ff4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 8081 	beq.w	8003102 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003000:	4b42      	ldr	r3, [pc, #264]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 030c 	and.w	r3, r3, #12
 8003008:	2b08      	cmp	r3, #8
 800300a:	d061      	beq.n	80030d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d146      	bne.n	80030a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003014:	4b3f      	ldr	r3, [pc, #252]	; (8003114 <HAL_RCC_OscConfig+0x4fc>)
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301a:	f7fe ff5d 	bl	8001ed8 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003022:	f7fe ff59 	bl	8001ed8 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e067      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003034:	4b35      	ldr	r3, [pc, #212]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1f0      	bne.n	8003022 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003048:	d108      	bne.n	800305c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800304a:	4b30      	ldr	r3, [pc, #192]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	492d      	ldr	r1, [pc, #180]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800305c:	4b2b      	ldr	r3, [pc, #172]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a19      	ldr	r1, [r3, #32]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	430b      	orrs	r3, r1
 800306e:	4927      	ldr	r1, [pc, #156]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8003070:	4313      	orrs	r3, r2
 8003072:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003074:	4b27      	ldr	r3, [pc, #156]	; (8003114 <HAL_RCC_OscConfig+0x4fc>)
 8003076:	2201      	movs	r2, #1
 8003078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307a:	f7fe ff2d 	bl	8001ed8 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003082:	f7fe ff29 	bl	8001ed8 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e037      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003094:	4b1d      	ldr	r3, [pc, #116]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0f0      	beq.n	8003082 <HAL_RCC_OscConfig+0x46a>
 80030a0:	e02f      	b.n	8003102 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a2:	4b1c      	ldr	r3, [pc, #112]	; (8003114 <HAL_RCC_OscConfig+0x4fc>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a8:	f7fe ff16 	bl	8001ed8 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b0:	f7fe ff12 	bl	8001ed8 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e020      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030c2:	4b12      	ldr	r3, [pc, #72]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f0      	bne.n	80030b0 <HAL_RCC_OscConfig+0x498>
 80030ce:	e018      	b.n	8003102 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e013      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030dc:	4b0b      	ldr	r3, [pc, #44]	; (800310c <HAL_RCC_OscConfig+0x4f4>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d106      	bne.n	80030fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d001      	beq.n	8003102 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e000      	b.n	8003104 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000
 8003110:	40007000 	.word	0x40007000
 8003114:	42420060 	.word	0x42420060

08003118 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d101      	bne.n	800312c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e0d0      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800312c:	4b6a      	ldr	r3, [pc, #424]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d910      	bls.n	800315c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313a:	4b67      	ldr	r3, [pc, #412]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f023 0207 	bic.w	r2, r3, #7
 8003142:	4965      	ldr	r1, [pc, #404]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	4313      	orrs	r3, r2
 8003148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800314a:	4b63      	ldr	r3, [pc, #396]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	d001      	beq.n	800315c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e0b8      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d020      	beq.n	80031aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0304 	and.w	r3, r3, #4
 8003170:	2b00      	cmp	r3, #0
 8003172:	d005      	beq.n	8003180 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003174:	4b59      	ldr	r3, [pc, #356]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	4a58      	ldr	r2, [pc, #352]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 800317a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800317e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0308 	and.w	r3, r3, #8
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800318c:	4b53      	ldr	r3, [pc, #332]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	4a52      	ldr	r2, [pc, #328]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003196:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003198:	4b50      	ldr	r3, [pc, #320]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	494d      	ldr	r1, [pc, #308]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d040      	beq.n	8003238 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d107      	bne.n	80031ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031be:	4b47      	ldr	r3, [pc, #284]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d115      	bne.n	80031f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e07f      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d107      	bne.n	80031e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031d6:	4b41      	ldr	r3, [pc, #260]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d109      	bne.n	80031f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e073      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e6:	4b3d      	ldr	r3, [pc, #244]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e06b      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031f6:	4b39      	ldr	r3, [pc, #228]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f023 0203 	bic.w	r2, r3, #3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	4936      	ldr	r1, [pc, #216]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003204:	4313      	orrs	r3, r2
 8003206:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003208:	f7fe fe66 	bl	8001ed8 <HAL_GetTick>
 800320c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320e:	e00a      	b.n	8003226 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003210:	f7fe fe62 	bl	8001ed8 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	f241 3288 	movw	r2, #5000	; 0x1388
 800321e:	4293      	cmp	r3, r2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e053      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003226:	4b2d      	ldr	r3, [pc, #180]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f003 020c 	and.w	r2, r3, #12
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	429a      	cmp	r2, r3
 8003236:	d1eb      	bne.n	8003210 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003238:	4b27      	ldr	r3, [pc, #156]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d210      	bcs.n	8003268 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f023 0207 	bic.w	r2, r3, #7
 800324e:	4922      	ldr	r1, [pc, #136]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	4313      	orrs	r3, r2
 8003254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003256:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <HAL_RCC_ClockConfig+0x1c0>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	d001      	beq.n	8003268 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e032      	b.n	80032ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	2b00      	cmp	r3, #0
 8003272:	d008      	beq.n	8003286 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003274:	4b19      	ldr	r3, [pc, #100]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	4916      	ldr	r1, [pc, #88]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003282:	4313      	orrs	r3, r2
 8003284:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d009      	beq.n	80032a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003292:	4b12      	ldr	r3, [pc, #72]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	490e      	ldr	r1, [pc, #56]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032a6:	f000 f821 	bl	80032ec <HAL_RCC_GetSysClockFreq>
 80032aa:	4601      	mov	r1, r0
 80032ac:	4b0b      	ldr	r3, [pc, #44]	; (80032dc <HAL_RCC_ClockConfig+0x1c4>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	091b      	lsrs	r3, r3, #4
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	4a0a      	ldr	r2, [pc, #40]	; (80032e0 <HAL_RCC_ClockConfig+0x1c8>)
 80032b8:	5cd3      	ldrb	r3, [r2, r3]
 80032ba:	fa21 f303 	lsr.w	r3, r1, r3
 80032be:	4a09      	ldr	r2, [pc, #36]	; (80032e4 <HAL_RCC_ClockConfig+0x1cc>)
 80032c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032c2:	4b09      	ldr	r3, [pc, #36]	; (80032e8 <HAL_RCC_ClockConfig+0x1d0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fe fd04 	bl	8001cd4 <HAL_InitTick>

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	40022000 	.word	0x40022000
 80032dc:	40021000 	.word	0x40021000
 80032e0:	08008ba4 	.word	0x08008ba4
 80032e4:	20000014 	.word	0x20000014
 80032e8:	20000018 	.word	0x20000018

080032ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032ec:	b490      	push	{r4, r7}
 80032ee:	b08a      	sub	sp, #40	; 0x28
 80032f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80032f2:	4b2a      	ldr	r3, [pc, #168]	; (800339c <HAL_RCC_GetSysClockFreq+0xb0>)
 80032f4:	1d3c      	adds	r4, r7, #4
 80032f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80032fc:	4b28      	ldr	r3, [pc, #160]	; (80033a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003302:	2300      	movs	r3, #0
 8003304:	61fb      	str	r3, [r7, #28]
 8003306:	2300      	movs	r3, #0
 8003308:	61bb      	str	r3, [r7, #24]
 800330a:	2300      	movs	r3, #0
 800330c:	627b      	str	r3, [r7, #36]	; 0x24
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003312:	2300      	movs	r3, #0
 8003314:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003316:	4b23      	ldr	r3, [pc, #140]	; (80033a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f003 030c 	and.w	r3, r3, #12
 8003322:	2b04      	cmp	r3, #4
 8003324:	d002      	beq.n	800332c <HAL_RCC_GetSysClockFreq+0x40>
 8003326:	2b08      	cmp	r3, #8
 8003328:	d003      	beq.n	8003332 <HAL_RCC_GetSysClockFreq+0x46>
 800332a:	e02d      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800332c:	4b1e      	ldr	r3, [pc, #120]	; (80033a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800332e:	623b      	str	r3, [r7, #32]
      break;
 8003330:	e02d      	b.n	800338e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	0c9b      	lsrs	r3, r3, #18
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800333e:	4413      	add	r3, r2
 8003340:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003344:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d013      	beq.n	8003378 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003350:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	0c5b      	lsrs	r3, r3, #17
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800335e:	4413      	add	r3, r2
 8003360:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003364:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	4a0f      	ldr	r2, [pc, #60]	; (80033a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800336a:	fb02 f203 	mul.w	r2, r2, r3
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	fbb2 f3f3 	udiv	r3, r2, r3
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
 8003376:	e004      	b.n	8003382 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	4a0c      	ldr	r2, [pc, #48]	; (80033ac <HAL_RCC_GetSysClockFreq+0xc0>)
 800337c:	fb02 f303 	mul.w	r3, r2, r3
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003384:	623b      	str	r3, [r7, #32]
      break;
 8003386:	e002      	b.n	800338e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003388:	4b07      	ldr	r3, [pc, #28]	; (80033a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800338a:	623b      	str	r3, [r7, #32]
      break;
 800338c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800338e:	6a3b      	ldr	r3, [r7, #32]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3728      	adds	r7, #40	; 0x28
 8003394:	46bd      	mov	sp, r7
 8003396:	bc90      	pop	{r4, r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	08008aac 	.word	0x08008aac
 80033a0:	08008abc 	.word	0x08008abc
 80033a4:	40021000 	.word	0x40021000
 80033a8:	007a1200 	.word	0x007a1200
 80033ac:	003d0900 	.word	0x003d0900

080033b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033b4:	4b02      	ldr	r3, [pc, #8]	; (80033c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80033b6:	681b      	ldr	r3, [r3, #0]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	20000014 	.word	0x20000014

080033c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033c8:	f7ff fff2 	bl	80033b0 <HAL_RCC_GetHCLKFreq>
 80033cc:	4601      	mov	r1, r0
 80033ce:	4b05      	ldr	r3, [pc, #20]	; (80033e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	0a1b      	lsrs	r3, r3, #8
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	4a03      	ldr	r2, [pc, #12]	; (80033e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033da:	5cd3      	ldrb	r3, [r2, r3]
 80033dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40021000 	.word	0x40021000
 80033e8:	08008bb4 	.word	0x08008bb4

080033ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033f0:	f7ff ffde 	bl	80033b0 <HAL_RCC_GetHCLKFreq>
 80033f4:	4601      	mov	r1, r0
 80033f6:	4b05      	ldr	r3, [pc, #20]	; (800340c <HAL_RCC_GetPCLK2Freq+0x20>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	0adb      	lsrs	r3, r3, #11
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	4a03      	ldr	r2, [pc, #12]	; (8003410 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003402:	5cd3      	ldrb	r3, [r2, r3]
 8003404:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003408:	4618      	mov	r0, r3
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40021000 	.word	0x40021000
 8003410:	08008bb4 	.word	0x08008bb4

08003414 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	220f      	movs	r2, #15
 8003422:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003424:	4b11      	ldr	r3, [pc, #68]	; (800346c <HAL_RCC_GetClockConfig+0x58>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f003 0203 	and.w	r2, r3, #3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003430:	4b0e      	ldr	r3, [pc, #56]	; (800346c <HAL_RCC_GetClockConfig+0x58>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <HAL_RCC_GetClockConfig+0x58>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003448:	4b08      	ldr	r3, [pc, #32]	; (800346c <HAL_RCC_GetClockConfig+0x58>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	08db      	lsrs	r3, r3, #3
 800344e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003456:	4b06      	ldr	r3, [pc, #24]	; (8003470 <HAL_RCC_GetClockConfig+0x5c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0207 	and.w	r2, r3, #7
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr
 800346c:	40021000 	.word	0x40021000
 8003470:	40022000 	.word	0x40022000

08003474 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800347c:	4b0a      	ldr	r3, [pc, #40]	; (80034a8 <RCC_Delay+0x34>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a0a      	ldr	r2, [pc, #40]	; (80034ac <RCC_Delay+0x38>)
 8003482:	fba2 2303 	umull	r2, r3, r2, r3
 8003486:	0a5b      	lsrs	r3, r3, #9
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003490:	bf00      	nop
  }
  while (Delay --);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	1e5a      	subs	r2, r3, #1
 8003496:	60fa      	str	r2, [r7, #12]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f9      	bne.n	8003490 <RCC_Delay+0x1c>
}
 800349c:	bf00      	nop
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	20000014 	.word	0x20000014
 80034ac:	10624dd3 	.word	0x10624dd3

080034b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	613b      	str	r3, [r7, #16]
 80034bc:	2300      	movs	r3, #0
 80034be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d07d      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80034cc:	2300      	movs	r3, #0
 80034ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034d0:	4b4f      	ldr	r3, [pc, #316]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10d      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034dc:	4b4c      	ldr	r3, [pc, #304]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	4a4b      	ldr	r2, [pc, #300]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034e6:	61d3      	str	r3, [r2, #28]
 80034e8:	4b49      	ldr	r3, [pc, #292]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ea:	69db      	ldr	r3, [r3, #28]
 80034ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034f0:	60bb      	str	r3, [r7, #8]
 80034f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f4:	2301      	movs	r3, #1
 80034f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f8:	4b46      	ldr	r3, [pc, #280]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003500:	2b00      	cmp	r3, #0
 8003502:	d118      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003504:	4b43      	ldr	r3, [pc, #268]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a42      	ldr	r2, [pc, #264]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800350a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800350e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003510:	f7fe fce2 	bl	8001ed8 <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003516:	e008      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003518:	f7fe fcde 	bl	8001ed8 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b64      	cmp	r3, #100	; 0x64
 8003524:	d901      	bls.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e06d      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800352a:	4b3a      	ldr	r3, [pc, #232]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003532:	2b00      	cmp	r3, #0
 8003534:	d0f0      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003536:	4b36      	ldr	r3, [pc, #216]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800353e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d02e      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	429a      	cmp	r2, r3
 8003552:	d027      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003554:	4b2e      	ldr	r3, [pc, #184]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800355c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800355e:	4b2e      	ldr	r3, [pc, #184]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003560:	2201      	movs	r2, #1
 8003562:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003564:	4b2c      	ldr	r3, [pc, #176]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003566:	2200      	movs	r2, #0
 8003568:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800356a:	4a29      	ldr	r2, [pc, #164]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b00      	cmp	r3, #0
 8003578:	d014      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357a:	f7fe fcad 	bl	8001ed8 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003580:	e00a      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003582:	f7fe fca9 	bl	8001ed8 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003590:	4293      	cmp	r3, r2
 8003592:	d901      	bls.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e036      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003598:	4b1d      	ldr	r3, [pc, #116]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0ee      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035a4:	4b1a      	ldr	r3, [pc, #104]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	4917      	ldr	r1, [pc, #92]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035b6:	7dfb      	ldrb	r3, [r7, #23]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d105      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035bc:	4b14      	ldr	r3, [pc, #80]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035be:	69db      	ldr	r3, [r3, #28]
 80035c0:	4a13      	ldr	r2, [pc, #76]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0302 	and.w	r3, r3, #2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d008      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035d4:	4b0e      	ldr	r3, [pc, #56]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	490b      	ldr	r1, [pc, #44]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0310 	and.w	r3, r3, #16
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d008      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035f2:	4b07      	ldr	r3, [pc, #28]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	4904      	ldr	r1, [pc, #16]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003600:	4313      	orrs	r3, r2
 8003602:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40021000 	.word	0x40021000
 8003614:	40007000 	.word	0x40007000
 8003618:	42420440 	.word	0x42420440

0800361c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800361c:	b590      	push	{r4, r7, lr}
 800361e:	b08d      	sub	sp, #52	; 0x34
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003624:	4b55      	ldr	r3, [pc, #340]	; (800377c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003626:	f107 040c 	add.w	r4, r7, #12
 800362a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800362c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003630:	4b53      	ldr	r3, [pc, #332]	; (8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003636:	2300      	movs	r3, #0
 8003638:	627b      	str	r3, [r7, #36]	; 0x24
 800363a:	2300      	movs	r3, #0
 800363c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800363e:	2300      	movs	r3, #0
 8003640:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003642:	2300      	movs	r3, #0
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	2300      	movs	r3, #0
 8003648:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b02      	cmp	r3, #2
 800364e:	d07f      	beq.n	8003750 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003650:	2b10      	cmp	r3, #16
 8003652:	d002      	beq.n	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003654:	2b01      	cmp	r3, #1
 8003656:	d048      	beq.n	80036ea <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003658:	e08b      	b.n	8003772 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800365a:	4b4a      	ldr	r3, [pc, #296]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003660:	4b48      	ldr	r3, [pc, #288]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d07f      	beq.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	0c9b      	lsrs	r3, r3, #18
 8003670:	f003 030f 	and.w	r3, r3, #15
 8003674:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003678:	4413      	add	r3, r2
 800367a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800367e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d018      	beq.n	80036bc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800368a:	4b3e      	ldr	r3, [pc, #248]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	0c5b      	lsrs	r3, r3, #17
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003698:	4413      	add	r3, r2
 800369a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800369e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00d      	beq.n	80036c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80036aa:	4a37      	ldr	r2, [pc, #220]	; (8003788 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	fb02 f303 	mul.w	r3, r2, r3
 80036b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036ba:	e004      	b.n	80036c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	4a33      	ldr	r2, [pc, #204]	; (800378c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80036c0:	fb02 f303 	mul.w	r3, r2, r3
 80036c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80036c6:	4b2f      	ldr	r3, [pc, #188]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036d2:	d102      	bne.n	80036da <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80036d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80036d8:	e048      	b.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80036da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	4a2c      	ldr	r2, [pc, #176]	; (8003790 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	085b      	lsrs	r3, r3, #1
 80036e6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80036e8:	e040      	b.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80036ea:	4b26      	ldr	r3, [pc, #152]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036fa:	d108      	bne.n	800370e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800370a:	62bb      	str	r3, [r7, #40]	; 0x28
 800370c:	e01f      	b.n	800374e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003718:	d109      	bne.n	800372e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800371a:	4b1a      	ldr	r3, [pc, #104]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003726:	f649 4340 	movw	r3, #40000	; 0x9c40
 800372a:	62bb      	str	r3, [r7, #40]	; 0x28
 800372c:	e00f      	b.n	800374e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003734:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003738:	d11a      	bne.n	8003770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800373a:	4b12      	ldr	r3, [pc, #72]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d014      	beq.n	8003770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003746:	f24f 4324 	movw	r3, #62500	; 0xf424
 800374a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800374c:	e010      	b.n	8003770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800374e:	e00f      	b.n	8003770 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003750:	f7ff fe4c 	bl	80033ec <HAL_RCC_GetPCLK2Freq>
 8003754:	4602      	mov	r2, r0
 8003756:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0b9b      	lsrs	r3, r3, #14
 800375c:	f003 0303 	and.w	r3, r3, #3
 8003760:	3301      	adds	r3, #1
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	fbb2 f3f3 	udiv	r3, r2, r3
 8003768:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800376a:	e002      	b.n	8003772 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800376c:	bf00      	nop
 800376e:	e000      	b.n	8003772 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003770:	bf00      	nop
    }
  }
  return (frequency);
 8003772:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003774:	4618      	mov	r0, r3
 8003776:	3734      	adds	r7, #52	; 0x34
 8003778:	46bd      	mov	sp, r7
 800377a:	bd90      	pop	{r4, r7, pc}
 800377c:	08008ac0 	.word	0x08008ac0
 8003780:	08008ad0 	.word	0x08008ad0
 8003784:	40021000 	.word	0x40021000
 8003788:	007a1200 	.word	0x007a1200
 800378c:	003d0900 	.word	0x003d0900
 8003790:	aaaaaaab 	.word	0xaaaaaaab

08003794 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e041      	b.n	800382a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f839 	bl	8003832 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4619      	mov	r1, r3
 80037d2:	4610      	mov	r0, r2
 80037d4:	f000 fb64 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr

08003844 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d001      	beq.n	800385c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e03a      	b.n	80038d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68da      	ldr	r2, [r3, #12]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0201 	orr.w	r2, r2, #1
 8003872:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a18      	ldr	r2, [pc, #96]	; (80038dc <HAL_TIM_Base_Start_IT+0x98>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d00e      	beq.n	800389c <HAL_TIM_Base_Start_IT+0x58>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003886:	d009      	beq.n	800389c <HAL_TIM_Base_Start_IT+0x58>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a14      	ldr	r2, [pc, #80]	; (80038e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d004      	beq.n	800389c <HAL_TIM_Base_Start_IT+0x58>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a13      	ldr	r2, [pc, #76]	; (80038e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d111      	bne.n	80038c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b06      	cmp	r3, #6
 80038ac:	d010      	beq.n	80038d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 0201 	orr.w	r2, r2, #1
 80038bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038be:	e007      	b.n	80038d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	40012c00 	.word	0x40012c00
 80038e0:	40000400 	.word	0x40000400
 80038e4:	40000800 	.word	0x40000800

080038e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e041      	b.n	800397e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d106      	bne.n	8003914 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7fe f940 	bl	8001b94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3304      	adds	r3, #4
 8003924:	4619      	mov	r1, r3
 8003926:	4610      	mov	r0, r2
 8003928:	f000 faba 	bl	8003ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d109      	bne.n	80039ac <HAL_TIM_PWM_Start+0x24>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	bf14      	ite	ne
 80039a4:	2301      	movne	r3, #1
 80039a6:	2300      	moveq	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	e022      	b.n	80039f2 <HAL_TIM_PWM_Start+0x6a>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b04      	cmp	r3, #4
 80039b0:	d109      	bne.n	80039c6 <HAL_TIM_PWM_Start+0x3e>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	bf14      	ite	ne
 80039be:	2301      	movne	r3, #1
 80039c0:	2300      	moveq	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	e015      	b.n	80039f2 <HAL_TIM_PWM_Start+0x6a>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d109      	bne.n	80039e0 <HAL_TIM_PWM_Start+0x58>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	bf14      	ite	ne
 80039d8:	2301      	movne	r3, #1
 80039da:	2300      	moveq	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	e008      	b.n	80039f2 <HAL_TIM_PWM_Start+0x6a>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	bf14      	ite	ne
 80039ec:	2301      	movne	r3, #1
 80039ee:	2300      	moveq	r3, #0
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e05e      	b.n	8003ab8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d104      	bne.n	8003a0a <HAL_TIM_PWM_Start+0x82>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a08:	e013      	b.n	8003a32 <HAL_TIM_PWM_Start+0xaa>
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2b04      	cmp	r3, #4
 8003a0e:	d104      	bne.n	8003a1a <HAL_TIM_PWM_Start+0x92>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a18:	e00b      	b.n	8003a32 <HAL_TIM_PWM_Start+0xaa>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d104      	bne.n	8003a2a <HAL_TIM_PWM_Start+0xa2>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a28:	e003      	b.n	8003a32 <HAL_TIM_PWM_Start+0xaa>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2201      	movs	r2, #1
 8003a38:	6839      	ldr	r1, [r7, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fc1a 	bl	8004274 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1e      	ldr	r2, [pc, #120]	; (8003ac0 <HAL_TIM_PWM_Start+0x138>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d107      	bne.n	8003a5a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a18      	ldr	r2, [pc, #96]	; (8003ac0 <HAL_TIM_PWM_Start+0x138>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d00e      	beq.n	8003a82 <HAL_TIM_PWM_Start+0xfa>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a6c:	d009      	beq.n	8003a82 <HAL_TIM_PWM_Start+0xfa>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a14      	ldr	r2, [pc, #80]	; (8003ac4 <HAL_TIM_PWM_Start+0x13c>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d004      	beq.n	8003a82 <HAL_TIM_PWM_Start+0xfa>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a12      	ldr	r2, [pc, #72]	; (8003ac8 <HAL_TIM_PWM_Start+0x140>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d111      	bne.n	8003aa6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b06      	cmp	r3, #6
 8003a92:	d010      	beq.n	8003ab6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0201 	orr.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa4:	e007      	b.n	8003ab6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 0201 	orr.w	r2, r2, #1
 8003ab4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40012c00 	.word	0x40012c00
 8003ac4:	40000400 	.word	0x40000400
 8003ac8:	40000800 	.word	0x40000800

08003acc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d122      	bne.n	8003b28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d11b      	bne.n	8003b28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f06f 0202 	mvn.w	r2, #2
 8003af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f9ab 	bl	8003e6a <HAL_TIM_IC_CaptureCallback>
 8003b14:	e005      	b.n	8003b22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f99e 	bl	8003e58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 f9ad 	bl	8003e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d122      	bne.n	8003b7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b04      	cmp	r3, #4
 8003b42:	d11b      	bne.n	8003b7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f06f 0204 	mvn.w	r2, #4
 8003b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2202      	movs	r2, #2
 8003b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f981 	bl	8003e6a <HAL_TIM_IC_CaptureCallback>
 8003b68:	e005      	b.n	8003b76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f974 	bl	8003e58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f983 	bl	8003e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b08      	cmp	r3, #8
 8003b88:	d122      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	f003 0308 	and.w	r3, r3, #8
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d11b      	bne.n	8003bd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f06f 0208 	mvn.w	r2, #8
 8003ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2204      	movs	r2, #4
 8003ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f957 	bl	8003e6a <HAL_TIM_IC_CaptureCallback>
 8003bbc:	e005      	b.n	8003bca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f94a 	bl	8003e58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f959 	bl	8003e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	691b      	ldr	r3, [r3, #16]
 8003bd6:	f003 0310 	and.w	r3, r3, #16
 8003bda:	2b10      	cmp	r3, #16
 8003bdc:	d122      	bne.n	8003c24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b10      	cmp	r3, #16
 8003bea:	d11b      	bne.n	8003c24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0210 	mvn.w	r2, #16
 8003bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f92d 	bl	8003e6a <HAL_TIM_IC_CaptureCallback>
 8003c10:	e005      	b.n	8003c1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 f920 	bl	8003e58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f92f 	bl	8003e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d10e      	bne.n	8003c50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d107      	bne.n	8003c50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f06f 0201 	mvn.w	r2, #1
 8003c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fd ff18 	bl	8001a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c5a:	2b80      	cmp	r3, #128	; 0x80
 8003c5c:	d10e      	bne.n	8003c7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c68:	2b80      	cmp	r3, #128	; 0x80
 8003c6a:	d107      	bne.n	8003c7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 fbd8 	bl	800442c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c86:	2b40      	cmp	r3, #64	; 0x40
 8003c88:	d10e      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c94:	2b40      	cmp	r3, #64	; 0x40
 8003c96:	d107      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f8f3 	bl	8003e8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f003 0320 	and.w	r3, r3, #32
 8003cb2:	2b20      	cmp	r3, #32
 8003cb4:	d10e      	bne.n	8003cd4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f003 0320 	and.w	r3, r3, #32
 8003cc0:	2b20      	cmp	r3, #32
 8003cc2:	d107      	bne.n	8003cd4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f06f 0220 	mvn.w	r2, #32
 8003ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 fba3 	bl	800441a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cd4:	bf00      	nop
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e0ac      	b.n	8003e50 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b0c      	cmp	r3, #12
 8003d02:	f200 809f 	bhi.w	8003e44 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003d06:	a201      	add	r2, pc, #4	; (adr r2, 8003d0c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0c:	08003d41 	.word	0x08003d41
 8003d10:	08003e45 	.word	0x08003e45
 8003d14:	08003e45 	.word	0x08003e45
 8003d18:	08003e45 	.word	0x08003e45
 8003d1c:	08003d81 	.word	0x08003d81
 8003d20:	08003e45 	.word	0x08003e45
 8003d24:	08003e45 	.word	0x08003e45
 8003d28:	08003e45 	.word	0x08003e45
 8003d2c:	08003dc3 	.word	0x08003dc3
 8003d30:	08003e45 	.word	0x08003e45
 8003d34:	08003e45 	.word	0x08003e45
 8003d38:	08003e45 	.word	0x08003e45
 8003d3c:	08003e03 	.word	0x08003e03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 f90c 	bl	8003f64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699a      	ldr	r2, [r3, #24]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0208 	orr.w	r2, r2, #8
 8003d5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 0204 	bic.w	r2, r2, #4
 8003d6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6999      	ldr	r1, [r3, #24]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	691a      	ldr	r2, [r3, #16]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	619a      	str	r2, [r3, #24]
      break;
 8003d7e:	e062      	b.n	8003e46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 f952 	bl	8004030 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699a      	ldr	r2, [r3, #24]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	699a      	ldr	r2, [r3, #24]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003daa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6999      	ldr	r1, [r3, #24]
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	021a      	lsls	r2, r3, #8
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	619a      	str	r2, [r3, #24]
      break;
 8003dc0:	e041      	b.n	8003e46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 f99b 	bl	8004104 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69da      	ldr	r2, [r3, #28]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f042 0208 	orr.w	r2, r2, #8
 8003ddc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f022 0204 	bic.w	r2, r2, #4
 8003dec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	69d9      	ldr	r1, [r3, #28]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	691a      	ldr	r2, [r3, #16]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	61da      	str	r2, [r3, #28]
      break;
 8003e00:	e021      	b.n	8003e46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68b9      	ldr	r1, [r7, #8]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 f9e5 	bl	80041d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	69da      	ldr	r2, [r3, #28]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	69da      	ldr	r2, [r3, #28]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	69d9      	ldr	r1, [r3, #28]
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	021a      	lsls	r2, r3, #8
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	61da      	str	r2, [r3, #28]
      break;
 8003e42:	e000      	b.n	8003e46 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003e44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr

08003e7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bc80      	pop	{r7}
 8003e8c:	4770      	bx	lr

08003e8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bc80      	pop	{r7}
 8003e9e:	4770      	bx	lr

08003ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a29      	ldr	r2, [pc, #164]	; (8003f58 <TIM_Base_SetConfig+0xb8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00b      	beq.n	8003ed0 <TIM_Base_SetConfig+0x30>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ebe:	d007      	beq.n	8003ed0 <TIM_Base_SetConfig+0x30>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a26      	ldr	r2, [pc, #152]	; (8003f5c <TIM_Base_SetConfig+0xbc>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d003      	beq.n	8003ed0 <TIM_Base_SetConfig+0x30>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a25      	ldr	r2, [pc, #148]	; (8003f60 <TIM_Base_SetConfig+0xc0>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d108      	bne.n	8003ee2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a1c      	ldr	r2, [pc, #112]	; (8003f58 <TIM_Base_SetConfig+0xb8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00b      	beq.n	8003f02 <TIM_Base_SetConfig+0x62>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef0:	d007      	beq.n	8003f02 <TIM_Base_SetConfig+0x62>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a19      	ldr	r2, [pc, #100]	; (8003f5c <TIM_Base_SetConfig+0xbc>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d003      	beq.n	8003f02 <TIM_Base_SetConfig+0x62>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a18      	ldr	r2, [pc, #96]	; (8003f60 <TIM_Base_SetConfig+0xc0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d108      	bne.n	8003f14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a07      	ldr	r2, [pc, #28]	; (8003f58 <TIM_Base_SetConfig+0xb8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d103      	bne.n	8003f48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	691a      	ldr	r2, [r3, #16]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	615a      	str	r2, [r3, #20]
}
 8003f4e:	bf00      	nop
 8003f50:	3714      	adds	r7, #20
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bc80      	pop	{r7}
 8003f56:	4770      	bx	lr
 8003f58:	40012c00 	.word	0x40012c00
 8003f5c:	40000400 	.word	0x40000400
 8003f60:	40000800 	.word	0x40000800

08003f64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b087      	sub	sp, #28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	f023 0201 	bic.w	r2, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f023 0303 	bic.w	r3, r3, #3
 8003f9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f023 0302 	bic.w	r3, r3, #2
 8003fac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a1c      	ldr	r2, [pc, #112]	; (800402c <TIM_OC1_SetConfig+0xc8>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d10c      	bne.n	8003fda <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f023 0308 	bic.w	r3, r3, #8
 8003fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f023 0304 	bic.w	r3, r3, #4
 8003fd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a13      	ldr	r2, [pc, #76]	; (800402c <TIM_OC1_SetConfig+0xc8>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d111      	bne.n	8004006 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	4313      	orrs	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	621a      	str	r2, [r3, #32]
}
 8004020:	bf00      	nop
 8004022:	371c      	adds	r7, #28
 8004024:	46bd      	mov	sp, r7
 8004026:	bc80      	pop	{r7}
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	40012c00 	.word	0x40012c00

08004030 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004030:	b480      	push	{r7}
 8004032:	b087      	sub	sp, #28
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	f023 0210 	bic.w	r2, r3, #16
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800405e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	021b      	lsls	r3, r3, #8
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	4313      	orrs	r3, r2
 8004072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f023 0320 	bic.w	r3, r3, #32
 800407a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a1d      	ldr	r2, [pc, #116]	; (8004100 <TIM_OC2_SetConfig+0xd0>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d10d      	bne.n	80040ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a14      	ldr	r2, [pc, #80]	; (8004100 <TIM_OC2_SetConfig+0xd0>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d113      	bne.n	80040dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	621a      	str	r2, [r3, #32]
}
 80040f6:	bf00      	nop
 80040f8:	371c      	adds	r7, #28
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bc80      	pop	{r7}
 80040fe:	4770      	bx	lr
 8004100:	40012c00 	.word	0x40012c00

08004104 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f023 0303 	bic.w	r3, r3, #3
 800413a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800414c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	021b      	lsls	r3, r3, #8
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	4313      	orrs	r3, r2
 8004158:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a1d      	ldr	r2, [pc, #116]	; (80041d4 <TIM_OC3_SetConfig+0xd0>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d10d      	bne.n	800417e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004168:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	021b      	lsls	r3, r3, #8
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	4313      	orrs	r3, r2
 8004174:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800417c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a14      	ldr	r2, [pc, #80]	; (80041d4 <TIM_OC3_SetConfig+0xd0>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d113      	bne.n	80041ae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800418c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	011b      	lsls	r3, r3, #4
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	621a      	str	r2, [r3, #32]
}
 80041c8:	bf00      	nop
 80041ca:	371c      	adds	r7, #28
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	40012c00 	.word	0x40012c00

080041d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041d8:	b480      	push	{r7}
 80041da:	b087      	sub	sp, #28
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800420e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	021b      	lsls	r3, r3, #8
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	4313      	orrs	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004222:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	031b      	lsls	r3, r3, #12
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	4313      	orrs	r3, r2
 800422e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a0f      	ldr	r2, [pc, #60]	; (8004270 <TIM_OC4_SetConfig+0x98>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d109      	bne.n	800424c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800423e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	019b      	lsls	r3, r3, #6
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	4313      	orrs	r3, r2
 800424a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	621a      	str	r2, [r3, #32]
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	bc80      	pop	{r7}
 800426e:	4770      	bx	lr
 8004270:	40012c00 	.word	0x40012c00

08004274 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004274:	b480      	push	{r7}
 8004276:	b087      	sub	sp, #28
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f003 031f 	and.w	r3, r3, #31
 8004286:	2201      	movs	r2, #1
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a1a      	ldr	r2, [r3, #32]
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	43db      	mvns	r3, r3
 8004296:	401a      	ands	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6a1a      	ldr	r2, [r3, #32]
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f003 031f 	and.w	r3, r3, #31
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	fa01 f303 	lsl.w	r3, r1, r3
 80042ac:	431a      	orrs	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	621a      	str	r2, [r3, #32]
}
 80042b2:	bf00      	nop
 80042b4:	371c      	adds	r7, #28
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr

080042bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d101      	bne.n	80042d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042d0:	2302      	movs	r3, #2
 80042d2:	e046      	b.n	8004362 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a16      	ldr	r2, [pc, #88]	; (800436c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d00e      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004320:	d009      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a12      	ldr	r2, [pc, #72]	; (8004370 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d004      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a10      	ldr	r2, [pc, #64]	; (8004374 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d10c      	bne.n	8004350 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800433c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	4313      	orrs	r3, r2
 8004346:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr
 800436c:	40012c00 	.word	0x40012c00
 8004370:	40000400 	.word	0x40000400
 8004374:	40000800 	.word	0x40000800

08004378 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004382:	2300      	movs	r3, #0
 8004384:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800438c:	2b01      	cmp	r3, #1
 800438e:	d101      	bne.n	8004394 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004390:	2302      	movs	r3, #2
 8004392:	e03d      	b.n	8004410 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr

0800441a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004422:	bf00      	nop
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	bc80      	pop	{r7}
 800442a:	4770      	bx	lr

0800442c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr

0800443e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b082      	sub	sp, #8
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e03f      	b.n	80044d0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	d106      	bne.n	800446a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f7fd fbe9 	bl	8001c3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2224      	movs	r2, #36	; 0x24
 800446e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004480:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f904 	bl	8004690 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004496:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695a      	ldr	r2, [r3, #20]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044a6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044b6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2220      	movs	r2, #32
 80044c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2220      	movs	r2, #32
 80044ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08a      	sub	sp, #40	; 0x28
 80044dc:	af02      	add	r7, sp, #8
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	603b      	str	r3, [r7, #0]
 80044e4:	4613      	mov	r3, r2
 80044e6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b20      	cmp	r3, #32
 80044f6:	d17c      	bne.n	80045f2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <HAL_UART_Transmit+0x2c>
 80044fe:	88fb      	ldrh	r3, [r7, #6]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d101      	bne.n	8004508 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e075      	b.n	80045f4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800450e:	2b01      	cmp	r3, #1
 8004510:	d101      	bne.n	8004516 <HAL_UART_Transmit+0x3e>
 8004512:	2302      	movs	r3, #2
 8004514:	e06e      	b.n	80045f4 <HAL_UART_Transmit+0x11c>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2221      	movs	r2, #33	; 0x21
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800452c:	f7fd fcd4 	bl	8001ed8 <HAL_GetTick>
 8004530:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	88fa      	ldrh	r2, [r7, #6]
 8004536:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	88fa      	ldrh	r2, [r7, #6]
 800453c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004546:	d108      	bne.n	800455a <HAL_UART_Transmit+0x82>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d104      	bne.n	800455a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004550:	2300      	movs	r3, #0
 8004552:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	61bb      	str	r3, [r7, #24]
 8004558:	e003      	b.n	8004562 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800455e:	2300      	movs	r3, #0
 8004560:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800456a:	e02a      	b.n	80045c2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	2200      	movs	r2, #0
 8004574:	2180      	movs	r1, #128	; 0x80
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 f840 	bl	80045fc <UART_WaitOnFlagUntilTimeout>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e036      	b.n	80045f4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10b      	bne.n	80045a4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	881b      	ldrh	r3, [r3, #0]
 8004590:	461a      	mov	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800459a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	3302      	adds	r3, #2
 80045a0:	61bb      	str	r3, [r7, #24]
 80045a2:	e007      	b.n	80045b4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	781a      	ldrb	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	3301      	adds	r3, #1
 80045b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1cf      	bne.n	800456c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	2200      	movs	r2, #0
 80045d4:	2140      	movs	r1, #64	; 0x40
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 f810 	bl	80045fc <UART_WaitOnFlagUntilTimeout>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e006      	b.n	80045f4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80045ee:	2300      	movs	r3, #0
 80045f0:	e000      	b.n	80045f4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80045f2:	2302      	movs	r3, #2
  }
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3720      	adds	r7, #32
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	4613      	mov	r3, r2
 800460a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800460c:	e02c      	b.n	8004668 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d028      	beq.n	8004668 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <UART_WaitOnFlagUntilTimeout+0x30>
 800461c:	f7fd fc5c 	bl	8001ed8 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	429a      	cmp	r2, r3
 800462a:	d21d      	bcs.n	8004668 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800463a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695a      	ldr	r2, [r3, #20]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0201 	bic.w	r2, r2, #1
 800464a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2220      	movs	r2, #32
 8004658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e00f      	b.n	8004688 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	4013      	ands	r3, r2
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	429a      	cmp	r2, r3
 8004676:	bf0c      	ite	eq
 8004678:	2301      	moveq	r3, #1
 800467a:	2300      	movne	r3, #0
 800467c:	b2db      	uxtb	r3, r3
 800467e:	461a      	mov	r2, r3
 8004680:	79fb      	ldrb	r3, [r7, #7]
 8004682:	429a      	cmp	r2, r3
 8004684:	d0c3      	beq.n	800460e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	4313      	orrs	r3, r2
 80046be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80046ca:	f023 030c 	bic.w	r3, r3, #12
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6812      	ldr	r2, [r2, #0]
 80046d2:	68b9      	ldr	r1, [r7, #8]
 80046d4:	430b      	orrs	r3, r1
 80046d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a2c      	ldr	r2, [pc, #176]	; (80047a4 <UART_SetConfig+0x114>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d103      	bne.n	8004700 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80046f8:	f7fe fe78 	bl	80033ec <HAL_RCC_GetPCLK2Freq>
 80046fc:	60f8      	str	r0, [r7, #12]
 80046fe:	e002      	b.n	8004706 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004700:	f7fe fe60 	bl	80033c4 <HAL_RCC_GetPCLK1Freq>
 8004704:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4613      	mov	r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	4413      	add	r3, r2
 800470e:	009a      	lsls	r2, r3, #2
 8004710:	441a      	add	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	fbb2 f3f3 	udiv	r3, r2, r3
 800471c:	4a22      	ldr	r2, [pc, #136]	; (80047a8 <UART_SetConfig+0x118>)
 800471e:	fba2 2303 	umull	r2, r3, r2, r3
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	0119      	lsls	r1, r3, #4
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4613      	mov	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	009a      	lsls	r2, r3, #2
 8004730:	441a      	add	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	fbb2 f2f3 	udiv	r2, r2, r3
 800473c:	4b1a      	ldr	r3, [pc, #104]	; (80047a8 <UART_SetConfig+0x118>)
 800473e:	fba3 0302 	umull	r0, r3, r3, r2
 8004742:	095b      	lsrs	r3, r3, #5
 8004744:	2064      	movs	r0, #100	; 0x64
 8004746:	fb00 f303 	mul.w	r3, r0, r3
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	3332      	adds	r3, #50	; 0x32
 8004750:	4a15      	ldr	r2, [pc, #84]	; (80047a8 <UART_SetConfig+0x118>)
 8004752:	fba2 2303 	umull	r2, r3, r2, r3
 8004756:	095b      	lsrs	r3, r3, #5
 8004758:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800475c:	4419      	add	r1, r3
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4613      	mov	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	009a      	lsls	r2, r3, #2
 8004768:	441a      	add	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	fbb2 f2f3 	udiv	r2, r2, r3
 8004774:	4b0c      	ldr	r3, [pc, #48]	; (80047a8 <UART_SetConfig+0x118>)
 8004776:	fba3 0302 	umull	r0, r3, r3, r2
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	2064      	movs	r0, #100	; 0x64
 800477e:	fb00 f303 	mul.w	r3, r0, r3
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	3332      	adds	r3, #50	; 0x32
 8004788:	4a07      	ldr	r2, [pc, #28]	; (80047a8 <UART_SetConfig+0x118>)
 800478a:	fba2 2303 	umull	r2, r3, r2, r3
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	f003 020f 	and.w	r2, r3, #15
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	440a      	add	r2, r1
 800479a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800479c:	bf00      	nop
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40013800 	.word	0x40013800
 80047a8:	51eb851f 	.word	0x51eb851f

080047ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f103 0208 	add.w	r2, r3, #8
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f04f 32ff 	mov.w	r2, #4294967295
 80047c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f103 0208 	add.w	r2, r3, #8
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f103 0208 	add.w	r2, r3, #8
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bc80      	pop	{r7}
 80047e8:	4770      	bx	lr

080047ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80047ea:	b480      	push	{r7}
 80047ec:	b083      	sub	sp, #12
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr

08004802 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004802:	b480      	push	{r7}
 8004804:	b085      	sub	sp, #20
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	1c5a      	adds	r2, r3, #1
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	601a      	str	r2, [r3, #0]
}
 800483e:	bf00      	nop
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	bc80      	pop	{r7}
 8004846:	4770      	bx	lr

08004848 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485e:	d103      	bne.n	8004868 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	60fb      	str	r3, [r7, #12]
 8004866:	e00c      	b.n	8004882 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3308      	adds	r3, #8
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	e002      	b.n	8004876 <vListInsert+0x2e>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	60fb      	str	r3, [r7, #12]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	d2f6      	bcs.n	8004870 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	685a      	ldr	r2, [r3, #4]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	601a      	str	r2, [r3, #0]
}
 80048ae:	bf00      	nop
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bc80      	pop	{r7}
 80048b6:	4770      	bx	lr

080048b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	6892      	ldr	r2, [r2, #8]
 80048ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6852      	ldr	r2, [r2, #4]
 80048d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d103      	bne.n	80048ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	689a      	ldr	r2, [r3, #8]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	1e5a      	subs	r2, r3, #1
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
}
 8004900:	4618      	mov	r0, r3
 8004902:	3714      	adds	r7, #20
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr
	...

0800490c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d109      	bne.n	8004934 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004924:	f383 8811 	msr	BASEPRI, r3
 8004928:	f3bf 8f6f 	isb	sy
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	60bb      	str	r3, [r7, #8]
 8004932:	e7fe      	b.n	8004932 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004934:	f001 fc5e 	bl	80061f4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004940:	68f9      	ldr	r1, [r7, #12]
 8004942:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004944:	fb01 f303 	mul.w	r3, r1, r3
 8004948:	441a      	add	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004964:	3b01      	subs	r3, #1
 8004966:	68f9      	ldr	r1, [r7, #12]
 8004968:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800496a:	fb01 f303 	mul.w	r3, r1, r3
 800496e:	441a      	add	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	22ff      	movs	r2, #255	; 0xff
 8004978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	22ff      	movs	r2, #255	; 0xff
 8004980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d114      	bne.n	80049b4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d01a      	beq.n	80049c8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3310      	adds	r3, #16
 8004996:	4618      	mov	r0, r3
 8004998:	f001 f80e 	bl	80059b8 <xTaskRemoveFromEventList>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d012      	beq.n	80049c8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80049a2:	4b0d      	ldr	r3, [pc, #52]	; (80049d8 <xQueueGenericReset+0xcc>)
 80049a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	f3bf 8f6f 	isb	sy
 80049b2:	e009      	b.n	80049c8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	3310      	adds	r3, #16
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff fef7 	bl	80047ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	3324      	adds	r3, #36	; 0x24
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff fef2 	bl	80047ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80049c8:	f001 fc42 	bl	8006250 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80049cc:	2301      	movs	r3, #1
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	e000ed04 	.word	0xe000ed04

080049dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b08a      	sub	sp, #40	; 0x28
 80049e0:	af02      	add	r7, sp, #8
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	4613      	mov	r3, r2
 80049e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d109      	bne.n	8004a04 <xQueueGenericCreate+0x28>
 80049f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f4:	f383 8811 	msr	BASEPRI, r3
 80049f8:	f3bf 8f6f 	isb	sy
 80049fc:	f3bf 8f4f 	dsb	sy
 8004a00:	613b      	str	r3, [r7, #16]
 8004a02:	e7fe      	b.n	8004a02 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d102      	bne.n	8004a10 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61fb      	str	r3, [r7, #28]
 8004a0e:	e004      	b.n	8004a1a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	fb02 f303 	mul.w	r3, r2, r3
 8004a18:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	3348      	adds	r3, #72	; 0x48
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f001 fce8 	bl	80063f4 <pvPortMalloc>
 8004a24:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00f      	beq.n	8004a4c <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	3348      	adds	r3, #72	; 0x48
 8004a30:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a3a:	79fa      	ldrb	r2, [r7, #7]
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	4613      	mov	r3, r2
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	68b9      	ldr	r1, [r7, #8]
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f000 f805 	bl	8004a56 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004a4c:	69bb      	ldr	r3, [r7, #24]
	}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3720      	adds	r7, #32
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b084      	sub	sp, #16
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	607a      	str	r2, [r7, #4]
 8004a62:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d103      	bne.n	8004a72 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	e002      	b.n	8004a78 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a84:	2101      	movs	r1, #1
 8004a86:	69b8      	ldr	r0, [r7, #24]
 8004a88:	f7ff ff40 	bl	800490c <xQueueGenericReset>
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8004a8c:	78fb      	ldrb	r3, [r7, #3]
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	68f9      	ldr	r1, [r7, #12]
 8004a92:	2073      	movs	r0, #115	; 0x73
 8004a94:	f002 fc9e 	bl	80073d4 <SEGGER_SYSVIEW_RecordU32x3>
}
 8004a98:	bf00      	nop
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b090      	sub	sp, #64	; 0x40
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d109      	bne.n	8004ad0 <xQueueGenericSend+0x30>
 8004abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac0:	f383 8811 	msr	BASEPRI, r3
 8004ac4:	f3bf 8f6f 	isb	sy
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ace:	e7fe      	b.n	8004ace <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d103      	bne.n	8004ade <xQueueGenericSend+0x3e>
 8004ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <xQueueGenericSend+0x42>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e000      	b.n	8004ae4 <xQueueGenericSend+0x44>
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d109      	bne.n	8004afc <xQueueGenericSend+0x5c>
 8004ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aec:	f383 8811 	msr	BASEPRI, r3
 8004af0:	f3bf 8f6f 	isb	sy
 8004af4:	f3bf 8f4f 	dsb	sy
 8004af8:	627b      	str	r3, [r7, #36]	; 0x24
 8004afa:	e7fe      	b.n	8004afa <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d103      	bne.n	8004b0a <xQueueGenericSend+0x6a>
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <xQueueGenericSend+0x6e>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e000      	b.n	8004b10 <xQueueGenericSend+0x70>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d109      	bne.n	8004b28 <xQueueGenericSend+0x88>
 8004b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b18:	f383 8811 	msr	BASEPRI, r3
 8004b1c:	f3bf 8f6f 	isb	sy
 8004b20:	f3bf 8f4f 	dsb	sy
 8004b24:	623b      	str	r3, [r7, #32]
 8004b26:	e7fe      	b.n	8004b26 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b28:	f001 f904 	bl	8005d34 <xTaskGetSchedulerState>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d102      	bne.n	8004b38 <xQueueGenericSend+0x98>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <xQueueGenericSend+0x9c>
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e000      	b.n	8004b3e <xQueueGenericSend+0x9e>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d109      	bne.n	8004b56 <xQueueGenericSend+0xb6>
 8004b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	61fb      	str	r3, [r7, #28]
 8004b54:	e7fe      	b.n	8004b54 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b56:	f001 fb4d 	bl	80061f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d302      	bcc.n	8004b6c <xQueueGenericSend+0xcc>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d136      	bne.n	8004bda <xQueueGenericSend+0x13a>
			{
				traceQUEUE_SEND( pxQueue );
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f003 f9ba 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4601      	mov	r1, r0
 8004b80:	205a      	movs	r0, #90	; 0x5a
 8004b82:	f002 fc9d 	bl	80074c0 <SEGGER_SYSVIEW_RecordU32x4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	68b9      	ldr	r1, [r7, #8]
 8004b8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b8c:	f000 f9be 	bl	8004f0c <prvCopyDataToQueue>
 8004b90:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d010      	beq.n	8004bbc <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9c:	3324      	adds	r3, #36	; 0x24
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 ff0a 	bl	80059b8 <xTaskRemoveFromEventList>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d013      	beq.n	8004bd2 <xQueueGenericSend+0x132>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004baa:	4b4d      	ldr	r3, [pc, #308]	; (8004ce0 <xQueueGenericSend+0x240>)
 8004bac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bb0:	601a      	str	r2, [r3, #0]
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	f3bf 8f6f 	isb	sy
 8004bba:	e00a      	b.n	8004bd2 <xQueueGenericSend+0x132>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d007      	beq.n	8004bd2 <xQueueGenericSend+0x132>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004bc2:	4b47      	ldr	r3, [pc, #284]	; (8004ce0 <xQueueGenericSend+0x240>)
 8004bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	f3bf 8f4f 	dsb	sy
 8004bce:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004bd2:	f001 fb3d 	bl	8006250 <vPortExitCritical>
				return pdPASS;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e07d      	b.n	8004cd6 <xQueueGenericSend+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d110      	bne.n	8004c02 <xQueueGenericSend+0x162>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004be0:	f001 fb36 	bl	8006250 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8004be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be6:	4618      	mov	r0, r3
 8004be8:	f003 f97e 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4601      	mov	r1, r0
 8004bf8:	205a      	movs	r0, #90	; 0x5a
 8004bfa:	f002 fc61 	bl	80074c0 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	e069      	b.n	8004cd6 <xQueueGenericSend+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d106      	bne.n	8004c16 <xQueueGenericSend+0x176>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c08:	f107 0314 	add.w	r3, r7, #20
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 ff39 	bl	8005a84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c12:	2301      	movs	r3, #1
 8004c14:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c16:	f001 fb1b 	bl	8006250 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c1a:	f000 fcc1 	bl	80055a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c1e:	f001 fae9 	bl	80061f4 <vPortEnterCritical>
 8004c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c28:	b25b      	sxtb	r3, r3
 8004c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c2e:	d103      	bne.n	8004c38 <xQueueGenericSend+0x198>
 8004c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c3e:	b25b      	sxtb	r3, r3
 8004c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c44:	d103      	bne.n	8004c4e <xQueueGenericSend+0x1ae>
 8004c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c4e:	f001 faff 	bl	8006250 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c52:	1d3a      	adds	r2, r7, #4
 8004c54:	f107 0314 	add.w	r3, r7, #20
 8004c58:	4611      	mov	r1, r2
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 ff28 	bl	8005ab0 <xTaskCheckForTimeOut>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d124      	bne.n	8004cb0 <xQueueGenericSend+0x210>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004c66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c68:	f000 fa48 	bl	80050fc <prvIsQueueFull>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d018      	beq.n	8004ca4 <xQueueGenericSend+0x204>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c74:	3310      	adds	r3, #16
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	4611      	mov	r1, r2
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 fe78 	bl	8005970 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004c80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c82:	f000 f9d3 	bl	800502c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004c86:	f000 fc99 	bl	80055bc <xTaskResumeAll>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f47f af62 	bne.w	8004b56 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004c92:	4b13      	ldr	r3, [pc, #76]	; (8004ce0 <xQueueGenericSend+0x240>)
 8004c94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	e758      	b.n	8004b56 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004ca4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ca6:	f000 f9c1 	bl	800502c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004caa:	f000 fc87 	bl	80055bc <xTaskResumeAll>
 8004cae:	e752      	b.n	8004b56 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004cb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cb2:	f000 f9bb 	bl	800502c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004cb6:	f000 fc81 	bl	80055bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8004cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f003 f913 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	6879      	ldr	r1, [r7, #4]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	9300      	str	r3, [sp, #0]
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4601      	mov	r1, r0
 8004cce:	205a      	movs	r0, #90	; 0x5a
 8004cd0:	f002 fbf6 	bl	80074c0 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8004cd4:	2300      	movs	r3, #0
		}
	}
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3738      	adds	r7, #56	; 0x38
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	e000ed04 	.word	0xe000ed04

08004ce4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004ce4:	b590      	push	{r4, r7, lr}
 8004ce6:	b08f      	sub	sp, #60	; 0x3c
 8004ce8:	af02      	add	r7, sp, #8
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d109      	bne.n	8004d12 <xQueueReceive+0x2e>
 8004cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	623b      	str	r3, [r7, #32]
 8004d10:	e7fe      	b.n	8004d10 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d103      	bne.n	8004d20 <xQueueReceive+0x3c>
 8004d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <xQueueReceive+0x40>
 8004d20:	2301      	movs	r3, #1
 8004d22:	e000      	b.n	8004d26 <xQueueReceive+0x42>
 8004d24:	2300      	movs	r3, #0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d109      	bne.n	8004d3e <xQueueReceive+0x5a>
 8004d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d2e:	f383 8811 	msr	BASEPRI, r3
 8004d32:	f3bf 8f6f 	isb	sy
 8004d36:	f3bf 8f4f 	dsb	sy
 8004d3a:	61fb      	str	r3, [r7, #28]
 8004d3c:	e7fe      	b.n	8004d3c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d3e:	f000 fff9 	bl	8005d34 <xTaskGetSchedulerState>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d102      	bne.n	8004d4e <xQueueReceive+0x6a>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <xQueueReceive+0x6e>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <xQueueReceive+0x70>
 8004d52:	2300      	movs	r3, #0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d109      	bne.n	8004d6c <xQueueReceive+0x88>
 8004d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	e7fe      	b.n	8004d6a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d6c:	f001 fa42 	bl	80061f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d031      	beq.n	8004de0 <xQueueReceive+0xfc>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d80:	f000 f92e 	bl	8004fe0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8004d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d86:	4618      	mov	r0, r3
 8004d88:	f003 f8ae 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004d8c:	4604      	mov	r4, r0
 8004d8e:	2000      	movs	r0, #0
 8004d90:	f003 f8aa 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004d94:	4601      	mov	r1, r0
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	2301      	movs	r3, #1
 8004d9a:	9300      	str	r3, [sp, #0]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	460a      	mov	r2, r1
 8004da0:	4621      	mov	r1, r4
 8004da2:	205c      	movs	r0, #92	; 0x5c
 8004da4:	f002 fb8c 	bl	80074c0 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004daa:	1e5a      	subs	r2, r3, #1
 8004dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dae:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00f      	beq.n	8004dd8 <xQueueReceive+0xf4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dba:	3310      	adds	r3, #16
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 fdfb 	bl	80059b8 <xTaskRemoveFromEventList>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <xQueueReceive+0xf4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004dc8:	4b4f      	ldr	r3, [pc, #316]	; (8004f08 <xQueueReceive+0x224>)
 8004dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004dd8:	f001 fa3a 	bl	8006250 <vPortExitCritical>
				return pdPASS;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e08e      	b.n	8004efe <xQueueReceive+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d115      	bne.n	8004e12 <xQueueReceive+0x12e>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004de6:	f001 fa33 	bl	8006250 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dec:	4618      	mov	r0, r3
 8004dee:	f003 f87b 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004df2:	4604      	mov	r4, r0
 8004df4:	2000      	movs	r0, #0
 8004df6:	f003 f877 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004dfa:	4601      	mov	r1, r0
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	2301      	movs	r3, #1
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	4613      	mov	r3, r2
 8004e04:	460a      	mov	r2, r1
 8004e06:	4621      	mov	r1, r4
 8004e08:	205c      	movs	r0, #92	; 0x5c
 8004e0a:	f002 fb59 	bl	80074c0 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	e075      	b.n	8004efe <xQueueReceive+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d106      	bne.n	8004e26 <xQueueReceive+0x142>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e18:	f107 0310 	add.w	r3, r7, #16
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 fe31 	bl	8005a84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e22:	2301      	movs	r3, #1
 8004e24:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e26:	f001 fa13 	bl	8006250 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e2a:	f000 fbb9 	bl	80055a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e2e:	f001 f9e1 	bl	80061f4 <vPortEnterCritical>
 8004e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e38:	b25b      	sxtb	r3, r3
 8004e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3e:	d103      	bne.n	8004e48 <xQueueReceive+0x164>
 8004e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e4e:	b25b      	sxtb	r3, r3
 8004e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e54:	d103      	bne.n	8004e5e <xQueueReceive+0x17a>
 8004e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e5e:	f001 f9f7 	bl	8006250 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e62:	1d3a      	adds	r2, r7, #4
 8004e64:	f107 0310 	add.w	r3, r7, #16
 8004e68:	4611      	mov	r1, r2
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fe20 	bl	8005ab0 <xTaskCheckForTimeOut>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d124      	bne.n	8004ec0 <xQueueReceive+0x1dc>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e78:	f000 f92a 	bl	80050d0 <prvIsQueueEmpty>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d018      	beq.n	8004eb4 <xQueueReceive+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e84:	3324      	adds	r3, #36	; 0x24
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	4611      	mov	r1, r2
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 fd70 	bl	8005970 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e92:	f000 f8cb 	bl	800502c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e96:	f000 fb91 	bl	80055bc <xTaskResumeAll>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f47f af65 	bne.w	8004d6c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004ea2:	4b19      	ldr	r3, [pc, #100]	; (8004f08 <xQueueReceive+0x224>)
 8004ea4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	e75b      	b.n	8004d6c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004eb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eb6:	f000 f8b9 	bl	800502c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004eba:	f000 fb7f 	bl	80055bc <xTaskResumeAll>
 8004ebe:	e755      	b.n	8004d6c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ec0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ec2:	f000 f8b3 	bl	800502c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ec6:	f000 fb79 	bl	80055bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004eca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ecc:	f000 f900 	bl	80050d0 <prvIsQueueEmpty>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f43f af4a 	beq.w	8004d6c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eda:	4618      	mov	r0, r3
 8004edc:	f003 f804 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004ee0:	4604      	mov	r4, r0
 8004ee2:	2000      	movs	r0, #0
 8004ee4:	f003 f800 	bl	8007ee8 <SEGGER_SYSVIEW_ShrinkId>
 8004ee8:	4601      	mov	r1, r0
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	2301      	movs	r3, #1
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	460a      	mov	r2, r1
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	205c      	movs	r0, #92	; 0x5c
 8004ef8:	f002 fae2 	bl	80074c0 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8004efc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3734      	adds	r7, #52	; 0x34
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd90      	pop	{r4, r7, pc}
 8004f06:	bf00      	nop
 8004f08:	e000ed04 	.word	0xe000ed04

08004f0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10d      	bne.n	8004f46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d14d      	bne.n	8004fce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 ff1a 	bl	8005d70 <xTaskPriorityDisinherit>
 8004f3c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	605a      	str	r2, [r3, #4]
 8004f44:	e043      	b.n	8004fce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d119      	bne.n	8004f80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6898      	ldr	r0, [r3, #8]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	461a      	mov	r2, r3
 8004f56:	68b9      	ldr	r1, [r7, #8]
 8004f58:	f003 f947 	bl	80081ea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f64:	441a      	add	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d32b      	bcc.n	8004fce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	609a      	str	r2, [r3, #8]
 8004f7e:	e026      	b.n	8004fce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	68d8      	ldr	r0, [r3, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	461a      	mov	r2, r3
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	f003 f92d 	bl	80081ea <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	425b      	negs	r3, r3
 8004f9a:	441a      	add	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d207      	bcs.n	8004fbc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	425b      	negs	r3, r3
 8004fb6:	441a      	add	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d105      	bne.n	8004fce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004fd6:	697b      	ldr	r3, [r7, #20]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3718      	adds	r7, #24
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d018      	beq.n	8005024 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffa:	441a      	add	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	429a      	cmp	r2, r3
 800500a:	d303      	bcc.n	8005014 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68d9      	ldr	r1, [r3, #12]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	461a      	mov	r2, r3
 800501e:	6838      	ldr	r0, [r7, #0]
 8005020:	f003 f8e3 	bl	80081ea <memcpy>
	}
}
 8005024:	bf00      	nop
 8005026:	3708      	adds	r7, #8
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005034:	f001 f8de 	bl	80061f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800503e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005040:	e011      	b.n	8005066 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	2b00      	cmp	r3, #0
 8005048:	d012      	beq.n	8005070 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3324      	adds	r3, #36	; 0x24
 800504e:	4618      	mov	r0, r3
 8005050:	f000 fcb2 	bl	80059b8 <xTaskRemoveFromEventList>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800505a:	f000 fd89 	bl	8005b70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800505e:	7bfb      	ldrb	r3, [r7, #15]
 8005060:	3b01      	subs	r3, #1
 8005062:	b2db      	uxtb	r3, r3
 8005064:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800506a:	2b00      	cmp	r3, #0
 800506c:	dce9      	bgt.n	8005042 <prvUnlockQueue+0x16>
 800506e:	e000      	b.n	8005072 <prvUnlockQueue+0x46>
					break;
 8005070:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	22ff      	movs	r2, #255	; 0xff
 8005076:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800507a:	f001 f8e9 	bl	8006250 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800507e:	f001 f8b9 	bl	80061f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005088:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800508a:	e011      	b.n	80050b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d012      	beq.n	80050ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3310      	adds	r3, #16
 8005098:	4618      	mov	r0, r3
 800509a:	f000 fc8d 	bl	80059b8 <xTaskRemoveFromEventList>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80050a4:	f000 fd64 	bl	8005b70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80050a8:	7bbb      	ldrb	r3, [r7, #14]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	dce9      	bgt.n	800508c <prvUnlockQueue+0x60>
 80050b8:	e000      	b.n	80050bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	22ff      	movs	r2, #255	; 0xff
 80050c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80050c4:	f001 f8c4 	bl	8006250 <vPortExitCritical>
}
 80050c8:	bf00      	nop
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050d8:	f001 f88c 	bl	80061f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d102      	bne.n	80050ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050e4:	2301      	movs	r3, #1
 80050e6:	60fb      	str	r3, [r7, #12]
 80050e8:	e001      	b.n	80050ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050ee:	f001 f8af 	bl	8006250 <vPortExitCritical>

	return xReturn;
 80050f2:	68fb      	ldr	r3, [r7, #12]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005104:	f001 f876 	bl	80061f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005110:	429a      	cmp	r2, r3
 8005112:	d102      	bne.n	800511a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005114:	2301      	movs	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	e001      	b.n	800511e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800511a:	2300      	movs	r3, #0
 800511c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800511e:	f001 f897 	bl	8006250 <vPortExitCritical>

	return xReturn;
 8005122:	68fb      	ldr	r3, [r7, #12]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800512c:	b580      	push	{r7, lr}
 800512e:	b08e      	sub	sp, #56	; 0x38
 8005130:	af04      	add	r7, sp, #16
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
 8005138:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800513a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800513c:	2b00      	cmp	r3, #0
 800513e:	d109      	bne.n	8005154 <xTaskCreateStatic+0x28>
 8005140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005144:	f383 8811 	msr	BASEPRI, r3
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	f3bf 8f4f 	dsb	sy
 8005150:	623b      	str	r3, [r7, #32]
 8005152:	e7fe      	b.n	8005152 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005156:	2b00      	cmp	r3, #0
 8005158:	d109      	bne.n	800516e <xTaskCreateStatic+0x42>
 800515a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515e:	f383 8811 	msr	BASEPRI, r3
 8005162:	f3bf 8f6f 	isb	sy
 8005166:	f3bf 8f4f 	dsb	sy
 800516a:	61fb      	str	r3, [r7, #28]
 800516c:	e7fe      	b.n	800516c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800516e:	2354      	movs	r3, #84	; 0x54
 8005170:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	2b54      	cmp	r3, #84	; 0x54
 8005176:	d009      	beq.n	800518c <xTaskCreateStatic+0x60>
 8005178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	61bb      	str	r3, [r7, #24]
 800518a:	e7fe      	b.n	800518a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800518c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518e:	2b00      	cmp	r3, #0
 8005190:	d01e      	beq.n	80051d0 <xTaskCreateStatic+0xa4>
 8005192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005194:	2b00      	cmp	r3, #0
 8005196:	d01b      	beq.n	80051d0 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800519a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800519c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051a0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80051a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a4:	2202      	movs	r2, #2
 80051a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80051aa:	2300      	movs	r3, #0
 80051ac:	9303      	str	r3, [sp, #12]
 80051ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b0:	9302      	str	r3, [sp, #8]
 80051b2:	f107 0314 	add.w	r3, r7, #20
 80051b6:	9301      	str	r3, [sp, #4]
 80051b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	68b9      	ldr	r1, [r7, #8]
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f000 f850 	bl	8005268 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051ca:	f000 f8cb 	bl	8005364 <prvAddNewTaskToReadyList>
 80051ce:	e001      	b.n	80051d4 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80051d0:	2300      	movs	r3, #0
 80051d2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051d4:	697b      	ldr	r3, [r7, #20]
	}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3728      	adds	r7, #40	; 0x28
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b08c      	sub	sp, #48	; 0x30
 80051e2:	af04      	add	r7, sp, #16
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	603b      	str	r3, [r7, #0]
 80051ea:	4613      	mov	r3, r2
 80051ec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051ee:	88fb      	ldrh	r3, [r7, #6]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f001 f8fe 	bl	80063f4 <pvPortMalloc>
 80051f8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00e      	beq.n	800521e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005200:	2054      	movs	r0, #84	; 0x54
 8005202:	f001 f8f7 	bl	80063f4 <pvPortMalloc>
 8005206:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d003      	beq.n	8005216 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	697a      	ldr	r2, [r7, #20]
 8005212:	631a      	str	r2, [r3, #48]	; 0x30
 8005214:	e005      	b.n	8005222 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005216:	6978      	ldr	r0, [r7, #20]
 8005218:	f001 f9ae 	bl	8006578 <vPortFree>
 800521c:	e001      	b.n	8005222 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800521e:	2300      	movs	r3, #0
 8005220:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d017      	beq.n	8005258 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005230:	88fa      	ldrh	r2, [r7, #6]
 8005232:	2300      	movs	r3, #0
 8005234:	9303      	str	r3, [sp, #12]
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	9302      	str	r3, [sp, #8]
 800523a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523c:	9301      	str	r3, [sp, #4]
 800523e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	68b9      	ldr	r1, [r7, #8]
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f000 f80e 	bl	8005268 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800524c:	69f8      	ldr	r0, [r7, #28]
 800524e:	f000 f889 	bl	8005364 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005252:	2301      	movs	r3, #1
 8005254:	61bb      	str	r3, [r7, #24]
 8005256:	e002      	b.n	800525e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005258:	f04f 33ff 	mov.w	r3, #4294967295
 800525c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800525e:	69bb      	ldr	r3, [r7, #24]
	}
 8005260:	4618      	mov	r0, r3
 8005262:	3720      	adds	r7, #32
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b088      	sub	sp, #32
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]
 8005274:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005278:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005280:	3b01      	subs	r3, #1
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4413      	add	r3, r2
 8005286:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	f023 0307 	bic.w	r3, r3, #7
 800528e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	f003 0307 	and.w	r3, r3, #7
 8005296:	2b00      	cmp	r3, #0
 8005298:	d009      	beq.n	80052ae <prvInitialiseNewTask+0x46>
 800529a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	e7fe      	b.n	80052ac <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052ae:	2300      	movs	r3, #0
 80052b0:	61fb      	str	r3, [r7, #28]
 80052b2:	e012      	b.n	80052da <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	4413      	add	r3, r2
 80052ba:	7819      	ldrb	r1, [r3, #0]
 80052bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	4413      	add	r3, r2
 80052c2:	3334      	adds	r3, #52	; 0x34
 80052c4:	460a      	mov	r2, r1
 80052c6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80052c8:	68ba      	ldr	r2, [r7, #8]
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	4413      	add	r3, r2
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d006      	beq.n	80052e2 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	3301      	adds	r3, #1
 80052d8:	61fb      	str	r3, [r7, #28]
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	2b0f      	cmp	r3, #15
 80052de:	d9e9      	bls.n	80052b4 <prvInitialiseNewTask+0x4c>
 80052e0:	e000      	b.n	80052e4 <prvInitialiseNewTask+0x7c>
		{
			break;
 80052e2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ee:	2b06      	cmp	r3, #6
 80052f0:	d901      	bls.n	80052f6 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052f2:	2306      	movs	r3, #6
 80052f4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052fa:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005300:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005304:	2200      	movs	r2, #0
 8005306:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530a:	3304      	adds	r3, #4
 800530c:	4618      	mov	r0, r3
 800530e:	f7ff fa6c 	bl	80047ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005314:	3318      	adds	r3, #24
 8005316:	4618      	mov	r0, r3
 8005318:	f7ff fa67 	bl	80047ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800531c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005320:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005324:	f1c3 0207 	rsb	r2, r3, #7
 8005328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800532c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005330:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005334:	2200      	movs	r2, #0
 8005336:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	68f9      	ldr	r1, [r7, #12]
 8005344:	69b8      	ldr	r0, [r7, #24]
 8005346:	f000 fe13 	bl	8005f70 <pxPortInitialiseStack>
 800534a:	4602      	mov	r2, r0
 800534c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800535a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800535c:	bf00      	nop
 800535e:	3720      	adds	r7, #32
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005364:	b5b0      	push	{r4, r5, r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af02      	add	r7, sp, #8
 800536a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800536c:	f000 ff42 	bl	80061f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005370:	4b39      	ldr	r3, [pc, #228]	; (8005458 <prvAddNewTaskToReadyList+0xf4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	3301      	adds	r3, #1
 8005376:	4a38      	ldr	r2, [pc, #224]	; (8005458 <prvAddNewTaskToReadyList+0xf4>)
 8005378:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800537a:	4b38      	ldr	r3, [pc, #224]	; (800545c <prvAddNewTaskToReadyList+0xf8>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d109      	bne.n	8005396 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005382:	4a36      	ldr	r2, [pc, #216]	; (800545c <prvAddNewTaskToReadyList+0xf8>)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005388:	4b33      	ldr	r3, [pc, #204]	; (8005458 <prvAddNewTaskToReadyList+0xf4>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d110      	bne.n	80053b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005390:	f000 fc12 	bl	8005bb8 <prvInitialiseTaskLists>
 8005394:	e00d      	b.n	80053b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005396:	4b32      	ldr	r3, [pc, #200]	; (8005460 <prvAddNewTaskToReadyList+0xfc>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d109      	bne.n	80053b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800539e:	4b2f      	ldr	r3, [pc, #188]	; (800545c <prvAddNewTaskToReadyList+0xf8>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d802      	bhi.n	80053b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053ac:	4a2b      	ldr	r2, [pc, #172]	; (800545c <prvAddNewTaskToReadyList+0xf8>)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053b2:	4b2c      	ldr	r3, [pc, #176]	; (8005464 <prvAddNewTaskToReadyList+0x100>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3301      	adds	r3, #1
 80053b8:	4a2a      	ldr	r2, [pc, #168]	; (8005464 <prvAddNewTaskToReadyList+0x100>)
 80053ba:	6013      	str	r3, [r2, #0]
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d016      	beq.n	80053f0 <prvAddNewTaskToReadyList+0x8c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4618      	mov	r0, r3
 80053c6:	f002 fc69 	bl	8007c9c <SEGGER_SYSVIEW_OnTaskCreate>
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053da:	461d      	mov	r5, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	461c      	mov	r4, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e6:	1ae3      	subs	r3, r4, r3
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	462b      	mov	r3, r5
 80053ec:	f001 fa7e 	bl	80068ec <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f002 fcd6 	bl	8007da4 <SEGGER_SYSVIEW_OnTaskStartReady>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fc:	2201      	movs	r2, #1
 80053fe:	409a      	lsls	r2, r3
 8005400:	4b19      	ldr	r3, [pc, #100]	; (8005468 <prvAddNewTaskToReadyList+0x104>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4313      	orrs	r3, r2
 8005406:	4a18      	ldr	r2, [pc, #96]	; (8005468 <prvAddNewTaskToReadyList+0x104>)
 8005408:	6013      	str	r3, [r2, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540e:	4613      	mov	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	4413      	add	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4a15      	ldr	r2, [pc, #84]	; (800546c <prvAddNewTaskToReadyList+0x108>)
 8005418:	441a      	add	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	3304      	adds	r3, #4
 800541e:	4619      	mov	r1, r3
 8005420:	4610      	mov	r0, r2
 8005422:	f7ff f9ee 	bl	8004802 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005426:	f000 ff13 	bl	8006250 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800542a:	4b0d      	ldr	r3, [pc, #52]	; (8005460 <prvAddNewTaskToReadyList+0xfc>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00e      	beq.n	8005450 <prvAddNewTaskToReadyList+0xec>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005432:	4b0a      	ldr	r3, [pc, #40]	; (800545c <prvAddNewTaskToReadyList+0xf8>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543c:	429a      	cmp	r2, r3
 800543e:	d207      	bcs.n	8005450 <prvAddNewTaskToReadyList+0xec>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005440:	4b0b      	ldr	r3, [pc, #44]	; (8005470 <prvAddNewTaskToReadyList+0x10c>)
 8005442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	f3bf 8f4f 	dsb	sy
 800544c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005450:	bf00      	nop
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bdb0      	pop	{r4, r5, r7, pc}
 8005458:	20000410 	.word	0x20000410
 800545c:	20000310 	.word	0x20000310
 8005460:	2000041c 	.word	0x2000041c
 8005464:	2000042c 	.word	0x2000042c
 8005468:	20000418 	.word	0x20000418
 800546c:	20000314 	.word	0x20000314
 8005470:	e000ed04 	.word	0xe000ed04

08005474 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d01a      	beq.n	80054bc <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005486:	4b15      	ldr	r3, [pc, #84]	; (80054dc <vTaskDelay+0x68>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d009      	beq.n	80054a2 <vTaskDelay+0x2e>
 800548e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005492:	f383 8811 	msr	BASEPRI, r3
 8005496:	f3bf 8f6f 	isb	sy
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	60bb      	str	r3, [r7, #8]
 80054a0:	e7fe      	b.n	80054a0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80054a2:	f000 f87d 	bl	80055a0 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 80054a6:	6879      	ldr	r1, [r7, #4]
 80054a8:	2023      	movs	r0, #35	; 0x23
 80054aa:	f001 fefd 	bl	80072a8 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80054ae:	2100      	movs	r1, #0
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 fce5 	bl	8005e80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80054b6:	f000 f881 	bl	80055bc <xTaskResumeAll>
 80054ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d107      	bne.n	80054d2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80054c2:	4b07      	ldr	r3, [pc, #28]	; (80054e0 <vTaskDelay+0x6c>)
 80054c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054c8:	601a      	str	r2, [r3, #0]
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000438 	.word	0x20000438
 80054e0:	e000ed04 	.word	0xe000ed04

080054e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b08a      	sub	sp, #40	; 0x28
 80054e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054ea:	2300      	movs	r3, #0
 80054ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054ee:	2300      	movs	r3, #0
 80054f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054f2:	463a      	mov	r2, r7
 80054f4:	1d39      	adds	r1, r7, #4
 80054f6:	f107 0308 	add.w	r3, r7, #8
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fb fe1e 	bl	800113c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005500:	6839      	ldr	r1, [r7, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	9202      	str	r2, [sp, #8]
 8005508:	9301      	str	r3, [sp, #4]
 800550a:	2300      	movs	r3, #0
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	2300      	movs	r3, #0
 8005510:	460a      	mov	r2, r1
 8005512:	491d      	ldr	r1, [pc, #116]	; (8005588 <vTaskStartScheduler+0xa4>)
 8005514:	481d      	ldr	r0, [pc, #116]	; (800558c <vTaskStartScheduler+0xa8>)
 8005516:	f7ff fe09 	bl	800512c <xTaskCreateStatic>
 800551a:	4602      	mov	r2, r0
 800551c:	4b1c      	ldr	r3, [pc, #112]	; (8005590 <vTaskStartScheduler+0xac>)
 800551e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005520:	4b1b      	ldr	r3, [pc, #108]	; (8005590 <vTaskStartScheduler+0xac>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005528:	2301      	movs	r3, #1
 800552a:	617b      	str	r3, [r7, #20]
 800552c:	e001      	b.n	8005532 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800552e:	2300      	movs	r3, #0
 8005530:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d115      	bne.n	8005564 <vTaskStartScheduler+0x80>
 8005538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553c:	f383 8811 	msr	BASEPRI, r3
 8005540:	f3bf 8f6f 	isb	sy
 8005544:	f3bf 8f4f 	dsb	sy
 8005548:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <vTaskStartScheduler+0xb0>)
 800554c:	f04f 32ff 	mov.w	r2, #4294967295
 8005550:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005552:	4b11      	ldr	r3, [pc, #68]	; (8005598 <vTaskStartScheduler+0xb4>)
 8005554:	2201      	movs	r2, #1
 8005556:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005558:	4b10      	ldr	r3, [pc, #64]	; (800559c <vTaskStartScheduler+0xb8>)
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800555e:	f000 fd83 	bl	8006068 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005562:	e00d      	b.n	8005580 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556a:	d109      	bne.n	8005580 <vTaskStartScheduler+0x9c>
 800556c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005570:	f383 8811 	msr	BASEPRI, r3
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	e7fe      	b.n	800557e <vTaskStartScheduler+0x9a>
}
 8005580:	bf00      	nop
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	08008ad4 	.word	0x08008ad4
 800558c:	08005b89 	.word	0x08005b89
 8005590:	20000434 	.word	0x20000434
 8005594:	20000430 	.word	0x20000430
 8005598:	2000041c 	.word	0x2000041c
 800559c:	20000414 	.word	0x20000414

080055a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80055a0:	b480      	push	{r7}
 80055a2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80055a4:	4b04      	ldr	r3, [pc, #16]	; (80055b8 <vTaskSuspendAll+0x18>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3301      	adds	r3, #1
 80055aa:	4a03      	ldr	r2, [pc, #12]	; (80055b8 <vTaskSuspendAll+0x18>)
 80055ac:	6013      	str	r3, [r2, #0]
}
 80055ae:	bf00      	nop
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bc80      	pop	{r7}
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	20000438 	.word	0x20000438

080055bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055c6:	2300      	movs	r3, #0
 80055c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055ca:	4b43      	ldr	r3, [pc, #268]	; (80056d8 <xTaskResumeAll+0x11c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d109      	bne.n	80055e6 <xTaskResumeAll+0x2a>
 80055d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d6:	f383 8811 	msr	BASEPRI, r3
 80055da:	f3bf 8f6f 	isb	sy
 80055de:	f3bf 8f4f 	dsb	sy
 80055e2:	603b      	str	r3, [r7, #0]
 80055e4:	e7fe      	b.n	80055e4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055e6:	f000 fe05 	bl	80061f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055ea:	4b3b      	ldr	r3, [pc, #236]	; (80056d8 <xTaskResumeAll+0x11c>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3b01      	subs	r3, #1
 80055f0:	4a39      	ldr	r2, [pc, #228]	; (80056d8 <xTaskResumeAll+0x11c>)
 80055f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055f4:	4b38      	ldr	r3, [pc, #224]	; (80056d8 <xTaskResumeAll+0x11c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d165      	bne.n	80056c8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055fc:	4b37      	ldr	r3, [pc, #220]	; (80056dc <xTaskResumeAll+0x120>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d061      	beq.n	80056c8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005604:	e032      	b.n	800566c <xTaskResumeAll+0xb0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005606:	4b36      	ldr	r3, [pc, #216]	; (80056e0 <xTaskResumeAll+0x124>)
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	3318      	adds	r3, #24
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff f950 	bl	80048b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	3304      	adds	r3, #4
 800561c:	4618      	mov	r0, r3
 800561e:	f7ff f94b 	bl	80048b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	4618      	mov	r0, r3
 8005626:	f002 fbbd 	bl	8007da4 <SEGGER_SYSVIEW_OnTaskStartReady>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562e:	2201      	movs	r2, #1
 8005630:	409a      	lsls	r2, r3
 8005632:	4b2c      	ldr	r3, [pc, #176]	; (80056e4 <xTaskResumeAll+0x128>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4313      	orrs	r3, r2
 8005638:	4a2a      	ldr	r2, [pc, #168]	; (80056e4 <xTaskResumeAll+0x128>)
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005640:	4613      	mov	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4a27      	ldr	r2, [pc, #156]	; (80056e8 <xTaskResumeAll+0x12c>)
 800564a:	441a      	add	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	3304      	adds	r3, #4
 8005650:	4619      	mov	r1, r3
 8005652:	4610      	mov	r0, r2
 8005654:	f7ff f8d5 	bl	8004802 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800565c:	4b23      	ldr	r3, [pc, #140]	; (80056ec <xTaskResumeAll+0x130>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005662:	429a      	cmp	r2, r3
 8005664:	d302      	bcc.n	800566c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8005666:	4b22      	ldr	r3, [pc, #136]	; (80056f0 <xTaskResumeAll+0x134>)
 8005668:	2201      	movs	r2, #1
 800566a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800566c:	4b1c      	ldr	r3, [pc, #112]	; (80056e0 <xTaskResumeAll+0x124>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1c8      	bne.n	8005606 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800567a:	f000 fb37 	bl	8005cec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800567e:	4b1d      	ldr	r3, [pc, #116]	; (80056f4 <xTaskResumeAll+0x138>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d010      	beq.n	80056ac <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800568a:	f000 f849 	bl	8005720 <xTaskIncrementTick>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d002      	beq.n	800569a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8005694:	4b16      	ldr	r3, [pc, #88]	; (80056f0 <xTaskResumeAll+0x134>)
 8005696:	2201      	movs	r2, #1
 8005698:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	3b01      	subs	r3, #1
 800569e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1f1      	bne.n	800568a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80056a6:	4b13      	ldr	r3, [pc, #76]	; (80056f4 <xTaskResumeAll+0x138>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80056ac:	4b10      	ldr	r3, [pc, #64]	; (80056f0 <xTaskResumeAll+0x134>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d009      	beq.n	80056c8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80056b4:	2301      	movs	r3, #1
 80056b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80056b8:	4b0f      	ldr	r3, [pc, #60]	; (80056f8 <xTaskResumeAll+0x13c>)
 80056ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056c8:	f000 fdc2 	bl	8006250 <vPortExitCritical>

	return xAlreadyYielded;
 80056cc:	68bb      	ldr	r3, [r7, #8]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	20000438 	.word	0x20000438
 80056dc:	20000410 	.word	0x20000410
 80056e0:	200003d0 	.word	0x200003d0
 80056e4:	20000418 	.word	0x20000418
 80056e8:	20000314 	.word	0x20000314
 80056ec:	20000310 	.word	0x20000310
 80056f0:	20000424 	.word	0x20000424
 80056f4:	20000420 	.word	0x20000420
 80056f8:	e000ed04 	.word	0xe000ed04

080056fc <xTaskGetTickCountFromISR>:
	return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005702:	f000 fe3b 	bl	800637c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005706:	2300      	movs	r3, #0
 8005708:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800570a:	4b04      	ldr	r3, [pc, #16]	; (800571c <xTaskGetTickCountFromISR+0x20>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005710:	683b      	ldr	r3, [r7, #0]
}
 8005712:	4618      	mov	r0, r3
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20000414 	.word	0x20000414

08005720 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005726:	2300      	movs	r3, #0
 8005728:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800572a:	4b52      	ldr	r3, [pc, #328]	; (8005874 <xTaskIncrementTick+0x154>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	f040 8090 	bne.w	8005854 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005734:	4b50      	ldr	r3, [pc, #320]	; (8005878 <xTaskIncrementTick+0x158>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3301      	adds	r3, #1
 800573a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800573c:	4a4e      	ldr	r2, [pc, #312]	; (8005878 <xTaskIncrementTick+0x158>)
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d11f      	bne.n	8005788 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005748:	4b4c      	ldr	r3, [pc, #304]	; (800587c <xTaskIncrementTick+0x15c>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d009      	beq.n	8005766 <xTaskIncrementTick+0x46>
 8005752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	603b      	str	r3, [r7, #0]
 8005764:	e7fe      	b.n	8005764 <xTaskIncrementTick+0x44>
 8005766:	4b45      	ldr	r3, [pc, #276]	; (800587c <xTaskIncrementTick+0x15c>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	4b44      	ldr	r3, [pc, #272]	; (8005880 <xTaskIncrementTick+0x160>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a42      	ldr	r2, [pc, #264]	; (800587c <xTaskIncrementTick+0x15c>)
 8005772:	6013      	str	r3, [r2, #0]
 8005774:	4a42      	ldr	r2, [pc, #264]	; (8005880 <xTaskIncrementTick+0x160>)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6013      	str	r3, [r2, #0]
 800577a:	4b42      	ldr	r3, [pc, #264]	; (8005884 <xTaskIncrementTick+0x164>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3301      	adds	r3, #1
 8005780:	4a40      	ldr	r2, [pc, #256]	; (8005884 <xTaskIncrementTick+0x164>)
 8005782:	6013      	str	r3, [r2, #0]
 8005784:	f000 fab2 	bl	8005cec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005788:	4b3f      	ldr	r3, [pc, #252]	; (8005888 <xTaskIncrementTick+0x168>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	429a      	cmp	r2, r3
 8005790:	d351      	bcc.n	8005836 <xTaskIncrementTick+0x116>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005792:	4b3a      	ldr	r3, [pc, #232]	; (800587c <xTaskIncrementTick+0x15c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <xTaskIncrementTick+0x80>
 800579c:	2301      	movs	r3, #1
 800579e:	e000      	b.n	80057a2 <xTaskIncrementTick+0x82>
 80057a0:	2300      	movs	r3, #0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d004      	beq.n	80057b0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057a6:	4b38      	ldr	r3, [pc, #224]	; (8005888 <xTaskIncrementTick+0x168>)
 80057a8:	f04f 32ff 	mov.w	r2, #4294967295
 80057ac:	601a      	str	r2, [r3, #0]
					break;
 80057ae:	e042      	b.n	8005836 <xTaskIncrementTick+0x116>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80057b0:	4b32      	ldr	r3, [pc, #200]	; (800587c <xTaskIncrementTick+0x15c>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d203      	bcs.n	80057d0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80057c8:	4a2f      	ldr	r2, [pc, #188]	; (8005888 <xTaskIncrementTick+0x168>)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6013      	str	r3, [r2, #0]
						break;
 80057ce:	e032      	b.n	8005836 <xTaskIncrementTick+0x116>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	3304      	adds	r3, #4
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff f86f 	bl	80048b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d004      	beq.n	80057ec <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	3318      	adds	r3, #24
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff f866 	bl	80048b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f002 fad8 	bl	8007da4 <SEGGER_SYSVIEW_OnTaskStartReady>
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f8:	2201      	movs	r2, #1
 80057fa:	409a      	lsls	r2, r3
 80057fc:	4b23      	ldr	r3, [pc, #140]	; (800588c <xTaskIncrementTick+0x16c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4313      	orrs	r3, r2
 8005802:	4a22      	ldr	r2, [pc, #136]	; (800588c <xTaskIncrementTick+0x16c>)
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800580a:	4613      	mov	r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	4413      	add	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	4a1f      	ldr	r2, [pc, #124]	; (8005890 <xTaskIncrementTick+0x170>)
 8005814:	441a      	add	r2, r3
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	3304      	adds	r3, #4
 800581a:	4619      	mov	r1, r3
 800581c:	4610      	mov	r0, r2
 800581e:	f7fe fff0 	bl	8004802 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005826:	4b1b      	ldr	r3, [pc, #108]	; (8005894 <xTaskIncrementTick+0x174>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582c:	429a      	cmp	r2, r3
 800582e:	d3b0      	bcc.n	8005792 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005830:	2301      	movs	r3, #1
 8005832:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005834:	e7ad      	b.n	8005792 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005836:	4b17      	ldr	r3, [pc, #92]	; (8005894 <xTaskIncrementTick+0x174>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800583c:	4914      	ldr	r1, [pc, #80]	; (8005890 <xTaskIncrementTick+0x170>)
 800583e:	4613      	mov	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	4413      	add	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d907      	bls.n	800585e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800584e:	2301      	movs	r3, #1
 8005850:	617b      	str	r3, [r7, #20]
 8005852:	e004      	b.n	800585e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005854:	4b10      	ldr	r3, [pc, #64]	; (8005898 <xTaskIncrementTick+0x178>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	3301      	adds	r3, #1
 800585a:	4a0f      	ldr	r2, [pc, #60]	; (8005898 <xTaskIncrementTick+0x178>)
 800585c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800585e:	4b0f      	ldr	r3, [pc, #60]	; (800589c <xTaskIncrementTick+0x17c>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <xTaskIncrementTick+0x14a>
		{
			xSwitchRequired = pdTRUE;
 8005866:	2301      	movs	r3, #1
 8005868:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800586a:	697b      	ldr	r3, [r7, #20]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3718      	adds	r7, #24
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	20000438 	.word	0x20000438
 8005878:	20000414 	.word	0x20000414
 800587c:	200003c8 	.word	0x200003c8
 8005880:	200003cc 	.word	0x200003cc
 8005884:	20000428 	.word	0x20000428
 8005888:	20000430 	.word	0x20000430
 800588c:	20000418 	.word	0x20000418
 8005890:	20000314 	.word	0x20000314
 8005894:	20000310 	.word	0x20000310
 8005898:	20000420 	.word	0x20000420
 800589c:	20000424 	.word	0x20000424

080058a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80058a6:	4b2c      	ldr	r3, [pc, #176]	; (8005958 <vTaskSwitchContext+0xb8>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80058ae:	4b2b      	ldr	r3, [pc, #172]	; (800595c <vTaskSwitchContext+0xbc>)
 80058b0:	2201      	movs	r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80058b4:	e04c      	b.n	8005950 <vTaskSwitchContext+0xb0>
		xYieldPending = pdFALSE;
 80058b6:	4b29      	ldr	r3, [pc, #164]	; (800595c <vTaskSwitchContext+0xbc>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80058bc:	4b28      	ldr	r3, [pc, #160]	; (8005960 <vTaskSwitchContext+0xc0>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	fab3 f383 	clz	r3, r3
 80058c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80058ca:	7afb      	ldrb	r3, [r7, #11]
 80058cc:	f1c3 031f 	rsb	r3, r3, #31
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	4924      	ldr	r1, [pc, #144]	; (8005964 <vTaskSwitchContext+0xc4>)
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	440b      	add	r3, r1
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d109      	bne.n	80058fa <vTaskSwitchContext+0x5a>
	__asm volatile
 80058e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	607b      	str	r3, [r7, #4]
 80058f8:	e7fe      	b.n	80058f8 <vTaskSwitchContext+0x58>
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4613      	mov	r3, r2
 80058fe:	009b      	lsls	r3, r3, #2
 8005900:	4413      	add	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4a17      	ldr	r2, [pc, #92]	; (8005964 <vTaskSwitchContext+0xc4>)
 8005906:	4413      	add	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	605a      	str	r2, [r3, #4]
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	3308      	adds	r3, #8
 800591c:	429a      	cmp	r2, r3
 800591e:	d104      	bne.n	800592a <vTaskSwitchContext+0x8a>
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	605a      	str	r2, [r3, #4]
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	4a0d      	ldr	r2, [pc, #52]	; (8005968 <vTaskSwitchContext+0xc8>)
 8005932:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8005934:	4b0c      	ldr	r3, [pc, #48]	; (8005968 <vTaskSwitchContext+0xc8>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	4b0c      	ldr	r3, [pc, #48]	; (800596c <vTaskSwitchContext+0xcc>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d102      	bne.n	8005946 <vTaskSwitchContext+0xa6>
 8005940:	f002 f990 	bl	8007c64 <SEGGER_SYSVIEW_OnIdle>
}
 8005944:	e004      	b.n	8005950 <vTaskSwitchContext+0xb0>
		traceTASK_SWITCHED_IN();
 8005946:	4b08      	ldr	r3, [pc, #32]	; (8005968 <vTaskSwitchContext+0xc8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4618      	mov	r0, r3
 800594c:	f002 f9e8 	bl	8007d20 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8005950:	bf00      	nop
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	20000438 	.word	0x20000438
 800595c:	20000424 	.word	0x20000424
 8005960:	20000418 	.word	0x20000418
 8005964:	20000314 	.word	0x20000314
 8005968:	20000310 	.word	0x20000310
 800596c:	20000434 	.word	0x20000434

08005970 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d109      	bne.n	8005994 <vTaskPlaceOnEventList+0x24>
 8005980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	e7fe      	b.n	8005992 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005994:	4b07      	ldr	r3, [pc, #28]	; (80059b4 <vTaskPlaceOnEventList+0x44>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	3318      	adds	r3, #24
 800599a:	4619      	mov	r1, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7fe ff53 	bl	8004848 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80059a2:	2101      	movs	r1, #1
 80059a4:	6838      	ldr	r0, [r7, #0]
 80059a6:	f000 fa6b 	bl	8005e80 <prvAddCurrentTaskToDelayedList>
}
 80059aa:	bf00      	nop
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	20000310 	.word	0x20000310

080059b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d109      	bne.n	80059e2 <xTaskRemoveFromEventList+0x2a>
 80059ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d2:	f383 8811 	msr	BASEPRI, r3
 80059d6:	f3bf 8f6f 	isb	sy
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	60fb      	str	r3, [r7, #12]
 80059e0:	e7fe      	b.n	80059e0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	3318      	adds	r3, #24
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fe ff66 	bl	80048b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059ec:	4b1f      	ldr	r3, [pc, #124]	; (8005a6c <xTaskRemoveFromEventList+0xb4>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d120      	bne.n	8005a36 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	3304      	adds	r3, #4
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7fe ff5d 	bl	80048b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	4618      	mov	r0, r3
 8005a02:	f002 f9cf 	bl	8007da4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	409a      	lsls	r2, r3
 8005a0e:	4b18      	ldr	r3, [pc, #96]	; (8005a70 <xTaskRemoveFromEventList+0xb8>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	4a16      	ldr	r2, [pc, #88]	; (8005a70 <xTaskRemoveFromEventList+0xb8>)
 8005a16:	6013      	str	r3, [r2, #0]
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4413      	add	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4a13      	ldr	r2, [pc, #76]	; (8005a74 <xTaskRemoveFromEventList+0xbc>)
 8005a26:	441a      	add	r2, r3
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	f7fe fee7 	bl	8004802 <vListInsertEnd>
 8005a34:	e005      	b.n	8005a42 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	3318      	adds	r3, #24
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	480e      	ldr	r0, [pc, #56]	; (8005a78 <xTaskRemoveFromEventList+0xc0>)
 8005a3e:	f7fe fee0 	bl	8004802 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a46:	4b0d      	ldr	r3, [pc, #52]	; (8005a7c <xTaskRemoveFromEventList+0xc4>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d905      	bls.n	8005a5c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a50:	2301      	movs	r3, #1
 8005a52:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a54:	4b0a      	ldr	r3, [pc, #40]	; (8005a80 <xTaskRemoveFromEventList+0xc8>)
 8005a56:	2201      	movs	r2, #1
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	e001      	b.n	8005a60 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005a60:	697b      	ldr	r3, [r7, #20]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3718      	adds	r7, #24
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	20000438 	.word	0x20000438
 8005a70:	20000418 	.word	0x20000418
 8005a74:	20000314 	.word	0x20000314
 8005a78:	200003d0 	.word	0x200003d0
 8005a7c:	20000310 	.word	0x20000310
 8005a80:	20000424 	.word	0x20000424

08005a84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a8c:	4b06      	ldr	r3, [pc, #24]	; (8005aa8 <vTaskInternalSetTimeOutState+0x24>)
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a94:	4b05      	ldr	r3, [pc, #20]	; (8005aac <vTaskInternalSetTimeOutState+0x28>)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	605a      	str	r2, [r3, #4]
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bc80      	pop	{r7}
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	20000428 	.word	0x20000428
 8005aac:	20000414 	.word	0x20000414

08005ab0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b088      	sub	sp, #32
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d109      	bne.n	8005ad4 <xTaskCheckForTimeOut+0x24>
 8005ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	613b      	str	r3, [r7, #16]
 8005ad2:	e7fe      	b.n	8005ad2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d109      	bne.n	8005aee <xTaskCheckForTimeOut+0x3e>
 8005ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	60fb      	str	r3, [r7, #12]
 8005aec:	e7fe      	b.n	8005aec <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005aee:	f000 fb81 	bl	80061f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005af2:	4b1d      	ldr	r3, [pc, #116]	; (8005b68 <xTaskCheckForTimeOut+0xb8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	69ba      	ldr	r2, [r7, #24]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0a:	d102      	bne.n	8005b12 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	61fb      	str	r3, [r7, #28]
 8005b10:	e023      	b.n	8005b5a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	4b15      	ldr	r3, [pc, #84]	; (8005b6c <xTaskCheckForTimeOut+0xbc>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d007      	beq.n	8005b2e <xTaskCheckForTimeOut+0x7e>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d302      	bcc.n	8005b2e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	61fb      	str	r3, [r7, #28]
 8005b2c:	e015      	b.n	8005b5a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d20b      	bcs.n	8005b50 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	1ad2      	subs	r2, r2, r3
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f7ff ff9d 	bl	8005a84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61fb      	str	r3, [r7, #28]
 8005b4e:	e004      	b.n	8005b5a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b56:	2301      	movs	r3, #1
 8005b58:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b5a:	f000 fb79 	bl	8006250 <vPortExitCritical>

	return xReturn;
 8005b5e:	69fb      	ldr	r3, [r7, #28]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3720      	adds	r7, #32
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	20000414 	.word	0x20000414
 8005b6c:	20000428 	.word	0x20000428

08005b70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b70:	b480      	push	{r7}
 8005b72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b74:	4b03      	ldr	r3, [pc, #12]	; (8005b84 <vTaskMissedYield+0x14>)
 8005b76:	2201      	movs	r2, #1
 8005b78:	601a      	str	r2, [r3, #0]
}
 8005b7a:	bf00      	nop
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bc80      	pop	{r7}
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	20000424 	.word	0x20000424

08005b88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b90:	f000 f852 	bl	8005c38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b94:	4b06      	ldr	r3, [pc, #24]	; (8005bb0 <prvIdleTask+0x28>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d9f9      	bls.n	8005b90 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b9c:	4b05      	ldr	r3, [pc, #20]	; (8005bb4 <prvIdleTask+0x2c>)
 8005b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ba2:	601a      	str	r2, [r3, #0]
 8005ba4:	f3bf 8f4f 	dsb	sy
 8005ba8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005bac:	e7f0      	b.n	8005b90 <prvIdleTask+0x8>
 8005bae:	bf00      	nop
 8005bb0:	20000314 	.word	0x20000314
 8005bb4:	e000ed04 	.word	0xe000ed04

08005bb8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	607b      	str	r3, [r7, #4]
 8005bc2:	e00c      	b.n	8005bde <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4413      	add	r3, r2
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	4a12      	ldr	r2, [pc, #72]	; (8005c18 <prvInitialiseTaskLists+0x60>)
 8005bd0:	4413      	add	r3, r2
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fe fdea 	bl	80047ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	607b      	str	r3, [r7, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b06      	cmp	r3, #6
 8005be2:	d9ef      	bls.n	8005bc4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005be4:	480d      	ldr	r0, [pc, #52]	; (8005c1c <prvInitialiseTaskLists+0x64>)
 8005be6:	f7fe fde1 	bl	80047ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bea:	480d      	ldr	r0, [pc, #52]	; (8005c20 <prvInitialiseTaskLists+0x68>)
 8005bec:	f7fe fdde 	bl	80047ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bf0:	480c      	ldr	r0, [pc, #48]	; (8005c24 <prvInitialiseTaskLists+0x6c>)
 8005bf2:	f7fe fddb 	bl	80047ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005bf6:	480c      	ldr	r0, [pc, #48]	; (8005c28 <prvInitialiseTaskLists+0x70>)
 8005bf8:	f7fe fdd8 	bl	80047ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005bfc:	480b      	ldr	r0, [pc, #44]	; (8005c2c <prvInitialiseTaskLists+0x74>)
 8005bfe:	f7fe fdd5 	bl	80047ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c02:	4b0b      	ldr	r3, [pc, #44]	; (8005c30 <prvInitialiseTaskLists+0x78>)
 8005c04:	4a05      	ldr	r2, [pc, #20]	; (8005c1c <prvInitialiseTaskLists+0x64>)
 8005c06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c08:	4b0a      	ldr	r3, [pc, #40]	; (8005c34 <prvInitialiseTaskLists+0x7c>)
 8005c0a:	4a05      	ldr	r2, [pc, #20]	; (8005c20 <prvInitialiseTaskLists+0x68>)
 8005c0c:	601a      	str	r2, [r3, #0]
}
 8005c0e:	bf00      	nop
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20000314 	.word	0x20000314
 8005c1c:	200003a0 	.word	0x200003a0
 8005c20:	200003b4 	.word	0x200003b4
 8005c24:	200003d0 	.word	0x200003d0
 8005c28:	200003e4 	.word	0x200003e4
 8005c2c:	200003fc 	.word	0x200003fc
 8005c30:	200003c8 	.word	0x200003c8
 8005c34:	200003cc 	.word	0x200003cc

08005c38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c3e:	e019      	b.n	8005c74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c40:	f000 fad8 	bl	80061f4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005c44:	4b0f      	ldr	r3, [pc, #60]	; (8005c84 <prvCheckTasksWaitingTermination+0x4c>)
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	3304      	adds	r3, #4
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7fe fe31 	bl	80048b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c56:	4b0c      	ldr	r3, [pc, #48]	; (8005c88 <prvCheckTasksWaitingTermination+0x50>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	4a0a      	ldr	r2, [pc, #40]	; (8005c88 <prvCheckTasksWaitingTermination+0x50>)
 8005c5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c60:	4b0a      	ldr	r3, [pc, #40]	; (8005c8c <prvCheckTasksWaitingTermination+0x54>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	3b01      	subs	r3, #1
 8005c66:	4a09      	ldr	r2, [pc, #36]	; (8005c8c <prvCheckTasksWaitingTermination+0x54>)
 8005c68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c6a:	f000 faf1 	bl	8006250 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f80e 	bl	8005c90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c74:	4b05      	ldr	r3, [pc, #20]	; (8005c8c <prvCheckTasksWaitingTermination+0x54>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e1      	bne.n	8005c40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c7c:	bf00      	nop
 8005c7e:	3708      	adds	r7, #8
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	200003e4 	.word	0x200003e4
 8005c88:	20000410 	.word	0x20000410
 8005c8c:	200003f8 	.word	0x200003f8

08005c90 <prvDeleteTCB>:
	/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d108      	bne.n	8005cb4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 fc66 	bl	8006578 <vPortFree>
				vPortFree( pxTCB );
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 fc63 	bl	8006578 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005cb2:	e017      	b.n	8005ce4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d103      	bne.n	8005cc6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fc5a 	bl	8006578 <vPortFree>
	}
 8005cc4:	e00e      	b.n	8005ce4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d009      	beq.n	8005ce4 <prvDeleteTCB+0x54>
 8005cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd4:	f383 8811 	msr	BASEPRI, r3
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	f3bf 8f4f 	dsb	sy
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	e7fe      	b.n	8005ce2 <prvDeleteTCB+0x52>
	}
 8005ce4:	bf00      	nop
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cf2:	4b0e      	ldr	r3, [pc, #56]	; (8005d2c <prvResetNextTaskUnblockTime+0x40>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <prvResetNextTaskUnblockTime+0x14>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e000      	b.n	8005d02 <prvResetNextTaskUnblockTime+0x16>
 8005d00:	2300      	movs	r3, #0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d004      	beq.n	8005d10 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d06:	4b0a      	ldr	r3, [pc, #40]	; (8005d30 <prvResetNextTaskUnblockTime+0x44>)
 8005d08:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d0e:	e008      	b.n	8005d22 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005d10:	4b06      	ldr	r3, [pc, #24]	; (8005d2c <prvResetNextTaskUnblockTime+0x40>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	4a04      	ldr	r2, [pc, #16]	; (8005d30 <prvResetNextTaskUnblockTime+0x44>)
 8005d20:	6013      	str	r3, [r2, #0]
}
 8005d22:	bf00      	nop
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bc80      	pop	{r7}
 8005d2a:	4770      	bx	lr
 8005d2c:	200003c8 	.word	0x200003c8
 8005d30:	20000430 	.word	0x20000430

08005d34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d3a:	4b0b      	ldr	r3, [pc, #44]	; (8005d68 <xTaskGetSchedulerState+0x34>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d102      	bne.n	8005d48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d42:	2301      	movs	r3, #1
 8005d44:	607b      	str	r3, [r7, #4]
 8005d46:	e008      	b.n	8005d5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d48:	4b08      	ldr	r3, [pc, #32]	; (8005d6c <xTaskGetSchedulerState+0x38>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d102      	bne.n	8005d56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d50:	2302      	movs	r3, #2
 8005d52:	607b      	str	r3, [r7, #4]
 8005d54:	e001      	b.n	8005d5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d56:	2300      	movs	r3, #0
 8005d58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d5a:	687b      	ldr	r3, [r7, #4]
	}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	2000041c 	.word	0x2000041c
 8005d6c:	20000438 	.word	0x20000438

08005d70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b086      	sub	sp, #24
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d071      	beq.n	8005e6a <xTaskPriorityDisinherit+0xfa>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d86:	4b3b      	ldr	r3, [pc, #236]	; (8005e74 <xTaskPriorityDisinherit+0x104>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d009      	beq.n	8005da4 <xTaskPriorityDisinherit+0x34>
 8005d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	e7fe      	b.n	8005da2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d109      	bne.n	8005dc0 <xTaskPriorityDisinherit+0x50>
 8005dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db0:	f383 8811 	msr	BASEPRI, r3
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	f3bf 8f4f 	dsb	sy
 8005dbc:	60bb      	str	r3, [r7, #8]
 8005dbe:	e7fe      	b.n	8005dbe <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dc4:	1e5a      	subs	r2, r3, #1
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d049      	beq.n	8005e6a <xTaskPriorityDisinherit+0xfa>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d145      	bne.n	8005e6a <xTaskPriorityDisinherit+0xfa>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	3304      	adds	r3, #4
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fe fd68 	bl	80048b8 <uxListRemove>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d115      	bne.n	8005e1a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df2:	4921      	ldr	r1, [pc, #132]	; (8005e78 <xTaskPriorityDisinherit+0x108>)
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	440b      	add	r3, r1
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d10a      	bne.n	8005e1a <xTaskPriorityDisinherit+0xaa>
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	2201      	movs	r2, #1
 8005e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0e:	43da      	mvns	r2, r3
 8005e10:	4b1a      	ldr	r3, [pc, #104]	; (8005e7c <xTaskPriorityDisinherit+0x10c>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4013      	ands	r3, r2
 8005e16:	4a19      	ldr	r2, [pc, #100]	; (8005e7c <xTaskPriorityDisinherit+0x10c>)
 8005e18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	204a      	movs	r0, #74	; 0x4a
 8005e20:	f001 fa42 	bl	80072a8 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e30:	f1c3 0207 	rsb	r2, r3, #7
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	409a      	lsls	r2, r3
 8005e40:	4b0e      	ldr	r3, [pc, #56]	; (8005e7c <xTaskPriorityDisinherit+0x10c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	4a0d      	ldr	r2, [pc, #52]	; (8005e7c <xTaskPriorityDisinherit+0x10c>)
 8005e48:	6013      	str	r3, [r2, #0]
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e4e:	4613      	mov	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4a08      	ldr	r2, [pc, #32]	; (8005e78 <xTaskPriorityDisinherit+0x108>)
 8005e58:	441a      	add	r2, r3
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	3304      	adds	r3, #4
 8005e5e:	4619      	mov	r1, r3
 8005e60:	4610      	mov	r0, r2
 8005e62:	f7fe fcce 	bl	8004802 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e66:	2301      	movs	r3, #1
 8005e68:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e6a:	697b      	ldr	r3, [r7, #20]
	}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3718      	adds	r7, #24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	20000310 	.word	0x20000310
 8005e78:	20000314 	.word	0x20000314
 8005e7c:	20000418 	.word	0x20000418

08005e80 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e8a:	4b32      	ldr	r3, [pc, #200]	; (8005f54 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e90:	4b31      	ldr	r3, [pc, #196]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3304      	adds	r3, #4
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7fe fd0e 	bl	80048b8 <uxListRemove>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10b      	bne.n	8005eba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005ea2:	4b2d      	ldr	r3, [pc, #180]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	43da      	mvns	r2, r3
 8005eb0:	4b2a      	ldr	r3, [pc, #168]	; (8005f5c <prvAddCurrentTaskToDelayedList+0xdc>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	4a29      	ldr	r2, [pc, #164]	; (8005f5c <prvAddCurrentTaskToDelayedList+0xdc>)
 8005eb8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec0:	d110      	bne.n	8005ee4 <prvAddCurrentTaskToDelayedList+0x64>
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00d      	beq.n	8005ee4 <prvAddCurrentTaskToDelayedList+0x64>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8005ec8:	4b23      	ldr	r3, [pc, #140]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	211b      	movs	r1, #27
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f001 ffaa 	bl	8007e28 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ed4:	4b20      	ldr	r3, [pc, #128]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3304      	adds	r3, #4
 8005eda:	4619      	mov	r1, r3
 8005edc:	4820      	ldr	r0, [pc, #128]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xe0>)
 8005ede:	f7fe fc90 	bl	8004802 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ee2:	e032      	b.n	8005f4a <prvAddCurrentTaskToDelayedList+0xca>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4413      	add	r3, r2
 8005eea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eec:	4b1a      	ldr	r3, [pc, #104]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d20f      	bcs.n	8005f1c <prvAddCurrentTaskToDelayedList+0x9c>
				traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8005efc:	4b16      	ldr	r3, [pc, #88]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2104      	movs	r1, #4
 8005f02:	4618      	mov	r0, r3
 8005f04:	f001 ff90 	bl	8007e28 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f08:	4b16      	ldr	r3, [pc, #88]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	4b12      	ldr	r3, [pc, #72]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3304      	adds	r3, #4
 8005f12:	4619      	mov	r1, r3
 8005f14:	4610      	mov	r0, r2
 8005f16:	f7fe fc97 	bl	8004848 <vListInsert>
}
 8005f1a:	e016      	b.n	8005f4a <prvAddCurrentTaskToDelayedList+0xca>
				traceMOVED_TASK_TO_DELAYED_LIST();
 8005f1c:	4b0e      	ldr	r3, [pc, #56]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2104      	movs	r1, #4
 8005f22:	4618      	mov	r0, r3
 8005f24:	f001 ff80 	bl	8007e28 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f28:	4b0f      	ldr	r3, [pc, #60]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	4b0a      	ldr	r3, [pc, #40]	; (8005f58 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3304      	adds	r3, #4
 8005f32:	4619      	mov	r1, r3
 8005f34:	4610      	mov	r0, r2
 8005f36:	f7fe fc87 	bl	8004848 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f3a:	4b0c      	ldr	r3, [pc, #48]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xec>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68ba      	ldr	r2, [r7, #8]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d202      	bcs.n	8005f4a <prvAddCurrentTaskToDelayedList+0xca>
					xNextTaskUnblockTime = xTimeToWake;
 8005f44:	4a09      	ldr	r2, [pc, #36]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xec>)
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	6013      	str	r3, [r2, #0]
}
 8005f4a:	bf00      	nop
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	20000414 	.word	0x20000414
 8005f58:	20000310 	.word	0x20000310
 8005f5c:	20000418 	.word	0x20000418
 8005f60:	200003fc 	.word	0x200003fc
 8005f64:	200003cc 	.word	0x200003cc
 8005f68:	200003c8 	.word	0x200003c8
 8005f6c:	20000430 	.word	0x20000430

08005f70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	3b04      	subs	r3, #4
 8005f80:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005f88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	3b04      	subs	r3, #4
 8005f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	f023 0201 	bic.w	r2, r3, #1
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	3b04      	subs	r3, #4
 8005f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005fa0:	4a08      	ldr	r2, [pc, #32]	; (8005fc4 <pxPortInitialiseStack+0x54>)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	3b14      	subs	r3, #20
 8005faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	3b20      	subs	r3, #32
 8005fb6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr
 8005fc4:	08005fc9 	.word	0x08005fc9

08005fc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005fd2:	4b10      	ldr	r3, [pc, #64]	; (8006014 <prvTaskExitError+0x4c>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fda:	d009      	beq.n	8005ff0 <prvTaskExitError+0x28>
 8005fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	60fb      	str	r3, [r7, #12]
 8005fee:	e7fe      	b.n	8005fee <prvTaskExitError+0x26>
 8005ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006002:	bf00      	nop
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d0fc      	beq.n	8006004 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800600a:	bf00      	nop
 800600c:	3714      	adds	r7, #20
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr
 8006014:	20000020 	.word	0x20000020
	...

08006020 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006020:	4b07      	ldr	r3, [pc, #28]	; (8006040 <pxCurrentTCBConst2>)
 8006022:	6819      	ldr	r1, [r3, #0]
 8006024:	6808      	ldr	r0, [r1, #0]
 8006026:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800602a:	f380 8809 	msr	PSP, r0
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f04f 0000 	mov.w	r0, #0
 8006036:	f380 8811 	msr	BASEPRI, r0
 800603a:	f04e 0e0d 	orr.w	lr, lr, #13
 800603e:	4770      	bx	lr

08006040 <pxCurrentTCBConst2>:
 8006040:	20000310 	.word	0x20000310
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop

08006048 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006048:	4806      	ldr	r0, [pc, #24]	; (8006064 <prvPortStartFirstTask+0x1c>)
 800604a:	6800      	ldr	r0, [r0, #0]
 800604c:	6800      	ldr	r0, [r0, #0]
 800604e:	f380 8808 	msr	MSP, r0
 8006052:	b662      	cpsie	i
 8006054:	b661      	cpsie	f
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	f3bf 8f6f 	isb	sy
 800605e:	df00      	svc	0
 8006060:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006062:	bf00      	nop
 8006064:	e000ed08 	.word	0xe000ed08

08006068 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800606e:	4b31      	ldr	r3, [pc, #196]	; (8006134 <xPortStartScheduler+0xcc>)
 8006070:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	b2db      	uxtb	r3, r3
 8006078:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	22ff      	movs	r2, #255	; 0xff
 800607e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	b2db      	uxtb	r3, r3
 8006086:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006088:	78fb      	ldrb	r3, [r7, #3]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006090:	b2da      	uxtb	r2, r3
 8006092:	4b29      	ldr	r3, [pc, #164]	; (8006138 <xPortStartScheduler+0xd0>)
 8006094:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006096:	4b29      	ldr	r3, [pc, #164]	; (800613c <xPortStartScheduler+0xd4>)
 8006098:	2207      	movs	r2, #7
 800609a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800609c:	e009      	b.n	80060b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800609e:	4b27      	ldr	r3, [pc, #156]	; (800613c <xPortStartScheduler+0xd4>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3b01      	subs	r3, #1
 80060a4:	4a25      	ldr	r2, [pc, #148]	; (800613c <xPortStartScheduler+0xd4>)
 80060a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80060a8:	78fb      	ldrb	r3, [r7, #3]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	005b      	lsls	r3, r3, #1
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060b2:	78fb      	ldrb	r3, [r7, #3]
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ba:	2b80      	cmp	r3, #128	; 0x80
 80060bc:	d0ef      	beq.n	800609e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80060be:	4b1f      	ldr	r3, [pc, #124]	; (800613c <xPortStartScheduler+0xd4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f1c3 0307 	rsb	r3, r3, #7
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d009      	beq.n	80060de <xPortStartScheduler+0x76>
 80060ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	60bb      	str	r3, [r7, #8]
 80060dc:	e7fe      	b.n	80060dc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80060de:	4b17      	ldr	r3, [pc, #92]	; (800613c <xPortStartScheduler+0xd4>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	021b      	lsls	r3, r3, #8
 80060e4:	4a15      	ldr	r2, [pc, #84]	; (800613c <xPortStartScheduler+0xd4>)
 80060e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80060e8:	4b14      	ldr	r3, [pc, #80]	; (800613c <xPortStartScheduler+0xd4>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80060f0:	4a12      	ldr	r2, [pc, #72]	; (800613c <xPortStartScheduler+0xd4>)
 80060f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060fc:	4b10      	ldr	r3, [pc, #64]	; (8006140 <xPortStartScheduler+0xd8>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a0f      	ldr	r2, [pc, #60]	; (8006140 <xPortStartScheduler+0xd8>)
 8006102:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006106:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006108:	4b0d      	ldr	r3, [pc, #52]	; (8006140 <xPortStartScheduler+0xd8>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a0c      	ldr	r2, [pc, #48]	; (8006140 <xPortStartScheduler+0xd8>)
 800610e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006112:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006114:	f000 f910 	bl	8006338 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006118:	4b0a      	ldr	r3, [pc, #40]	; (8006144 <xPortStartScheduler+0xdc>)
 800611a:	2200      	movs	r2, #0
 800611c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800611e:	f7ff ff93 	bl	8006048 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006122:	f7ff fbbd 	bl	80058a0 <vTaskSwitchContext>
	prvTaskExitError();
 8006126:	f7ff ff4f 	bl	8005fc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	e000e400 	.word	0xe000e400
 8006138:	2000043c 	.word	0x2000043c
 800613c:	20000440 	.word	0x20000440
 8006140:	e000ed20 	.word	0xe000ed20
 8006144:	20000020 	.word	0x20000020

08006148 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/
void vInitPrioGroupValue(void)
{
 8006148:	b480      	push	{r7}
 800614a:	b085      	sub	sp, #20
 800614c:	af00      	add	r7, sp, #0
  //  configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800614e:	4b26      	ldr	r3, [pc, #152]	; (80061e8 <vInitPrioGroupValue+0xa0>)
 8006150:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	b2db      	uxtb	r3, r3
 8006158:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	22ff      	movs	r2, #255	; 0xff
 800615e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	b2db      	uxtb	r3, r3
 8006166:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006168:	78fb      	ldrb	r3, [r7, #3]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006170:	b2da      	uxtb	r2, r3
 8006172:	4b1e      	ldr	r3, [pc, #120]	; (80061ec <vInitPrioGroupValue+0xa4>)
 8006174:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006176:	4b1e      	ldr	r3, [pc, #120]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 8006178:	2207      	movs	r2, #7
 800617a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800617c:	e009      	b.n	8006192 <vInitPrioGroupValue+0x4a>
            {
                ulMaxPRIGROUPValue--;
 800617e:	4b1c      	ldr	r3, [pc, #112]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	3b01      	subs	r3, #1
 8006184:	4a1a      	ldr	r2, [pc, #104]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 8006186:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006188:	78fb      	ldrb	r3, [r7, #3]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	b2db      	uxtb	r3, r3
 8006190:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006192:	78fb      	ldrb	r3, [r7, #3]
 8006194:	b2db      	uxtb	r3, r3
 8006196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800619a:	2b80      	cmp	r3, #128	; 0x80
 800619c:	d0ef      	beq.n	800617e <vInitPrioGroupValue+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800619e:	4b14      	ldr	r3, [pc, #80]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f1c3 0307 	rsb	r3, r3, #7
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d009      	beq.n	80061be <vInitPrioGroupValue+0x76>
 80061aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	60bb      	str	r3, [r7, #8]
 80061bc:	e7fe      	b.n	80061bc <vInitPrioGroupValue+0x74>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80061be:	4b0c      	ldr	r3, [pc, #48]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	021b      	lsls	r3, r3, #8
 80061c4:	4a0a      	ldr	r2, [pc, #40]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 80061c6:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80061c8:	4b09      	ldr	r3, [pc, #36]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80061d0:	4a07      	ldr	r2, [pc, #28]	; (80061f0 <vInitPrioGroupValue+0xa8>)
 80061d2:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80061dc:	bf00      	nop
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bc80      	pop	{r7}
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	e000e400 	.word	0xe000e400
 80061ec:	2000043c 	.word	0x2000043c
 80061f0:	20000440 	.word	0x20000440

080061f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800620c:	4b0e      	ldr	r3, [pc, #56]	; (8006248 <vPortEnterCritical+0x54>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3301      	adds	r3, #1
 8006212:	4a0d      	ldr	r2, [pc, #52]	; (8006248 <vPortEnterCritical+0x54>)
 8006214:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006216:	4b0c      	ldr	r3, [pc, #48]	; (8006248 <vPortEnterCritical+0x54>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d10e      	bne.n	800623c <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800621e:	4b0b      	ldr	r3, [pc, #44]	; (800624c <vPortEnterCritical+0x58>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <vPortEnterCritical+0x48>
 8006228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622c:	f383 8811 	msr	BASEPRI, r3
 8006230:	f3bf 8f6f 	isb	sy
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	603b      	str	r3, [r7, #0]
 800623a:	e7fe      	b.n	800623a <vPortEnterCritical+0x46>
	}
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	bc80      	pop	{r7}
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	20000020 	.word	0x20000020
 800624c:	e000ed04 	.word	0xe000ed04

08006250 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006256:	4b10      	ldr	r3, [pc, #64]	; (8006298 <vPortExitCritical+0x48>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d109      	bne.n	8006272 <vPortExitCritical+0x22>
 800625e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006262:	f383 8811 	msr	BASEPRI, r3
 8006266:	f3bf 8f6f 	isb	sy
 800626a:	f3bf 8f4f 	dsb	sy
 800626e:	607b      	str	r3, [r7, #4]
 8006270:	e7fe      	b.n	8006270 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006272:	4b09      	ldr	r3, [pc, #36]	; (8006298 <vPortExitCritical+0x48>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	3b01      	subs	r3, #1
 8006278:	4a07      	ldr	r2, [pc, #28]	; (8006298 <vPortExitCritical+0x48>)
 800627a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800627c:	4b06      	ldr	r3, [pc, #24]	; (8006298 <vPortExitCritical+0x48>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d104      	bne.n	800628e <vPortExitCritical+0x3e>
 8006284:	2300      	movs	r3, #0
 8006286:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800628e:	bf00      	nop
 8006290:	370c      	adds	r7, #12
 8006292:	46bd      	mov	sp, r7
 8006294:	bc80      	pop	{r7}
 8006296:	4770      	bx	lr
 8006298:	20000020 	.word	0x20000020
 800629c:	00000000 	.word	0x00000000

080062a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80062a0:	f3ef 8009 	mrs	r0, PSP
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	4b0d      	ldr	r3, [pc, #52]	; (80062e0 <pxCurrentTCBConst>)
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80062b0:	6010      	str	r0, [r2, #0]
 80062b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80062b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80062ba:	f380 8811 	msr	BASEPRI, r0
 80062be:	f7ff faef 	bl	80058a0 <vTaskSwitchContext>
 80062c2:	f04f 0000 	mov.w	r0, #0
 80062c6:	f380 8811 	msr	BASEPRI, r0
 80062ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80062ce:	6819      	ldr	r1, [r3, #0]
 80062d0:	6808      	ldr	r0, [r1, #0]
 80062d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80062d6:	f380 8809 	msr	PSP, r0
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	4770      	bx	lr

080062e0 <pxCurrentTCBConst>:
 80062e0:	20000310 	.word	0x20000310
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop

080062e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
	__asm volatile
 80062ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f2:	f383 8811 	msr	BASEPRI, r3
 80062f6:	f3bf 8f6f 	isb	sy
 80062fa:	f3bf 8f4f 	dsb	sy
 80062fe:	607b      	str	r3, [r7, #4]
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8006300:	f001 fc36 	bl	8007b70 <SEGGER_SYSVIEW_RecordEnterISR>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006304:	f7ff fa0c 	bl	8005720 <xTaskIncrementTick>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d006      	beq.n	800631c <SysTick_Handler+0x34>
		{
			traceISR_EXIT_TO_SCHEDULER();
 800630e:	f001 fc8d 	bl	8007c2c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006312:	4b08      	ldr	r3, [pc, #32]	; (8006334 <SysTick_Handler+0x4c>)
 8006314:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	e001      	b.n	8006320 <SysTick_Handler+0x38>
		}
				else
				{
					traceISR_EXIT();
 800631c:	f001 fc6a 	bl	8007bf4 <SEGGER_SYSVIEW_RecordExitISR>
 8006320:	2300      	movs	r3, #0
 8006322:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	f383 8811 	msr	BASEPRI, r3
				}
	}
	portENABLE_INTERRUPTS();
}
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	e000ed04 	.word	0xe000ed04

08006338 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800633c:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <vPortSetupTimerInterrupt+0x30>)
 800633e:	2200      	movs	r2, #0
 8006340:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006342:	4b0a      	ldr	r3, [pc, #40]	; (800636c <vPortSetupTimerInterrupt+0x34>)
 8006344:	2200      	movs	r2, #0
 8006346:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006348:	4b09      	ldr	r3, [pc, #36]	; (8006370 <vPortSetupTimerInterrupt+0x38>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a09      	ldr	r2, [pc, #36]	; (8006374 <vPortSetupTimerInterrupt+0x3c>)
 800634e:	fba2 2303 	umull	r2, r3, r2, r3
 8006352:	099b      	lsrs	r3, r3, #6
 8006354:	4a08      	ldr	r2, [pc, #32]	; (8006378 <vPortSetupTimerInterrupt+0x40>)
 8006356:	3b01      	subs	r3, #1
 8006358:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800635a:	4b03      	ldr	r3, [pc, #12]	; (8006368 <vPortSetupTimerInterrupt+0x30>)
 800635c:	2207      	movs	r2, #7
 800635e:	601a      	str	r2, [r3, #0]
}
 8006360:	bf00      	nop
 8006362:	46bd      	mov	sp, r7
 8006364:	bc80      	pop	{r7}
 8006366:	4770      	bx	lr
 8006368:	e000e010 	.word	0xe000e010
 800636c:	e000e018 	.word	0xe000e018
 8006370:	20000014 	.word	0x20000014
 8006374:	10624dd3 	.word	0x10624dd3
 8006378:	e000e014 	.word	0xe000e014

0800637c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800637c:	b480      	push	{r7}
 800637e:	b085      	sub	sp, #20
 8006380:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006382:	f3ef 8305 	mrs	r3, IPSR
 8006386:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b0f      	cmp	r3, #15
 800638c:	d913      	bls.n	80063b6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800638e:	4a15      	ldr	r2, [pc, #84]	; (80063e4 <vPortValidateInterruptPriority+0x68>)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4413      	add	r3, r2
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006398:	4b13      	ldr	r3, [pc, #76]	; (80063e8 <vPortValidateInterruptPriority+0x6c>)
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	7afa      	ldrb	r2, [r7, #11]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d209      	bcs.n	80063b6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80063a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a6:	f383 8811 	msr	BASEPRI, r3
 80063aa:	f3bf 8f6f 	isb	sy
 80063ae:	f3bf 8f4f 	dsb	sy
 80063b2:	607b      	str	r3, [r7, #4]
 80063b4:	e7fe      	b.n	80063b4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80063b6:	4b0d      	ldr	r3, [pc, #52]	; (80063ec <vPortValidateInterruptPriority+0x70>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80063be:	4b0c      	ldr	r3, [pc, #48]	; (80063f0 <vPortValidateInterruptPriority+0x74>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d909      	bls.n	80063da <vPortValidateInterruptPriority+0x5e>
 80063c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	603b      	str	r3, [r7, #0]
 80063d8:	e7fe      	b.n	80063d8 <vPortValidateInterruptPriority+0x5c>
	}
 80063da:	bf00      	nop
 80063dc:	3714      	adds	r7, #20
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr
 80063e4:	e000e3f0 	.word	0xe000e3f0
 80063e8:	2000043c 	.word	0x2000043c
 80063ec:	e000ed0c 	.word	0xe000ed0c
 80063f0:	20000440 	.word	0x20000440

080063f4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b08a      	sub	sp, #40	; 0x28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80063fc:	2300      	movs	r3, #0
 80063fe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006400:	f7ff f8ce 	bl	80055a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006404:	4b57      	ldr	r3, [pc, #348]	; (8006564 <pvPortMalloc+0x170>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d101      	bne.n	8006410 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800640c:	f000 f90c 	bl	8006628 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006410:	4b55      	ldr	r3, [pc, #340]	; (8006568 <pvPortMalloc+0x174>)
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4013      	ands	r3, r2
 8006418:	2b00      	cmp	r3, #0
 800641a:	f040 808c 	bne.w	8006536 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d01c      	beq.n	800645e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006424:	2208      	movs	r2, #8
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4413      	add	r3, r2
 800642a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f003 0307 	and.w	r3, r3, #7
 8006432:	2b00      	cmp	r3, #0
 8006434:	d013      	beq.n	800645e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f023 0307 	bic.w	r3, r3, #7
 800643c:	3308      	adds	r3, #8
 800643e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f003 0307 	and.w	r3, r3, #7
 8006446:	2b00      	cmp	r3, #0
 8006448:	d009      	beq.n	800645e <pvPortMalloc+0x6a>
 800644a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800644e:	f383 8811 	msr	BASEPRI, r3
 8006452:	f3bf 8f6f 	isb	sy
 8006456:	f3bf 8f4f 	dsb	sy
 800645a:	617b      	str	r3, [r7, #20]
 800645c:	e7fe      	b.n	800645c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d068      	beq.n	8006536 <pvPortMalloc+0x142>
 8006464:	4b41      	ldr	r3, [pc, #260]	; (800656c <pvPortMalloc+0x178>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	429a      	cmp	r2, r3
 800646c:	d863      	bhi.n	8006536 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800646e:	4b40      	ldr	r3, [pc, #256]	; (8006570 <pvPortMalloc+0x17c>)
 8006470:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006472:	4b3f      	ldr	r3, [pc, #252]	; (8006570 <pvPortMalloc+0x17c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006478:	e004      	b.n	8006484 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800647e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	429a      	cmp	r2, r3
 800648c:	d903      	bls.n	8006496 <pvPortMalloc+0xa2>
 800648e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f1      	bne.n	800647a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006496:	4b33      	ldr	r3, [pc, #204]	; (8006564 <pvPortMalloc+0x170>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800649c:	429a      	cmp	r2, r3
 800649e:	d04a      	beq.n	8006536 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2208      	movs	r2, #8
 80064a6:	4413      	add	r3, r2
 80064a8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	6a3b      	ldr	r3, [r7, #32]
 80064b0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	685a      	ldr	r2, [r3, #4]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	1ad2      	subs	r2, r2, r3
 80064ba:	2308      	movs	r3, #8
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	429a      	cmp	r2, r3
 80064c0:	d91e      	bls.n	8006500 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80064c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4413      	add	r3, r2
 80064c8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	f003 0307 	and.w	r3, r3, #7
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d009      	beq.n	80064e8 <pvPortMalloc+0xf4>
 80064d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d8:	f383 8811 	msr	BASEPRI, r3
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f3bf 8f4f 	dsb	sy
 80064e4:	613b      	str	r3, [r7, #16]
 80064e6:	e7fe      	b.n	80064e6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80064e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	1ad2      	subs	r2, r2, r3
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80064fa:	69b8      	ldr	r0, [r7, #24]
 80064fc:	f000 f8f6 	bl	80066ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006500:	4b1a      	ldr	r3, [pc, #104]	; (800656c <pvPortMalloc+0x178>)
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	4a18      	ldr	r2, [pc, #96]	; (800656c <pvPortMalloc+0x178>)
 800650c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800650e:	4b17      	ldr	r3, [pc, #92]	; (800656c <pvPortMalloc+0x178>)
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	4b18      	ldr	r3, [pc, #96]	; (8006574 <pvPortMalloc+0x180>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	429a      	cmp	r2, r3
 8006518:	d203      	bcs.n	8006522 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800651a:	4b14      	ldr	r3, [pc, #80]	; (800656c <pvPortMalloc+0x178>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a15      	ldr	r2, [pc, #84]	; (8006574 <pvPortMalloc+0x180>)
 8006520:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	4b10      	ldr	r3, [pc, #64]	; (8006568 <pvPortMalloc+0x174>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	431a      	orrs	r2, r3
 800652c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006532:	2200      	movs	r2, #0
 8006534:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006536:	f7ff f841 	bl	80055bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	2b00      	cmp	r3, #0
 8006542:	d009      	beq.n	8006558 <pvPortMalloc+0x164>
 8006544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	60fb      	str	r3, [r7, #12]
 8006556:	e7fe      	b.n	8006556 <pvPortMalloc+0x162>
	return pvReturn;
 8006558:	69fb      	ldr	r3, [r7, #28]
}
 800655a:	4618      	mov	r0, r3
 800655c:	3728      	adds	r7, #40	; 0x28
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	2000104c 	.word	0x2000104c
 8006568:	20001058 	.word	0x20001058
 800656c:	20001050 	.word	0x20001050
 8006570:	20001044 	.word	0x20001044
 8006574:	20001054 	.word	0x20001054

08006578 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d046      	beq.n	8006618 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800658a:	2308      	movs	r3, #8
 800658c:	425b      	negs	r3, r3
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	4413      	add	r3, r2
 8006592:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	4b20      	ldr	r3, [pc, #128]	; (8006620 <vPortFree+0xa8>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4013      	ands	r3, r2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d109      	bne.n	80065ba <vPortFree+0x42>
 80065a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	60fb      	str	r3, [r7, #12]
 80065b8:	e7fe      	b.n	80065b8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d009      	beq.n	80065d6 <vPortFree+0x5e>
 80065c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c6:	f383 8811 	msr	BASEPRI, r3
 80065ca:	f3bf 8f6f 	isb	sy
 80065ce:	f3bf 8f4f 	dsb	sy
 80065d2:	60bb      	str	r3, [r7, #8]
 80065d4:	e7fe      	b.n	80065d4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	4b11      	ldr	r3, [pc, #68]	; (8006620 <vPortFree+0xa8>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4013      	ands	r3, r2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d019      	beq.n	8006618 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d115      	bne.n	8006618 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	685a      	ldr	r2, [r3, #4]
 80065f0:	4b0b      	ldr	r3, [pc, #44]	; (8006620 <vPortFree+0xa8>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	401a      	ands	r2, r3
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065fc:	f7fe ffd0 	bl	80055a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	685a      	ldr	r2, [r3, #4]
 8006604:	4b07      	ldr	r3, [pc, #28]	; (8006624 <vPortFree+0xac>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4413      	add	r3, r2
 800660a:	4a06      	ldr	r2, [pc, #24]	; (8006624 <vPortFree+0xac>)
 800660c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800660e:	6938      	ldr	r0, [r7, #16]
 8006610:	f000 f86c 	bl	80066ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006614:	f7fe ffd2 	bl	80055bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006618:	bf00      	nop
 800661a:	3718      	adds	r7, #24
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	20001058 	.word	0x20001058
 8006624:	20001050 	.word	0x20001050

08006628 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800662e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006632:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006634:	4b27      	ldr	r3, [pc, #156]	; (80066d4 <prvHeapInit+0xac>)
 8006636:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f003 0307 	and.w	r3, r3, #7
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00c      	beq.n	800665c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	3307      	adds	r3, #7
 8006646:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f023 0307 	bic.w	r3, r3, #7
 800664e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006650:	68ba      	ldr	r2, [r7, #8]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	4a1f      	ldr	r2, [pc, #124]	; (80066d4 <prvHeapInit+0xac>)
 8006658:	4413      	add	r3, r2
 800665a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006660:	4a1d      	ldr	r2, [pc, #116]	; (80066d8 <prvHeapInit+0xb0>)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006666:	4b1c      	ldr	r3, [pc, #112]	; (80066d8 <prvHeapInit+0xb0>)
 8006668:	2200      	movs	r2, #0
 800666a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	4413      	add	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006674:	2208      	movs	r2, #8
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	1a9b      	subs	r3, r3, r2
 800667a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f023 0307 	bic.w	r3, r3, #7
 8006682:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	4a15      	ldr	r2, [pc, #84]	; (80066dc <prvHeapInit+0xb4>)
 8006688:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800668a:	4b14      	ldr	r3, [pc, #80]	; (80066dc <prvHeapInit+0xb4>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2200      	movs	r2, #0
 8006690:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006692:	4b12      	ldr	r3, [pc, #72]	; (80066dc <prvHeapInit+0xb4>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2200      	movs	r2, #0
 8006698:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	1ad2      	subs	r2, r2, r3
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80066a8:	4b0c      	ldr	r3, [pc, #48]	; (80066dc <prvHeapInit+0xb4>)
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	4a0a      	ldr	r2, [pc, #40]	; (80066e0 <prvHeapInit+0xb8>)
 80066b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	4a09      	ldr	r2, [pc, #36]	; (80066e4 <prvHeapInit+0xbc>)
 80066be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80066c0:	4b09      	ldr	r3, [pc, #36]	; (80066e8 <prvHeapInit+0xc0>)
 80066c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80066c6:	601a      	str	r2, [r3, #0]
}
 80066c8:	bf00      	nop
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	20000444 	.word	0x20000444
 80066d8:	20001044 	.word	0x20001044
 80066dc:	2000104c 	.word	0x2000104c
 80066e0:	20001054 	.word	0x20001054
 80066e4:	20001050 	.word	0x20001050
 80066e8:	20001058 	.word	0x20001058

080066ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066f4:	4b27      	ldr	r3, [pc, #156]	; (8006794 <prvInsertBlockIntoFreeList+0xa8>)
 80066f6:	60fb      	str	r3, [r7, #12]
 80066f8:	e002      	b.n	8006700 <prvInsertBlockIntoFreeList+0x14>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	60fb      	str	r3, [r7, #12]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	429a      	cmp	r2, r3
 8006708:	d8f7      	bhi.n	80066fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	68ba      	ldr	r2, [r7, #8]
 8006714:	4413      	add	r3, r2
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	429a      	cmp	r2, r3
 800671a:	d108      	bne.n	800672e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	441a      	add	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	68ba      	ldr	r2, [r7, #8]
 8006738:	441a      	add	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	429a      	cmp	r2, r3
 8006740:	d118      	bne.n	8006774 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	4b14      	ldr	r3, [pc, #80]	; (8006798 <prvInsertBlockIntoFreeList+0xac>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d00d      	beq.n	800676a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	685a      	ldr	r2, [r3, #4]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	441a      	add	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	e008      	b.n	800677c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800676a:	4b0b      	ldr	r3, [pc, #44]	; (8006798 <prvInsertBlockIntoFreeList+0xac>)
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	601a      	str	r2, [r3, #0]
 8006772:	e003      	b.n	800677c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	429a      	cmp	r2, r3
 8006782:	d002      	beq.n	800678a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800678a:	bf00      	nop
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	bc80      	pop	{r7}
 8006792:	4770      	bx	lr
 8006794:	20001044 	.word	0x20001044
 8006798:	2000104c 	.word	0x2000104c

0800679c <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800679c:	b580      	push	{r7, lr}
 800679e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80067a0:	4803      	ldr	r0, [pc, #12]	; (80067b0 <_cbSendSystemDesc+0x14>)
 80067a2:	f001 f991 	bl	8007ac8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80067a6:	4803      	ldr	r0, [pc, #12]	; (80067b4 <_cbSendSystemDesc+0x18>)
 80067a8:	f001 f98e 	bl	8007ac8 <SEGGER_SYSVIEW_SendSysDesc>
}
 80067ac:	bf00      	nop
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	08008adc 	.word	0x08008adc
 80067b4:	08008b1c 	.word	0x08008b1c

080067b8 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80067b8:	b580      	push	{r7, lr}
 80067ba:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80067bc:	4b06      	ldr	r3, [pc, #24]	; (80067d8 <SEGGER_SYSVIEW_Conf+0x20>)
 80067be:	6818      	ldr	r0, [r3, #0]
 80067c0:	4b05      	ldr	r3, [pc, #20]	; (80067d8 <SEGGER_SYSVIEW_Conf+0x20>)
 80067c2:	6819      	ldr	r1, [r3, #0]
 80067c4:	4b05      	ldr	r3, [pc, #20]	; (80067dc <SEGGER_SYSVIEW_Conf+0x24>)
 80067c6:	4a06      	ldr	r2, [pc, #24]	; (80067e0 <SEGGER_SYSVIEW_Conf+0x28>)
 80067c8:	f000 fcfe 	bl	80071c8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80067cc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80067d0:	f000 fd3e 	bl	8007250 <SEGGER_SYSVIEW_SetRAMBase>
}
 80067d4:	bf00      	nop
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	20000014 	.word	0x20000014
 80067dc:	0800679d 	.word	0x0800679d
 80067e0:	08008bbc 	.word	0x08008bbc

080067e4 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80067e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80067ea:	2300      	movs	r3, #0
 80067ec:	607b      	str	r3, [r7, #4]
 80067ee:	e034      	b.n	800685a <_cbSendTaskList+0x76>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80067f0:	491e      	ldr	r1, [pc, #120]	; (800686c <_cbSendTaskList+0x88>)
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	4613      	mov	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	4413      	add	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	440b      	add	r3, r1
 80067fe:	6818      	ldr	r0, [r3, #0]
 8006800:	491a      	ldr	r1, [pc, #104]	; (800686c <_cbSendTaskList+0x88>)
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	3304      	adds	r3, #4
 8006810:	681c      	ldr	r4, [r3, #0]
 8006812:	4916      	ldr	r1, [pc, #88]	; (800686c <_cbSendTaskList+0x88>)
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	4613      	mov	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	440b      	add	r3, r1
 8006820:	3308      	adds	r3, #8
 8006822:	681d      	ldr	r5, [r3, #0]
 8006824:	4911      	ldr	r1, [pc, #68]	; (800686c <_cbSendTaskList+0x88>)
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	4613      	mov	r3, r2
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	4413      	add	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	440b      	add	r3, r1
 8006832:	330c      	adds	r3, #12
 8006834:	681e      	ldr	r6, [r3, #0]
 8006836:	490d      	ldr	r1, [pc, #52]	; (800686c <_cbSendTaskList+0x88>)
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	4613      	mov	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	4413      	add	r3, r2
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	440b      	add	r3, r1
 8006844:	3310      	adds	r3, #16
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	4633      	mov	r3, r6
 800684c:	462a      	mov	r2, r5
 800684e:	4621      	mov	r1, r4
 8006850:	f000 f8b4 	bl	80069bc <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	3301      	adds	r3, #1
 8006858:	607b      	str	r3, [r7, #4]
 800685a:	4b05      	ldr	r3, [pc, #20]	; (8006870 <_cbSendTaskList+0x8c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	429a      	cmp	r2, r3
 8006862:	d3c5      	bcc.n	80067f0 <_cbSendTaskList+0xc>
  }
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800686c:	2000105c 	.word	0x2000105c
 8006870:	200010fc 	.word	0x200010fc

08006874 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8006874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800687a:	f7fe ff3f 	bl	80056fc <xTaskGetTickCountFromISR>
 800687e:	4603      	mov	r3, r0
 8006880:	f04f 0400 	mov.w	r4, #0
 8006884:	e9c7 3400 	strd	r3, r4, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8006888:	e9d7 5600 	ldrd	r5, r6, [r7]
 800688c:	462b      	mov	r3, r5
 800688e:	4634      	mov	r4, r6
 8006890:	f04f 0100 	mov.w	r1, #0
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	0162      	lsls	r2, r4, #5
 800689a:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 800689e:	0159      	lsls	r1, r3, #5
 80068a0:	460b      	mov	r3, r1
 80068a2:	4614      	mov	r4, r2
 80068a4:	1b5b      	subs	r3, r3, r5
 80068a6:	eb64 0406 	sbc.w	r4, r4, r6
 80068aa:	f04f 0100 	mov.w	r1, #0
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	00a2      	lsls	r2, r4, #2
 80068b4:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80068b8:	0099      	lsls	r1, r3, #2
 80068ba:	460b      	mov	r3, r1
 80068bc:	4614      	mov	r4, r2
 80068be:	195b      	adds	r3, r3, r5
 80068c0:	eb44 0406 	adc.w	r4, r4, r6
 80068c4:	f04f 0100 	mov.w	r1, #0
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	00e2      	lsls	r2, r4, #3
 80068ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80068d2:	00d9      	lsls	r1, r3, #3
 80068d4:	460b      	mov	r3, r1
 80068d6:	4614      	mov	r4, r2
 80068d8:	e9c7 3400 	strd	r3, r4, [r7]
  return Time;
 80068dc:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	4621      	mov	r1, r4
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080068ec <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af02      	add	r7, sp, #8
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80068fa:	2205      	movs	r2, #5
 80068fc:	492b      	ldr	r1, [pc, #172]	; (80069ac <SYSVIEW_AddTask+0xc0>)
 80068fe:	68b8      	ldr	r0, [r7, #8]
 8006900:	f001 fc64 	bl	80081cc <memcmp>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d04b      	beq.n	80069a2 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800690a:	4b29      	ldr	r3, [pc, #164]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2b07      	cmp	r3, #7
 8006910:	d903      	bls.n	800691a <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8006912:	4828      	ldr	r0, [pc, #160]	; (80069b4 <SYSVIEW_AddTask+0xc8>)
 8006914:	f001 fbd4 	bl	80080c0 <SEGGER_SYSVIEW_Warn>
    return;
 8006918:	e044      	b.n	80069a4 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800691a:	4b25      	ldr	r3, [pc, #148]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	4926      	ldr	r1, [pc, #152]	; (80069b8 <SYSVIEW_AddTask+0xcc>)
 8006920:	4613      	mov	r3, r2
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4413      	add	r3, r2
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	440b      	add	r3, r1
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800692e:	4b20      	ldr	r3, [pc, #128]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	4921      	ldr	r1, [pc, #132]	; (80069b8 <SYSVIEW_AddTask+0xcc>)
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	440b      	add	r3, r1
 800693e:	3304      	adds	r3, #4
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8006944:	4b1a      	ldr	r3, [pc, #104]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	491b      	ldr	r1, [pc, #108]	; (80069b8 <SYSVIEW_AddTask+0xcc>)
 800694a:	4613      	mov	r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4413      	add	r3, r2
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	440b      	add	r3, r1
 8006954:	3308      	adds	r3, #8
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800695a:	4b15      	ldr	r3, [pc, #84]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	4916      	ldr	r1, [pc, #88]	; (80069b8 <SYSVIEW_AddTask+0xcc>)
 8006960:	4613      	mov	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	4413      	add	r3, r2
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	440b      	add	r3, r1
 800696a:	330c      	adds	r3, #12
 800696c:	683a      	ldr	r2, [r7, #0]
 800696e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8006970:	4b0f      	ldr	r3, [pc, #60]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	4910      	ldr	r1, [pc, #64]	; (80069b8 <SYSVIEW_AddTask+0xcc>)
 8006976:	4613      	mov	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	440b      	add	r3, r1
 8006980:	3310      	adds	r3, #16
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8006986:	4b0a      	ldr	r3, [pc, #40]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3301      	adds	r3, #1
 800698c:	4a08      	ldr	r2, [pc, #32]	; (80069b0 <SYSVIEW_AddTask+0xc4>)
 800698e:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 f80e 	bl	80069bc <SYSVIEW_SendTaskInfo>
 80069a0:	e000      	b.n	80069a4 <SYSVIEW_AddTask+0xb8>
    return;
 80069a2:	bf00      	nop

}
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	08008b2c 	.word	0x08008b2c
 80069b0:	200010fc 	.word	0x200010fc
 80069b4:	08008b34 	.word	0x08008b34
 80069b8:	2000105c 	.word	0x2000105c

080069bc <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80069bc:	b580      	push	{r7, lr}
 80069be:	b08a      	sub	sp, #40	; 0x28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
 80069c8:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80069ca:	f107 0314 	add.w	r3, r7, #20
 80069ce:	2214      	movs	r2, #20
 80069d0:	2100      	movs	r1, #0
 80069d2:	4618      	mov	r0, r3
 80069d4:	f001 fc14 	bl	8008200 <memset>
  TaskInfo.TaskID     = TaskID;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80069e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ea:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80069ec:	f107 0314 	add.w	r3, r7, #20
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 ff71 	bl	80078d8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80069f6:	bf00      	nop
 80069f8:	3728      	adds	r7, #40	; 0x28
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8006a06:	4b21      	ldr	r3, [pc, #132]	; (8006a8c <_DoInit+0x8c>)
 8006a08:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2203      	movs	r2, #3
 8006a0e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2203      	movs	r2, #3
 8006a14:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a1d      	ldr	r2, [pc, #116]	; (8006a90 <_DoInit+0x90>)
 8006a1a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a1d      	ldr	r2, [pc, #116]	; (8006a94 <_DoInit+0x94>)
 8006a20:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a28:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a14      	ldr	r2, [pc, #80]	; (8006a90 <_DoInit+0x90>)
 8006a40:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a14      	ldr	r2, [pc, #80]	; (8006a98 <_DoInit+0x98>)
 8006a46:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	3307      	adds	r3, #7
 8006a64:	4a0d      	ldr	r2, [pc, #52]	; (8006a9c <_DoInit+0x9c>)
 8006a66:	6810      	ldr	r0, [r2, #0]
 8006a68:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a0c      	ldr	r2, [pc, #48]	; (8006aa0 <_DoInit+0xa0>)
 8006a6e:	6810      	ldr	r0, [r2, #0]
 8006a70:	6018      	str	r0, [r3, #0]
 8006a72:	8891      	ldrh	r1, [r2, #4]
 8006a74:	7992      	ldrb	r2, [r2, #6]
 8006a76:	8099      	strh	r1, [r3, #4]
 8006a78:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2220      	movs	r2, #32
 8006a7e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bc80      	pop	{r7}
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	20003f70 	.word	0x20003f70
 8006a90:	08008b84 	.word	0x08008b84
 8006a94:	20001100 	.word	0x20001100
 8006a98:	20001500 	.word	0x20001500
 8006a9c:	08008b90 	.word	0x08008b90
 8006aa0:	08008b94 	.word	0x08008b94

08006aa4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08c      	sub	sp, #48	; 0x30
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8006ab0:	4b3e      	ldr	r3, [pc, #248]	; (8006bac <SEGGER_RTT_ReadNoLock+0x108>)
 8006ab2:	623b      	str	r3, [r7, #32]
 8006ab4:	6a3b      	ldr	r3, [r7, #32]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <SEGGER_RTT_ReadNoLock+0x1e>
 8006abe:	f7ff ff9f 	bl	8006a00 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	4413      	add	r3, r2
 8006aca:	00db      	lsls	r3, r3, #3
 8006acc:	3360      	adds	r3, #96	; 0x60
 8006ace:	4a37      	ldr	r2, [pc, #220]	; (8006bac <SEGGER_RTT_ReadNoLock+0x108>)
 8006ad0:	4413      	add	r3, r2
 8006ad2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8006ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d92b      	bls.n	8006b48 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4293      	cmp	r3, r2
 8006b00:	bf28      	it	cs
 8006b02:	4613      	movcs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b0c:	4413      	add	r3, r2
 8006b0e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006b10:	697a      	ldr	r2, [r7, #20]
 8006b12:	6939      	ldr	r1, [r7, #16]
 8006b14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b16:	f001 fb68 	bl	80081ea <memcpy>
    NumBytesRead += NumBytesRem;
 8006b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	4413      	add	r3, r2
 8006b20:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8006b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	4413      	add	r3, r2
 8006b28:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006b32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	4413      	add	r3, r2
 8006b38:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d101      	bne.n	8006b48 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8006b44:	2300      	movs	r3, #0
 8006b46:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8006b48:	69ba      	ldr	r2, [r7, #24]
 8006b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006b50:	697a      	ldr	r2, [r7, #20]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4293      	cmp	r3, r2
 8006b56:	bf28      	it	cs
 8006b58:	4613      	movcs	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d019      	beq.n	8006b96 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	685a      	ldr	r2, [r3, #4]
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	4413      	add	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006b6c:	697a      	ldr	r2, [r7, #20]
 8006b6e:	6939      	ldr	r1, [r7, #16]
 8006b70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b72:	f001 fb3a 	bl	80081ea <memcpy>
    NumBytesRead += NumBytesRem;
 8006b76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8006b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	4413      	add	r3, r2
 8006b84:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006b8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	4413      	add	r3, r2
 8006b94:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8006b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ba0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8006ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3730      	adds	r7, #48	; 0x30
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	20003f70 	.word	0x20003f70

08006bb0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b088      	sub	sp, #32
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
 8006bbc:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8006bbe:	4b3c      	ldr	r3, [pc, #240]	; (8006cb0 <SEGGER_RTT_AllocUpBuffer+0x100>)
 8006bc0:	61bb      	str	r3, [r7, #24]
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d101      	bne.n	8006bd0 <SEGGER_RTT_AllocUpBuffer+0x20>
 8006bcc:	f7ff ff18 	bl	8006a00 <_DoInit>
  SEGGER_RTT_LOCK();
 8006bd0:	f3ef 8311 	mrs	r3, BASEPRI
 8006bd4:	f04f 0120 	mov.w	r1, #32
 8006bd8:	f381 8811 	msr	BASEPRI, r1
 8006bdc:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006bde:	4b34      	ldr	r3, [pc, #208]	; (8006cb0 <SEGGER_RTT_AllocUpBuffer+0x100>)
 8006be0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8006be2:	2300      	movs	r3, #0
 8006be4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8006be6:	6939      	ldr	r1, [r7, #16]
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	4613      	mov	r3, r2
 8006bee:	005b      	lsls	r3, r3, #1
 8006bf0:	4413      	add	r3, r2
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	440b      	add	r3, r1
 8006bf6:	3304      	adds	r3, #4
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d008      	beq.n	8006c10 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	3301      	adds	r3, #1
 8006c02:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	69fa      	ldr	r2, [r7, #28]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	dbeb      	blt.n	8006be6 <SEGGER_RTT_AllocUpBuffer+0x36>
 8006c0e:	e000      	b.n	8006c12 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8006c10:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	69fa      	ldr	r2, [r7, #28]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	da3d      	bge.n	8006c98 <SEGGER_RTT_AllocUpBuffer+0xe8>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8006c1c:	6939      	ldr	r1, [r7, #16]
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	1c5a      	adds	r2, r3, #1
 8006c22:	4613      	mov	r3, r2
 8006c24:	005b      	lsls	r3, r3, #1
 8006c26:	4413      	add	r3, r2
 8006c28:	00db      	lsls	r3, r3, #3
 8006c2a:	440b      	add	r3, r1
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8006c30:	6939      	ldr	r1, [r7, #16]
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	1c5a      	adds	r2, r3, #1
 8006c36:	4613      	mov	r3, r2
 8006c38:	005b      	lsls	r3, r3, #1
 8006c3a:	4413      	add	r3, r2
 8006c3c:	00db      	lsls	r3, r3, #3
 8006c3e:	440b      	add	r3, r1
 8006c40:	3304      	adds	r3, #4
 8006c42:	68ba      	ldr	r2, [r7, #8]
 8006c44:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8006c46:	6939      	ldr	r1, [r7, #16]
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	005b      	lsls	r3, r3, #1
 8006c4e:	4413      	add	r3, r2
 8006c50:	00db      	lsls	r3, r3, #3
 8006c52:	440b      	add	r3, r1
 8006c54:	3320      	adds	r3, #32
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8006c5a:	6939      	ldr	r1, [r7, #16]
 8006c5c:	69fa      	ldr	r2, [r7, #28]
 8006c5e:	4613      	mov	r3, r2
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	4413      	add	r3, r2
 8006c64:	00db      	lsls	r3, r3, #3
 8006c66:	440b      	add	r3, r1
 8006c68:	3328      	adds	r3, #40	; 0x28
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8006c6e:	6939      	ldr	r1, [r7, #16]
 8006c70:	69fa      	ldr	r2, [r7, #28]
 8006c72:	4613      	mov	r3, r2
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	4413      	add	r3, r2
 8006c78:	00db      	lsls	r3, r3, #3
 8006c7a:	440b      	add	r3, r1
 8006c7c:	3324      	adds	r3, #36	; 0x24
 8006c7e:	2200      	movs	r2, #0
 8006c80:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8006c82:	6939      	ldr	r1, [r7, #16]
 8006c84:	69fa      	ldr	r2, [r7, #28]
 8006c86:	4613      	mov	r3, r2
 8006c88:	005b      	lsls	r3, r3, #1
 8006c8a:	4413      	add	r3, r2
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	440b      	add	r3, r1
 8006c90:	332c      	adds	r3, #44	; 0x2c
 8006c92:	683a      	ldr	r2, [r7, #0]
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e002      	b.n	8006c9e <SEGGER_RTT_AllocUpBuffer+0xee>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
  } else {
    BufferIndex = -1;
 8006c98:	f04f 33ff 	mov.w	r3, #4294967295
 8006c9c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8006ca4:	69fb      	ldr	r3, [r7, #28]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3720      	adds	r7, #32
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	20003f70 	.word	0x20003f70

08006cb4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b088      	sub	sp, #32
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
 8006cc0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8006cc2:	4b32      	ldr	r3, [pc, #200]	; (8006d8c <SEGGER_RTT_ConfigDownBuffer+0xd8>)
 8006cc4:	61bb      	str	r3, [r7, #24]
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d101      	bne.n	8006cd4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8006cd0:	f7ff fe96 	bl	8006a00 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006cd4:	4b2d      	ldr	r3, [pc, #180]	; (8006d8c <SEGGER_RTT_ConfigDownBuffer+0xd8>)
 8006cd6:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	461a      	mov	r2, r3
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d24b      	bcs.n	8006d7c <SEGGER_RTT_ConfigDownBuffer+0xc8>
    SEGGER_RTT_LOCK();
 8006ce4:	f3ef 8311 	mrs	r3, BASEPRI
 8006ce8:	f04f 0120 	mov.w	r1, #32
 8006cec:	f381 8811 	msr	BASEPRI, r1
 8006cf0:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d031      	beq.n	8006d5c <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8006cf8:	6979      	ldr	r1, [r7, #20]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	005b      	lsls	r3, r3, #1
 8006d00:	4413      	add	r3, r2
 8006d02:	00db      	lsls	r3, r3, #3
 8006d04:	440b      	add	r3, r1
 8006d06:	3360      	adds	r3, #96	; 0x60
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8006d0c:	6979      	ldr	r1, [r7, #20]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	4613      	mov	r3, r2
 8006d12:	005b      	lsls	r3, r3, #1
 8006d14:	4413      	add	r3, r2
 8006d16:	00db      	lsls	r3, r3, #3
 8006d18:	440b      	add	r3, r1
 8006d1a:	3364      	adds	r3, #100	; 0x64
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8006d20:	6979      	ldr	r1, [r7, #20]
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	4613      	mov	r3, r2
 8006d26:	005b      	lsls	r3, r3, #1
 8006d28:	4413      	add	r3, r2
 8006d2a:	00db      	lsls	r3, r3, #3
 8006d2c:	440b      	add	r3, r1
 8006d2e:	3368      	adds	r3, #104	; 0x68
 8006d30:	683a      	ldr	r2, [r7, #0]
 8006d32:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8006d34:	6979      	ldr	r1, [r7, #20]
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	005b      	lsls	r3, r3, #1
 8006d3c:	4413      	add	r3, r2
 8006d3e:	00db      	lsls	r3, r3, #3
 8006d40:	440b      	add	r3, r1
 8006d42:	3370      	adds	r3, #112	; 0x70
 8006d44:	2200      	movs	r2, #0
 8006d46:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8006d48:	6979      	ldr	r1, [r7, #20]
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	005b      	lsls	r3, r3, #1
 8006d50:	4413      	add	r3, r2
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	440b      	add	r3, r1
 8006d56:	336c      	adds	r3, #108	; 0x6c
 8006d58:	2200      	movs	r2, #0
 8006d5a:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8006d5c:	6979      	ldr	r1, [r7, #20]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	4613      	mov	r3, r2
 8006d62:	005b      	lsls	r3, r3, #1
 8006d64:	4413      	add	r3, r2
 8006d66:	00db      	lsls	r3, r3, #3
 8006d68:	440b      	add	r3, r1
 8006d6a:	3374      	adds	r3, #116	; 0x74
 8006d6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d6e:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    SEGGER_RTT_UNLOCK();
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8006d76:	2300      	movs	r3, #0
 8006d78:	61fb      	str	r3, [r7, #28]
 8006d7a:	e002      	b.n	8006d82 <SEGGER_RTT_ConfigDownBuffer+0xce>
  } else {
    r = -1;
 8006d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d80:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8006d82:	69fb      	ldr	r3, [r7, #28]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3720      	adds	r7, #32
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	20003f70 	.word	0x20003f70

08006d90 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8006d90:	b480      	push	{r7}
 8006d92:	b087      	sub	sp, #28
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8006da0:	e002      	b.n	8006da8 <_EncodeStr+0x18>
    Len++;
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	3301      	adds	r3, #1
 8006da6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8006da8:	68ba      	ldr	r2, [r7, #8]
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	4413      	add	r3, r2
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1f6      	bne.n	8006da2 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d901      	bls.n	8006dc0 <_EncodeStr+0x30>
    Len = Limit;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	2bfe      	cmp	r3, #254	; 0xfe
 8006dc4:	d806      	bhi.n	8006dd4 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	1c5a      	adds	r2, r3, #1
 8006dca:	60fa      	str	r2, [r7, #12]
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	b2d2      	uxtb	r2, r2
 8006dd0:	701a      	strb	r2, [r3, #0]
 8006dd2:	e011      	b.n	8006df8 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	1c5a      	adds	r2, r3, #1
 8006dd8:	60fa      	str	r2, [r7, #12]
 8006dda:	22ff      	movs	r2, #255	; 0xff
 8006ddc:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	1c5a      	adds	r2, r3, #1
 8006de2:	60fa      	str	r2, [r7, #12]
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	b2d2      	uxtb	r2, r2
 8006de8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	0a19      	lsrs	r1, r3, #8
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	1c5a      	adds	r2, r3, #1
 8006df2:	60fa      	str	r2, [r7, #12]
 8006df4:	b2ca      	uxtb	r2, r1
 8006df6:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8006dfc:	e00a      	b.n	8006e14 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8006dfe:	68ba      	ldr	r2, [r7, #8]
 8006e00:	1c53      	adds	r3, r2, #1
 8006e02:	60bb      	str	r3, [r7, #8]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	1c59      	adds	r1, r3, #1
 8006e08:	60f9      	str	r1, [r7, #12]
 8006e0a:	7812      	ldrb	r2, [r2, #0]
 8006e0c:	701a      	strb	r2, [r3, #0]
    n++;
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	3301      	adds	r3, #1
 8006e12:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d3f0      	bcc.n	8006dfe <_EncodeStr+0x6e>
  }
  return pPayload;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bc80      	pop	{r7}
 8006e26:	4770      	bx	lr

08006e28 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	3304      	adds	r3, #4
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bc80      	pop	{r7}
 8006e3c:	4770      	bx	lr
	...

08006e40 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006e46:	4b33      	ldr	r3, [pc, #204]	; (8006f14 <_HandleIncomingPacket+0xd4>)
 8006e48:	7e1b      	ldrb	r3, [r3, #24]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	1cfb      	adds	r3, r7, #3
 8006e4e:	2201      	movs	r2, #1
 8006e50:	4619      	mov	r1, r3
 8006e52:	f7ff fe27 	bl	8006aa4 <SEGGER_RTT_ReadNoLock>
 8006e56:	4603      	mov	r3, r0
 8006e58:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	dd4d      	ble.n	8006efc <_HandleIncomingPacket+0xbc>
    switch (Cmd) {
 8006e60:	78fb      	ldrb	r3, [r7, #3]
 8006e62:	2b05      	cmp	r3, #5
 8006e64:	d022      	beq.n	8006eac <_HandleIncomingPacket+0x6c>
 8006e66:	2b05      	cmp	r3, #5
 8006e68:	dc0b      	bgt.n	8006e82 <_HandleIncomingPacket+0x42>
 8006e6a:	2b02      	cmp	r3, #2
 8006e6c:	d015      	beq.n	8006e9a <_HandleIncomingPacket+0x5a>
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	dc02      	bgt.n	8006e78 <_HandleIncomingPacket+0x38>
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d00e      	beq.n	8006e94 <_HandleIncomingPacket+0x54>
 8006e76:	e034      	b.n	8006ee2 <_HandleIncomingPacket+0xa2>
 8006e78:	2b03      	cmp	r3, #3
 8006e7a:	d011      	beq.n	8006ea0 <_HandleIncomingPacket+0x60>
 8006e7c:	2b04      	cmp	r3, #4
 8006e7e:	d012      	beq.n	8006ea6 <_HandleIncomingPacket+0x66>
 8006e80:	e02f      	b.n	8006ee2 <_HandleIncomingPacket+0xa2>
 8006e82:	2b07      	cmp	r3, #7
 8006e84:	d018      	beq.n	8006eb8 <_HandleIncomingPacket+0x78>
 8006e86:	2b07      	cmp	r3, #7
 8006e88:	db13      	blt.n	8006eb2 <_HandleIncomingPacket+0x72>
 8006e8a:	2b7f      	cmp	r3, #127	; 0x7f
 8006e8c:	d038      	beq.n	8006f00 <_HandleIncomingPacket+0xc0>
 8006e8e:	2b80      	cmp	r3, #128	; 0x80
 8006e90:	d015      	beq.n	8006ebe <_HandleIncomingPacket+0x7e>
 8006e92:	e026      	b.n	8006ee2 <_HandleIncomingPacket+0xa2>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8006e94:	f000 fba6 	bl	80075e4 <SEGGER_SYSVIEW_Start>
      break;
 8006e98:	e037      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8006e9a:	f000 fc5d 	bl	8007758 <SEGGER_SYSVIEW_Stop>
      break;
 8006e9e:	e034      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8006ea0:	f000 fe36 	bl	8007b10 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8006ea4:	e031      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8006ea6:	f000 fdfb 	bl	8007aa0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8006eaa:	e02e      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8006eac:	f000 fc7a 	bl	80077a4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8006eb0:	e02b      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8006eb2:	f001 f8c7 	bl	8008044 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8006eb6:	e028      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8006eb8:	f001 f8a6 	bl	8008008 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8006ebc:	e025      	b.n	8006f0a <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006ebe:	4b15      	ldr	r3, [pc, #84]	; (8006f14 <_HandleIncomingPacket+0xd4>)
 8006ec0:	7e1b      	ldrb	r3, [r3, #24]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	1cfb      	adds	r3, r7, #3
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	4619      	mov	r1, r3
 8006eca:	f7ff fdeb 	bl	8006aa4 <SEGGER_RTT_ReadNoLock>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	dd15      	ble.n	8006f04 <_HandleIncomingPacket+0xc4>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8006ed8:	78fb      	ldrb	r3, [r7, #3]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f001 f814 	bl	8007f08 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8006ee0:	e010      	b.n	8006f04 <_HandleIncomingPacket+0xc4>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8006ee2:	78fb      	ldrb	r3, [r7, #3]
 8006ee4:	b25b      	sxtb	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	da0e      	bge.n	8006f08 <_HandleIncomingPacket+0xc8>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006eea:	4b0a      	ldr	r3, [pc, #40]	; (8006f14 <_HandleIncomingPacket+0xd4>)
 8006eec:	7e1b      	ldrb	r3, [r3, #24]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	1cfb      	adds	r3, r7, #3
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	f7ff fdd5 	bl	8006aa4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8006efa:	e005      	b.n	8006f08 <_HandleIncomingPacket+0xc8>
    }
  }
 8006efc:	bf00      	nop
 8006efe:	e004      	b.n	8006f0a <_HandleIncomingPacket+0xca>
      break;
 8006f00:	bf00      	nop
 8006f02:	e002      	b.n	8006f0a <_HandleIncomingPacket+0xca>
      break;
 8006f04:	bf00      	nop
 8006f06:	e000      	b.n	8006f0a <_HandleIncomingPacket+0xca>
      break;
 8006f08:	bf00      	nop
}
 8006f0a:	bf00      	nop
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	20003d18 	.word	0x20003d18

08006f18 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08c      	sub	sp, #48	; 0x30
 8006f1c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8006f1e:	2301      	movs	r3, #1
 8006f20:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8006f22:	1d3b      	adds	r3, r7, #4
 8006f24:	3301      	adds	r3, #1
 8006f26:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f2c:	4b31      	ldr	r3, [pc, #196]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006f2e:	695b      	ldr	r3, [r3, #20]
 8006f30:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f32:	e00b      	b.n	8006f4c <_TrySendOverflowPacket+0x34>
 8006f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3a:	1c59      	adds	r1, r3, #1
 8006f3c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006f3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f42:	b2d2      	uxtb	r2, r2
 8006f44:	701a      	strb	r2, [r3, #0]
 8006f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f48:	09db      	lsrs	r3, r3, #7
 8006f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4e:	2b7f      	cmp	r3, #127	; 0x7f
 8006f50:	d8f0      	bhi.n	8006f34 <_TrySendOverflowPacket+0x1c>
 8006f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f54:	1c5a      	adds	r2, r3, #1
 8006f56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f5a:	b2d2      	uxtb	r2, r2
 8006f5c:	701a      	strb	r2, [r3, #0]
 8006f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f60:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006f62:	4b25      	ldr	r3, [pc, #148]	; (8006ff8 <_TrySendOverflowPacket+0xe0>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006f68:	4b22      	ldr	r3, [pc, #136]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	69ba      	ldr	r2, [r7, #24]
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	627b      	str	r3, [r7, #36]	; 0x24
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	623b      	str	r3, [r7, #32]
 8006f7a:	e00b      	b.n	8006f94 <_TrySendOverflowPacket+0x7c>
 8006f7c:	6a3b      	ldr	r3, [r7, #32]
 8006f7e:	b2da      	uxtb	r2, r3
 8006f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f82:	1c59      	adds	r1, r3, #1
 8006f84:	6279      	str	r1, [r7, #36]	; 0x24
 8006f86:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f8a:	b2d2      	uxtb	r2, r2
 8006f8c:	701a      	strb	r2, [r3, #0]
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	09db      	lsrs	r3, r3, #7
 8006f92:	623b      	str	r3, [r7, #32]
 8006f94:	6a3b      	ldr	r3, [r7, #32]
 8006f96:	2b7f      	cmp	r3, #127	; 0x7f
 8006f98:	d8f0      	bhi.n	8006f7c <_TrySendOverflowPacket+0x64>
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	1c5a      	adds	r2, r3, #1
 8006f9e:	627a      	str	r2, [r7, #36]	; 0x24
 8006fa0:	6a3a      	ldr	r2, [r7, #32]
 8006fa2:	b2d2      	uxtb	r2, r2
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8006faa:	4b12      	ldr	r3, [pc, #72]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006fac:	785b      	ldrb	r3, [r3, #1]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	69fa      	ldr	r2, [r7, #28]
 8006fb2:	1d3b      	adds	r3, r7, #4
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	1d3b      	adds	r3, r7, #4
 8006fba:	4619      	mov	r1, r3
 8006fbc:	f7f9 f8c8 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d009      	beq.n	8006fde <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006fca:	4a0a      	ldr	r2, [pc, #40]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006fd0:	4b08      	ldr	r3, [pc, #32]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	4b06      	ldr	r3, [pc, #24]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006fda:	701a      	strb	r2, [r3, #0]
 8006fdc:	e004      	b.n	8006fe8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8006fde:	4b05      	ldr	r3, [pc, #20]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	4a03      	ldr	r2, [pc, #12]	; (8006ff4 <_TrySendOverflowPacket+0xdc>)
 8006fe6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8006fe8:	693b      	ldr	r3, [r7, #16]
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3730      	adds	r7, #48	; 0x30
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	20003d18 	.word	0x20003d18
 8006ff8:	e0001004 	.word	0xe0001004

08006ffc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b08a      	sub	sp, #40	; 0x28
 8007000:	af00      	add	r7, sp, #0
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007008:	4b6c      	ldr	r3, [pc, #432]	; (80071bc <_SendPacket+0x1c0>)
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d010      	beq.n	8007032 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007010:	4b6a      	ldr	r3, [pc, #424]	; (80071bc <_SendPacket+0x1c0>)
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 80a3 	beq.w	8007160 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800701a:	4b68      	ldr	r3, [pc, #416]	; (80071bc <_SendPacket+0x1c0>)
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	2b02      	cmp	r3, #2
 8007020:	d109      	bne.n	8007036 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8007022:	f7ff ff79 	bl	8006f18 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007026:	4b65      	ldr	r3, [pc, #404]	; (80071bc <_SendPacket+0x1c0>)
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	2b01      	cmp	r3, #1
 800702c:	f040 809a 	bne.w	8007164 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8007030:	e001      	b.n	8007036 <_SendPacket+0x3a>
    goto Send;
 8007032:	bf00      	nop
 8007034:	e000      	b.n	8007038 <_SendPacket+0x3c>
Send:
 8007036:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2b1f      	cmp	r3, #31
 800703c:	d809      	bhi.n	8007052 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800703e:	4b5f      	ldr	r3, [pc, #380]	; (80071bc <_SendPacket+0x1c0>)
 8007040:	69da      	ldr	r2, [r3, #28]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	fa22 f303 	lsr.w	r3, r2, r3
 8007048:	f003 0301 	and.w	r3, r3, #1
 800704c:	2b00      	cmp	r3, #0
 800704e:	f040 808b 	bne.w	8007168 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b17      	cmp	r3, #23
 8007056:	d807      	bhi.n	8007068 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	3b01      	subs	r3, #1
 800705c:	60fb      	str	r3, [r7, #12]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	b2da      	uxtb	r2, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	701a      	strb	r2, [r3, #0]
 8007066:	e03d      	b.n	80070e4 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	2b7f      	cmp	r3, #127	; 0x7f
 8007074:	d912      	bls.n	800709c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	09da      	lsrs	r2, r3, #7
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	3b01      	subs	r3, #1
 800707e:	60fb      	str	r3, [r7, #12]
 8007080:	b2d2      	uxtb	r2, r2
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	b2db      	uxtb	r3, r3
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	3a01      	subs	r2, #1
 800708e:	60fa      	str	r2, [r7, #12]
 8007090:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007094:	b2da      	uxtb	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	701a      	strb	r2, [r3, #0]
 800709a:	e006      	b.n	80070aa <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	3b01      	subs	r3, #1
 80070a0:	60fb      	str	r3, [r7, #12]
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	b2da      	uxtb	r2, r3
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2b7f      	cmp	r3, #127	; 0x7f
 80070ae:	d912      	bls.n	80070d6 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	09da      	lsrs	r2, r3, #7
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	3b01      	subs	r3, #1
 80070b8:	60fb      	str	r3, [r7, #12]
 80070ba:	b2d2      	uxtb	r2, r2
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	3a01      	subs	r2, #1
 80070c8:	60fa      	str	r2, [r7, #12]
 80070ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80070ce:	b2da      	uxtb	r2, r3
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	701a      	strb	r2, [r3, #0]
 80070d4:	e006      	b.n	80070e4 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	3b01      	subs	r3, #1
 80070da:	60fb      	str	r3, [r7, #12]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	b2da      	uxtb	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80070e4:	4b36      	ldr	r3, [pc, #216]	; (80071c0 <_SendPacket+0x1c4>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80070ea:	4b34      	ldr	r3, [pc, #208]	; (80071bc <_SendPacket+0x1c0>)
 80070ec:	68db      	ldr	r3, [r3, #12]
 80070ee:	69ba      	ldr	r2, [r7, #24]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	627b      	str	r3, [r7, #36]	; 0x24
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	623b      	str	r3, [r7, #32]
 80070fc:	e00b      	b.n	8007116 <_SendPacket+0x11a>
 80070fe:	6a3b      	ldr	r3, [r7, #32]
 8007100:	b2da      	uxtb	r2, r3
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	1c59      	adds	r1, r3, #1
 8007106:	6279      	str	r1, [r7, #36]	; 0x24
 8007108:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800710c:	b2d2      	uxtb	r2, r2
 800710e:	701a      	strb	r2, [r3, #0]
 8007110:	6a3b      	ldr	r3, [r7, #32]
 8007112:	09db      	lsrs	r3, r3, #7
 8007114:	623b      	str	r3, [r7, #32]
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	2b7f      	cmp	r3, #127	; 0x7f
 800711a:	d8f0      	bhi.n	80070fe <_SendPacket+0x102>
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	1c5a      	adds	r2, r3, #1
 8007120:	627a      	str	r2, [r7, #36]	; 0x24
 8007122:	6a3a      	ldr	r2, [r7, #32]
 8007124:	b2d2      	uxtb	r2, r2
 8007126:	701a      	strb	r2, [r3, #0]
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800712c:	4b23      	ldr	r3, [pc, #140]	; (80071bc <_SendPacket+0x1c0>)
 800712e:	785b      	ldrb	r3, [r3, #1]
 8007130:	4618      	mov	r0, r3
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	461a      	mov	r2, r3
 800713a:	68f9      	ldr	r1, [r7, #12]
 800713c:	f7f9 f808 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007140:	4603      	mov	r3, r0
 8007142:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d003      	beq.n	8007152 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800714a:	4a1c      	ldr	r2, [pc, #112]	; (80071bc <_SendPacket+0x1c0>)
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	60d3      	str	r3, [r2, #12]
 8007150:	e00b      	b.n	800716a <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8007152:	4b1a      	ldr	r3, [pc, #104]	; (80071bc <_SendPacket+0x1c0>)
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	3301      	adds	r3, #1
 8007158:	b2da      	uxtb	r2, r3
 800715a:	4b18      	ldr	r3, [pc, #96]	; (80071bc <_SendPacket+0x1c0>)
 800715c:	701a      	strb	r2, [r3, #0]
 800715e:	e004      	b.n	800716a <_SendPacket+0x16e>
    goto SendDone;
 8007160:	bf00      	nop
 8007162:	e002      	b.n	800716a <_SendPacket+0x16e>
      goto SendDone;
 8007164:	bf00      	nop
 8007166:	e000      	b.n	800716a <_SendPacket+0x16e>
      goto SendDone;
 8007168:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800716a:	4b14      	ldr	r3, [pc, #80]	; (80071bc <_SendPacket+0x1c0>)
 800716c:	7e1b      	ldrb	r3, [r3, #24]
 800716e:	4619      	mov	r1, r3
 8007170:	4a14      	ldr	r2, [pc, #80]	; (80071c4 <_SendPacket+0x1c8>)
 8007172:	460b      	mov	r3, r1
 8007174:	005b      	lsls	r3, r3, #1
 8007176:	440b      	add	r3, r1
 8007178:	00db      	lsls	r3, r3, #3
 800717a:	4413      	add	r3, r2
 800717c:	336c      	adds	r3, #108	; 0x6c
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	4b0e      	ldr	r3, [pc, #56]	; (80071bc <_SendPacket+0x1c0>)
 8007182:	7e1b      	ldrb	r3, [r3, #24]
 8007184:	4618      	mov	r0, r3
 8007186:	490f      	ldr	r1, [pc, #60]	; (80071c4 <_SendPacket+0x1c8>)
 8007188:	4603      	mov	r3, r0
 800718a:	005b      	lsls	r3, r3, #1
 800718c:	4403      	add	r3, r0
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	440b      	add	r3, r1
 8007192:	3370      	adds	r3, #112	; 0x70
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	429a      	cmp	r2, r3
 8007198:	d00b      	beq.n	80071b2 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800719a:	4b08      	ldr	r3, [pc, #32]	; (80071bc <_SendPacket+0x1c0>)
 800719c:	789b      	ldrb	r3, [r3, #2]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d107      	bne.n	80071b2 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80071a2:	4b06      	ldr	r3, [pc, #24]	; (80071bc <_SendPacket+0x1c0>)
 80071a4:	2201      	movs	r2, #1
 80071a6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80071a8:	f7ff fe4a 	bl	8006e40 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80071ac:	4b03      	ldr	r3, [pc, #12]	; (80071bc <_SendPacket+0x1c0>)
 80071ae:	2200      	movs	r2, #0
 80071b0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80071b2:	bf00      	nop
 80071b4:	3728      	adds	r7, #40	; 0x28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	20003d18 	.word	0x20003d18
 80071c0:	e0001004 	.word	0xe0001004
 80071c4:	20003f70 	.word	0x20003f70

080071c8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b086      	sub	sp, #24
 80071cc:	af02      	add	r7, sp, #8
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
 80071d4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80071d6:	2300      	movs	r3, #0
 80071d8:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80071dc:	4917      	ldr	r1, [pc, #92]	; (800723c <SEGGER_SYSVIEW_Init+0x74>)
 80071de:	4818      	ldr	r0, [pc, #96]	; (8007240 <SEGGER_SYSVIEW_Init+0x78>)
 80071e0:	f7ff fce6 	bl	8006bb0 <SEGGER_RTT_AllocUpBuffer>
 80071e4:	4603      	mov	r3, r0
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	4b16      	ldr	r3, [pc, #88]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 80071ea:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80071ec:	4b15      	ldr	r3, [pc, #84]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 80071ee:	785a      	ldrb	r2, [r3, #1]
 80071f0:	4b14      	ldr	r3, [pc, #80]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 80071f2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80071f4:	4b13      	ldr	r3, [pc, #76]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 80071f6:	7e1b      	ldrb	r3, [r3, #24]
 80071f8:	4618      	mov	r0, r3
 80071fa:	2300      	movs	r3, #0
 80071fc:	9300      	str	r3, [sp, #0]
 80071fe:	2308      	movs	r3, #8
 8007200:	4a11      	ldr	r2, [pc, #68]	; (8007248 <SEGGER_SYSVIEW_Init+0x80>)
 8007202:	490f      	ldr	r1, [pc, #60]	; (8007240 <SEGGER_SYSVIEW_Init+0x78>)
 8007204:	f7ff fd56 	bl	8006cb4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8007208:	4b0e      	ldr	r3, [pc, #56]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 800720a:	2200      	movs	r2, #0
 800720c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800720e:	4b0f      	ldr	r3, [pc, #60]	; (800724c <SEGGER_SYSVIEW_Init+0x84>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a0c      	ldr	r2, [pc, #48]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 8007214:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8007216:	4a0b      	ldr	r2, [pc, #44]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800721c:	4a09      	ldr	r2, [pc, #36]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8007222:	4a08      	ldr	r2, [pc, #32]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8007228:	4a06      	ldr	r2, [pc, #24]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800722e:	4b05      	ldr	r3, [pc, #20]	; (8007244 <SEGGER_SYSVIEW_Init+0x7c>)
 8007230:	2200      	movs	r2, #0
 8007232:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8007234:	bf00      	nop
 8007236:	3710      	adds	r7, #16
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}
 800723c:	20001510 	.word	0x20001510
 8007240:	08008b9c 	.word	0x08008b9c
 8007244:	20003d18 	.word	0x20003d18
 8007248:	20003d10 	.word	0x20003d10
 800724c:	e0001004 	.word	0xe0001004

08007250 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8007258:	4a03      	ldr	r2, [pc, #12]	; (8007268 <SEGGER_SYSVIEW_SetRAMBase+0x18>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6113      	str	r3, [r2, #16]
}
 800725e:	bf00      	nop
 8007260:	370c      	adds	r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	bc80      	pop	{r7}
 8007266:	4770      	bx	lr
 8007268:	20003d18 	.word	0x20003d18

0800726c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007274:	f3ef 8311 	mrs	r3, BASEPRI
 8007278:	f04f 0120 	mov.w	r1, #32
 800727c:	f381 8811 	msr	BASEPRI, r1
 8007280:	60fb      	str	r3, [r7, #12]
 8007282:	4808      	ldr	r0, [pc, #32]	; (80072a4 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8007284:	f7ff fdd0 	bl	8006e28 <_PreparePacket>
 8007288:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	68b9      	ldr	r1, [r7, #8]
 800728e:	68b8      	ldr	r0, [r7, #8]
 8007290:	f7ff feb4 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f383 8811 	msr	BASEPRI, r3
}
 800729a:	bf00      	nop
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	20003d48 	.word	0x20003d48

080072a8 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80072b2:	f3ef 8311 	mrs	r3, BASEPRI
 80072b6:	f04f 0120 	mov.w	r1, #32
 80072ba:	f381 8811 	msr	BASEPRI, r1
 80072be:	617b      	str	r3, [r7, #20]
 80072c0:	4816      	ldr	r0, [pc, #88]	; (800731c <SEGGER_SYSVIEW_RecordU32+0x74>)
 80072c2:	f7ff fdb1 	bl	8006e28 <_PreparePacket>
 80072c6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	61fb      	str	r3, [r7, #28]
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	61bb      	str	r3, [r7, #24]
 80072d4:	e00b      	b.n	80072ee <SEGGER_SYSVIEW_RecordU32+0x46>
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	1c59      	adds	r1, r3, #1
 80072de:	61f9      	str	r1, [r7, #28]
 80072e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80072e4:	b2d2      	uxtb	r2, r2
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	09db      	lsrs	r3, r3, #7
 80072ec:	61bb      	str	r3, [r7, #24]
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	2b7f      	cmp	r3, #127	; 0x7f
 80072f2:	d8f0      	bhi.n	80072d6 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	1c5a      	adds	r2, r3, #1
 80072f8:	61fa      	str	r2, [r7, #28]
 80072fa:	69ba      	ldr	r2, [r7, #24]
 80072fc:	b2d2      	uxtb	r2, r2
 80072fe:	701a      	strb	r2, [r3, #0]
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	68f9      	ldr	r1, [r7, #12]
 8007308:	6938      	ldr	r0, [r7, #16]
 800730a:	f7ff fe77 	bl	8006ffc <_SendPacket>
  RECORD_END();
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	f383 8811 	msr	BASEPRI, r3
}
 8007314:	bf00      	nop
 8007316:	3720      	adds	r7, #32
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20003d48 	.word	0x20003d48

08007320 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8007320:	b580      	push	{r7, lr}
 8007322:	b08c      	sub	sp, #48	; 0x30
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800732c:	f3ef 8311 	mrs	r3, BASEPRI
 8007330:	f04f 0120 	mov.w	r1, #32
 8007334:	f381 8811 	msr	BASEPRI, r1
 8007338:	61fb      	str	r3, [r7, #28]
 800733a:	4825      	ldr	r0, [pc, #148]	; (80073d0 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800733c:	f7ff fd74 	bl	8006e28 <_PreparePacket>
 8007340:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	62fb      	str	r3, [r7, #44]	; 0x2c
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	62bb      	str	r3, [r7, #40]	; 0x28
 800734e:	e00b      	b.n	8007368 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8007350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007352:	b2da      	uxtb	r2, r3
 8007354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007356:	1c59      	adds	r1, r3, #1
 8007358:	62f9      	str	r1, [r7, #44]	; 0x2c
 800735a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800735e:	b2d2      	uxtb	r2, r2
 8007360:	701a      	strb	r2, [r3, #0]
 8007362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007364:	09db      	lsrs	r3, r3, #7
 8007366:	62bb      	str	r3, [r7, #40]	; 0x28
 8007368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800736a:	2b7f      	cmp	r3, #127	; 0x7f
 800736c:	d8f0      	bhi.n	8007350 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800736e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007370:	1c5a      	adds	r2, r3, #1
 8007372:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007374:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007376:	b2d2      	uxtb	r2, r2
 8007378:	701a      	strb	r2, [r3, #0]
 800737a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	627b      	str	r3, [r7, #36]	; 0x24
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	623b      	str	r3, [r7, #32]
 8007386:	e00b      	b.n	80073a0 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8007388:	6a3b      	ldr	r3, [r7, #32]
 800738a:	b2da      	uxtb	r2, r3
 800738c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738e:	1c59      	adds	r1, r3, #1
 8007390:	6279      	str	r1, [r7, #36]	; 0x24
 8007392:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007396:	b2d2      	uxtb	r2, r2
 8007398:	701a      	strb	r2, [r3, #0]
 800739a:	6a3b      	ldr	r3, [r7, #32]
 800739c:	09db      	lsrs	r3, r3, #7
 800739e:	623b      	str	r3, [r7, #32]
 80073a0:	6a3b      	ldr	r3, [r7, #32]
 80073a2:	2b7f      	cmp	r3, #127	; 0x7f
 80073a4:	d8f0      	bhi.n	8007388 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80073a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	627a      	str	r2, [r7, #36]	; 0x24
 80073ac:	6a3a      	ldr	r2, [r7, #32]
 80073ae:	b2d2      	uxtb	r2, r2
 80073b0:	701a      	strb	r2, [r3, #0]
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80073b6:	68fa      	ldr	r2, [r7, #12]
 80073b8:	6979      	ldr	r1, [r7, #20]
 80073ba:	69b8      	ldr	r0, [r7, #24]
 80073bc:	f7ff fe1e 	bl	8006ffc <_SendPacket>
  RECORD_END();
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	f383 8811 	msr	BASEPRI, r3
}
 80073c6:	bf00      	nop
 80073c8:	3730      	adds	r7, #48	; 0x30
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}
 80073ce:	bf00      	nop
 80073d0:	20003d48 	.word	0x20003d48

080073d4 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08e      	sub	sp, #56	; 0x38
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
 80073e0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 80073e2:	f3ef 8311 	mrs	r3, BASEPRI
 80073e6:	f04f 0120 	mov.w	r1, #32
 80073ea:	f381 8811 	msr	BASEPRI, r1
 80073ee:	61fb      	str	r3, [r7, #28]
 80073f0:	4832      	ldr	r0, [pc, #200]	; (80074bc <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80073f2:	f7ff fd19 	bl	8006e28 <_PreparePacket>
 80073f6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	637b      	str	r3, [r7, #52]	; 0x34
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	633b      	str	r3, [r7, #48]	; 0x30
 8007404:	e00b      	b.n	800741e <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8007406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007408:	b2da      	uxtb	r2, r3
 800740a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800740c:	1c59      	adds	r1, r3, #1
 800740e:	6379      	str	r1, [r7, #52]	; 0x34
 8007410:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007414:	b2d2      	uxtb	r2, r2
 8007416:	701a      	strb	r2, [r3, #0]
 8007418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741a:	09db      	lsrs	r3, r3, #7
 800741c:	633b      	str	r3, [r7, #48]	; 0x30
 800741e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007420:	2b7f      	cmp	r3, #127	; 0x7f
 8007422:	d8f0      	bhi.n	8007406 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8007424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007426:	1c5a      	adds	r2, r3, #1
 8007428:	637a      	str	r2, [r7, #52]	; 0x34
 800742a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800742c:	b2d2      	uxtb	r2, r2
 800742e:	701a      	strb	r2, [r3, #0]
 8007430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007432:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	62bb      	str	r3, [r7, #40]	; 0x28
 800743c:	e00b      	b.n	8007456 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800743e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007440:	b2da      	uxtb	r2, r3
 8007442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007444:	1c59      	adds	r1, r3, #1
 8007446:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007448:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800744c:	b2d2      	uxtb	r2, r2
 800744e:	701a      	strb	r2, [r3, #0]
 8007450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007452:	09db      	lsrs	r3, r3, #7
 8007454:	62bb      	str	r3, [r7, #40]	; 0x28
 8007456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007458:	2b7f      	cmp	r3, #127	; 0x7f
 800745a:	d8f0      	bhi.n	800743e <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800745c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800745e:	1c5a      	adds	r2, r3, #1
 8007460:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007464:	b2d2      	uxtb	r2, r2
 8007466:	701a      	strb	r2, [r3, #0]
 8007468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	627b      	str	r3, [r7, #36]	; 0x24
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	623b      	str	r3, [r7, #32]
 8007474:	e00b      	b.n	800748e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8007476:	6a3b      	ldr	r3, [r7, #32]
 8007478:	b2da      	uxtb	r2, r3
 800747a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747c:	1c59      	adds	r1, r3, #1
 800747e:	6279      	str	r1, [r7, #36]	; 0x24
 8007480:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007484:	b2d2      	uxtb	r2, r2
 8007486:	701a      	strb	r2, [r3, #0]
 8007488:	6a3b      	ldr	r3, [r7, #32]
 800748a:	09db      	lsrs	r3, r3, #7
 800748c:	623b      	str	r3, [r7, #32]
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	2b7f      	cmp	r3, #127	; 0x7f
 8007492:	d8f0      	bhi.n	8007476 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8007494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007496:	1c5a      	adds	r2, r3, #1
 8007498:	627a      	str	r2, [r7, #36]	; 0x24
 800749a:	6a3a      	ldr	r2, [r7, #32]
 800749c:	b2d2      	uxtb	r2, r2
 800749e:	701a      	strb	r2, [r3, #0]
 80074a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a2:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	6979      	ldr	r1, [r7, #20]
 80074a8:	69b8      	ldr	r0, [r7, #24]
 80074aa:	f7ff fda7 	bl	8006ffc <_SendPacket>
  RECORD_END();
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	f383 8811 	msr	BASEPRI, r3
}
 80074b4:	bf00      	nop
 80074b6:	3738      	adds	r7, #56	; 0x38
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	20003d48 	.word	0x20003d48

080074c0 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b090      	sub	sp, #64	; 0x40
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	607a      	str	r2, [r7, #4]
 80074cc:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80074ce:	f3ef 8311 	mrs	r3, BASEPRI
 80074d2:	f04f 0120 	mov.w	r1, #32
 80074d6:	f381 8811 	msr	BASEPRI, r1
 80074da:	61fb      	str	r3, [r7, #28]
 80074dc:	4840      	ldr	r0, [pc, #256]	; (80075e0 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80074de:	f7ff fca3 	bl	8006e28 <_PreparePacket>
 80074e2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80074f0:	e00b      	b.n	800750a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80074f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f4:	b2da      	uxtb	r2, r3
 80074f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074f8:	1c59      	adds	r1, r3, #1
 80074fa:	63f9      	str	r1, [r7, #60]	; 0x3c
 80074fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007500:	b2d2      	uxtb	r2, r2
 8007502:	701a      	strb	r2, [r3, #0]
 8007504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007506:	09db      	lsrs	r3, r3, #7
 8007508:	63bb      	str	r3, [r7, #56]	; 0x38
 800750a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750c:	2b7f      	cmp	r3, #127	; 0x7f
 800750e:	d8f0      	bhi.n	80074f2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8007510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007512:	1c5a      	adds	r2, r3, #1
 8007514:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007516:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007518:	b2d2      	uxtb	r2, r2
 800751a:	701a      	strb	r2, [r3, #0]
 800751c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800751e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	637b      	str	r3, [r7, #52]	; 0x34
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	633b      	str	r3, [r7, #48]	; 0x30
 8007528:	e00b      	b.n	8007542 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800752a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752c:	b2da      	uxtb	r2, r3
 800752e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007530:	1c59      	adds	r1, r3, #1
 8007532:	6379      	str	r1, [r7, #52]	; 0x34
 8007534:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007538:	b2d2      	uxtb	r2, r2
 800753a:	701a      	strb	r2, [r3, #0]
 800753c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753e:	09db      	lsrs	r3, r3, #7
 8007540:	633b      	str	r3, [r7, #48]	; 0x30
 8007542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007544:	2b7f      	cmp	r3, #127	; 0x7f
 8007546:	d8f0      	bhi.n	800752a <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8007548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800754a:	1c5a      	adds	r2, r3, #1
 800754c:	637a      	str	r2, [r7, #52]	; 0x34
 800754e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007550:	b2d2      	uxtb	r2, r2
 8007552:	701a      	strb	r2, [r3, #0]
 8007554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007556:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007560:	e00b      	b.n	800757a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8007562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007564:	b2da      	uxtb	r2, r3
 8007566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007568:	1c59      	adds	r1, r3, #1
 800756a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800756c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007570:	b2d2      	uxtb	r2, r2
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007576:	09db      	lsrs	r3, r3, #7
 8007578:	62bb      	str	r3, [r7, #40]	; 0x28
 800757a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800757c:	2b7f      	cmp	r3, #127	; 0x7f
 800757e:	d8f0      	bhi.n	8007562 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8007580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007582:	1c5a      	adds	r2, r3, #1
 8007584:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007586:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007588:	b2d2      	uxtb	r2, r2
 800758a:	701a      	strb	r2, [r3, #0]
 800758c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800758e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	627b      	str	r3, [r7, #36]	; 0x24
 8007594:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007596:	623b      	str	r3, [r7, #32]
 8007598:	e00b      	b.n	80075b2 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	b2da      	uxtb	r2, r3
 800759e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a0:	1c59      	adds	r1, r3, #1
 80075a2:	6279      	str	r1, [r7, #36]	; 0x24
 80075a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80075a8:	b2d2      	uxtb	r2, r2
 80075aa:	701a      	strb	r2, [r3, #0]
 80075ac:	6a3b      	ldr	r3, [r7, #32]
 80075ae:	09db      	lsrs	r3, r3, #7
 80075b0:	623b      	str	r3, [r7, #32]
 80075b2:	6a3b      	ldr	r3, [r7, #32]
 80075b4:	2b7f      	cmp	r3, #127	; 0x7f
 80075b6:	d8f0      	bhi.n	800759a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 80075b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ba:	1c5a      	adds	r2, r3, #1
 80075bc:	627a      	str	r2, [r7, #36]	; 0x24
 80075be:	6a3a      	ldr	r2, [r7, #32]
 80075c0:	b2d2      	uxtb	r2, r2
 80075c2:	701a      	strb	r2, [r3, #0]
 80075c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80075c8:	68fa      	ldr	r2, [r7, #12]
 80075ca:	6979      	ldr	r1, [r7, #20]
 80075cc:	69b8      	ldr	r0, [r7, #24]
 80075ce:	f7ff fd15 	bl	8006ffc <_SendPacket>
  RECORD_END();
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	f383 8811 	msr	BASEPRI, r3
}
 80075d8:	bf00      	nop
 80075da:	3740      	adds	r7, #64	; 0x40
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	20003d48 	.word	0x20003d48

080075e4 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b08c      	sub	sp, #48	; 0x30
 80075e8:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80075ea:	4b58      	ldr	r3, [pc, #352]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 80075ec:	2201      	movs	r2, #1
 80075ee:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80075f0:	f3ef 8311 	mrs	r3, BASEPRI
 80075f4:	f04f 0120 	mov.w	r1, #32
 80075f8:	f381 8811 	msr	BASEPRI, r1
 80075fc:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80075fe:	4b53      	ldr	r3, [pc, #332]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 8007600:	785b      	ldrb	r3, [r3, #1]
 8007602:	220a      	movs	r2, #10
 8007604:	4952      	ldr	r1, [pc, #328]	; (8007750 <SEGGER_SYSVIEW_Start+0x16c>)
 8007606:	4618      	mov	r0, r3
 8007608:	f7f8 fda2 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8007612:	200a      	movs	r0, #10
 8007614:	f7ff fe2a 	bl	800726c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007618:	f3ef 8311 	mrs	r3, BASEPRI
 800761c:	f04f 0120 	mov.w	r1, #32
 8007620:	f381 8811 	msr	BASEPRI, r1
 8007624:	60bb      	str	r3, [r7, #8]
 8007626:	484b      	ldr	r0, [pc, #300]	; (8007754 <SEGGER_SYSVIEW_Start+0x170>)
 8007628:	f7ff fbfe 	bl	8006e28 <_PreparePacket>
 800762c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007636:	4b45      	ldr	r3, [pc, #276]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	62bb      	str	r3, [r7, #40]	; 0x28
 800763c:	e00b      	b.n	8007656 <SEGGER_SYSVIEW_Start+0x72>
 800763e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007640:	b2da      	uxtb	r2, r3
 8007642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007644:	1c59      	adds	r1, r3, #1
 8007646:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007648:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800764c:	b2d2      	uxtb	r2, r2
 800764e:	701a      	strb	r2, [r3, #0]
 8007650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007652:	09db      	lsrs	r3, r3, #7
 8007654:	62bb      	str	r3, [r7, #40]	; 0x28
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	2b7f      	cmp	r3, #127	; 0x7f
 800765a:	d8f0      	bhi.n	800763e <SEGGER_SYSVIEW_Start+0x5a>
 800765c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765e:	1c5a      	adds	r2, r3, #1
 8007660:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007662:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007664:	b2d2      	uxtb	r2, r2
 8007666:	701a      	strb	r2, [r3, #0]
 8007668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800766a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	627b      	str	r3, [r7, #36]	; 0x24
 8007670:	4b36      	ldr	r3, [pc, #216]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	623b      	str	r3, [r7, #32]
 8007676:	e00b      	b.n	8007690 <SEGGER_SYSVIEW_Start+0xac>
 8007678:	6a3b      	ldr	r3, [r7, #32]
 800767a:	b2da      	uxtb	r2, r3
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	1c59      	adds	r1, r3, #1
 8007680:	6279      	str	r1, [r7, #36]	; 0x24
 8007682:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007686:	b2d2      	uxtb	r2, r2
 8007688:	701a      	strb	r2, [r3, #0]
 800768a:	6a3b      	ldr	r3, [r7, #32]
 800768c:	09db      	lsrs	r3, r3, #7
 800768e:	623b      	str	r3, [r7, #32]
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	2b7f      	cmp	r3, #127	; 0x7f
 8007694:	d8f0      	bhi.n	8007678 <SEGGER_SYSVIEW_Start+0x94>
 8007696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007698:	1c5a      	adds	r2, r3, #1
 800769a:	627a      	str	r2, [r7, #36]	; 0x24
 800769c:	6a3a      	ldr	r2, [r7, #32]
 800769e:	b2d2      	uxtb	r2, r2
 80076a0:	701a      	strb	r2, [r3, #0]
 80076a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	61fb      	str	r3, [r7, #28]
 80076aa:	4b28      	ldr	r3, [pc, #160]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	61bb      	str	r3, [r7, #24]
 80076b0:	e00b      	b.n	80076ca <SEGGER_SYSVIEW_Start+0xe6>
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	b2da      	uxtb	r2, r3
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	1c59      	adds	r1, r3, #1
 80076ba:	61f9      	str	r1, [r7, #28]
 80076bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80076c0:	b2d2      	uxtb	r2, r2
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	09db      	lsrs	r3, r3, #7
 80076c8:	61bb      	str	r3, [r7, #24]
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	2b7f      	cmp	r3, #127	; 0x7f
 80076ce:	d8f0      	bhi.n	80076b2 <SEGGER_SYSVIEW_Start+0xce>
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	1c5a      	adds	r2, r3, #1
 80076d4:	61fa      	str	r2, [r7, #28]
 80076d6:	69ba      	ldr	r2, [r7, #24]
 80076d8:	b2d2      	uxtb	r2, r2
 80076da:	701a      	strb	r2, [r3, #0]
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	617b      	str	r3, [r7, #20]
 80076e4:	2300      	movs	r3, #0
 80076e6:	613b      	str	r3, [r7, #16]
 80076e8:	e00b      	b.n	8007702 <SEGGER_SYSVIEW_Start+0x11e>
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	b2da      	uxtb	r2, r3
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	1c59      	adds	r1, r3, #1
 80076f2:	6179      	str	r1, [r7, #20]
 80076f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80076f8:	b2d2      	uxtb	r2, r2
 80076fa:	701a      	strb	r2, [r3, #0]
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	09db      	lsrs	r3, r3, #7
 8007700:	613b      	str	r3, [r7, #16]
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	2b7f      	cmp	r3, #127	; 0x7f
 8007706:	d8f0      	bhi.n	80076ea <SEGGER_SYSVIEW_Start+0x106>
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	1c5a      	adds	r2, r3, #1
 800770c:	617a      	str	r2, [r7, #20]
 800770e:	693a      	ldr	r2, [r7, #16]
 8007710:	b2d2      	uxtb	r2, r2
 8007712:	701a      	strb	r2, [r3, #0]
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007718:	2218      	movs	r2, #24
 800771a:	6839      	ldr	r1, [r7, #0]
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f7ff fc6d 	bl	8006ffc <_SendPacket>
      RECORD_END();
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007728:	4b08      	ldr	r3, [pc, #32]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 800772a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772c:	2b00      	cmp	r3, #0
 800772e:	d002      	beq.n	8007736 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007730:	4b06      	ldr	r3, [pc, #24]	; (800774c <SEGGER_SYSVIEW_Start+0x168>)
 8007732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007734:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8007736:	f000 f9eb 	bl	8007b10 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800773a:	f000 f9b1 	bl	8007aa0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800773e:	f000 fc81 	bl	8008044 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8007742:	bf00      	nop
 8007744:	3730      	adds	r7, #48	; 0x30
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	20003d18 	.word	0x20003d18
 8007750:	08008bc4 	.word	0x08008bc4
 8007754:	20003d48 	.word	0x20003d48

08007758 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800775e:	f3ef 8311 	mrs	r3, BASEPRI
 8007762:	f04f 0120 	mov.w	r1, #32
 8007766:	f381 8811 	msr	BASEPRI, r1
 800776a:	607b      	str	r3, [r7, #4]
 800776c:	480b      	ldr	r0, [pc, #44]	; (800779c <SEGGER_SYSVIEW_Stop+0x44>)
 800776e:	f7ff fb5b 	bl	8006e28 <_PreparePacket>
 8007772:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8007774:	4b0a      	ldr	r3, [pc, #40]	; (80077a0 <SEGGER_SYSVIEW_Stop+0x48>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d007      	beq.n	800778c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800777c:	220b      	movs	r2, #11
 800777e:	6839      	ldr	r1, [r7, #0]
 8007780:	6838      	ldr	r0, [r7, #0]
 8007782:	f7ff fc3b 	bl	8006ffc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8007786:	4b06      	ldr	r3, [pc, #24]	; (80077a0 <SEGGER_SYSVIEW_Stop+0x48>)
 8007788:	2200      	movs	r2, #0
 800778a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f383 8811 	msr	BASEPRI, r3
}
 8007792:	bf00      	nop
 8007794:	3708      	adds	r7, #8
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	20003d48 	.word	0x20003d48
 80077a0:	20003d18 	.word	0x20003d18

080077a4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b08c      	sub	sp, #48	; 0x30
 80077a8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80077aa:	f3ef 8311 	mrs	r3, BASEPRI
 80077ae:	f04f 0120 	mov.w	r1, #32
 80077b2:	f381 8811 	msr	BASEPRI, r1
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	4845      	ldr	r0, [pc, #276]	; (80078d0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80077ba:	f7ff fb35 	bl	8006e28 <_PreparePacket>
 80077be:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077c8:	4b42      	ldr	r3, [pc, #264]	; (80078d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80077ce:	e00b      	b.n	80077e8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80077d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d2:	b2da      	uxtb	r2, r3
 80077d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d6:	1c59      	adds	r1, r3, #1
 80077d8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80077da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80077de:	b2d2      	uxtb	r2, r2
 80077e0:	701a      	strb	r2, [r3, #0]
 80077e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e4:	09db      	lsrs	r3, r3, #7
 80077e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80077e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ea:	2b7f      	cmp	r3, #127	; 0x7f
 80077ec:	d8f0      	bhi.n	80077d0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80077ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f0:	1c5a      	adds	r2, r3, #1
 80077f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80077f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077f6:	b2d2      	uxtb	r2, r2
 80077f8:	701a      	strb	r2, [r3, #0]
 80077fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077fc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	627b      	str	r3, [r7, #36]	; 0x24
 8007802:	4b34      	ldr	r3, [pc, #208]	; (80078d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	623b      	str	r3, [r7, #32]
 8007808:	e00b      	b.n	8007822 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800780a:	6a3b      	ldr	r3, [r7, #32]
 800780c:	b2da      	uxtb	r2, r3
 800780e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007810:	1c59      	adds	r1, r3, #1
 8007812:	6279      	str	r1, [r7, #36]	; 0x24
 8007814:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007818:	b2d2      	uxtb	r2, r2
 800781a:	701a      	strb	r2, [r3, #0]
 800781c:	6a3b      	ldr	r3, [r7, #32]
 800781e:	09db      	lsrs	r3, r3, #7
 8007820:	623b      	str	r3, [r7, #32]
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	2b7f      	cmp	r3, #127	; 0x7f
 8007826:	d8f0      	bhi.n	800780a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8007828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782a:	1c5a      	adds	r2, r3, #1
 800782c:	627a      	str	r2, [r7, #36]	; 0x24
 800782e:	6a3a      	ldr	r2, [r7, #32]
 8007830:	b2d2      	uxtb	r2, r2
 8007832:	701a      	strb	r2, [r3, #0]
 8007834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007836:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	61fb      	str	r3, [r7, #28]
 800783c:	4b25      	ldr	r3, [pc, #148]	; (80078d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	61bb      	str	r3, [r7, #24]
 8007842:	e00b      	b.n	800785c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	b2da      	uxtb	r2, r3
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	1c59      	adds	r1, r3, #1
 800784c:	61f9      	str	r1, [r7, #28]
 800784e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007852:	b2d2      	uxtb	r2, r2
 8007854:	701a      	strb	r2, [r3, #0]
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	09db      	lsrs	r3, r3, #7
 800785a:	61bb      	str	r3, [r7, #24]
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	2b7f      	cmp	r3, #127	; 0x7f
 8007860:	d8f0      	bhi.n	8007844 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	1c5a      	adds	r2, r3, #1
 8007866:	61fa      	str	r2, [r7, #28]
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	b2d2      	uxtb	r2, r2
 800786c:	701a      	strb	r2, [r3, #0]
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	2300      	movs	r3, #0
 8007878:	613b      	str	r3, [r7, #16]
 800787a:	e00b      	b.n	8007894 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	b2da      	uxtb	r2, r3
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	1c59      	adds	r1, r3, #1
 8007884:	6179      	str	r1, [r7, #20]
 8007886:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	701a      	strb	r2, [r3, #0]
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	09db      	lsrs	r3, r3, #7
 8007892:	613b      	str	r3, [r7, #16]
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	2b7f      	cmp	r3, #127	; 0x7f
 8007898:	d8f0      	bhi.n	800787c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	1c5a      	adds	r2, r3, #1
 800789e:	617a      	str	r2, [r7, #20]
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	b2d2      	uxtb	r2, r2
 80078a4:	701a      	strb	r2, [r3, #0]
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80078aa:	2218      	movs	r2, #24
 80078ac:	6879      	ldr	r1, [r7, #4]
 80078ae:	68b8      	ldr	r0, [r7, #8]
 80078b0:	f7ff fba4 	bl	8006ffc <_SendPacket>
  RECORD_END();
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80078ba:	4b06      	ldr	r3, [pc, #24]	; (80078d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80078bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80078c2:	4b04      	ldr	r3, [pc, #16]	; (80078d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80078c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c6:	4798      	blx	r3
  }
}
 80078c8:	bf00      	nop
 80078ca:	3730      	adds	r7, #48	; 0x30
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	20003d48 	.word	0x20003d48
 80078d4:	20003d18 	.word	0x20003d18

080078d8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80078d8:	b580      	push	{r7, lr}
 80078da:	b092      	sub	sp, #72	; 0x48
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80078e0:	f3ef 8311 	mrs	r3, BASEPRI
 80078e4:	f04f 0120 	mov.w	r1, #32
 80078e8:	f381 8811 	msr	BASEPRI, r1
 80078ec:	617b      	str	r3, [r7, #20]
 80078ee:	486a      	ldr	r0, [pc, #424]	; (8007a98 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80078f0:	f7ff fa9a 	bl	8006e28 <_PreparePacket>
 80078f4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	647b      	str	r3, [r7, #68]	; 0x44
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	4b66      	ldr	r3, [pc, #408]	; (8007a9c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	643b      	str	r3, [r7, #64]	; 0x40
 800790a:	e00b      	b.n	8007924 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800790c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800790e:	b2da      	uxtb	r2, r3
 8007910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007912:	1c59      	adds	r1, r3, #1
 8007914:	6479      	str	r1, [r7, #68]	; 0x44
 8007916:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800791a:	b2d2      	uxtb	r2, r2
 800791c:	701a      	strb	r2, [r3, #0]
 800791e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007920:	09db      	lsrs	r3, r3, #7
 8007922:	643b      	str	r3, [r7, #64]	; 0x40
 8007924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007926:	2b7f      	cmp	r3, #127	; 0x7f
 8007928:	d8f0      	bhi.n	800790c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800792a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	647a      	str	r2, [r7, #68]	; 0x44
 8007930:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007932:	b2d2      	uxtb	r2, r2
 8007934:	701a      	strb	r2, [r3, #0]
 8007936:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007938:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	63bb      	str	r3, [r7, #56]	; 0x38
 8007944:	e00b      	b.n	800795e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8007946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007948:	b2da      	uxtb	r2, r3
 800794a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800794c:	1c59      	adds	r1, r3, #1
 800794e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8007950:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007954:	b2d2      	uxtb	r2, r2
 8007956:	701a      	strb	r2, [r3, #0]
 8007958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795a:	09db      	lsrs	r3, r3, #7
 800795c:	63bb      	str	r3, [r7, #56]	; 0x38
 800795e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007960:	2b7f      	cmp	r3, #127	; 0x7f
 8007962:	d8f0      	bhi.n	8007946 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8007964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007966:	1c5a      	adds	r2, r3, #1
 8007968:	63fa      	str	r2, [r7, #60]	; 0x3c
 800796a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800796c:	b2d2      	uxtb	r2, r2
 800796e:	701a      	strb	r2, [r3, #0]
 8007970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007972:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	2220      	movs	r2, #32
 800797a:	4619      	mov	r1, r3
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f7ff fa07 	bl	8006d90 <_EncodeStr>
 8007982:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8007984:	2209      	movs	r2, #9
 8007986:	68f9      	ldr	r1, [r7, #12]
 8007988:	6938      	ldr	r0, [r7, #16]
 800798a:	f7ff fb37 	bl	8006ffc <_SendPacket>
  //
  pPayload = pPayloadStart;
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	637b      	str	r3, [r7, #52]	; 0x34
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	4b40      	ldr	r3, [pc, #256]	; (8007a9c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	633b      	str	r3, [r7, #48]	; 0x30
 80079a2:	e00b      	b.n	80079bc <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80079a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a6:	b2da      	uxtb	r2, r3
 80079a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079aa:	1c59      	adds	r1, r3, #1
 80079ac:	6379      	str	r1, [r7, #52]	; 0x34
 80079ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80079b2:	b2d2      	uxtb	r2, r2
 80079b4:	701a      	strb	r2, [r3, #0]
 80079b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079b8:	09db      	lsrs	r3, r3, #7
 80079ba:	633b      	str	r3, [r7, #48]	; 0x30
 80079bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079be:	2b7f      	cmp	r3, #127	; 0x7f
 80079c0:	d8f0      	bhi.n	80079a4 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80079c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079c4:	1c5a      	adds	r2, r3, #1
 80079c6:	637a      	str	r2, [r7, #52]	; 0x34
 80079c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ca:	b2d2      	uxtb	r2, r2
 80079cc:	701a      	strb	r2, [r3, #0]
 80079ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	62bb      	str	r3, [r7, #40]	; 0x28
 80079dc:	e00b      	b.n	80079f6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80079de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e0:	b2da      	uxtb	r2, r3
 80079e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e4:	1c59      	adds	r1, r3, #1
 80079e6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80079e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80079ec:	b2d2      	uxtb	r2, r2
 80079ee:	701a      	strb	r2, [r3, #0]
 80079f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f2:	09db      	lsrs	r3, r3, #7
 80079f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80079f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f8:	2b7f      	cmp	r3, #127	; 0x7f
 80079fa:	d8f0      	bhi.n	80079de <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80079fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fe:	1c5a      	adds	r2, r3, #1
 8007a00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a04:	b2d2      	uxtb	r2, r2
 8007a06:	701a      	strb	r2, [r3, #0]
 8007a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a0a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	623b      	str	r3, [r7, #32]
 8007a16:	e00b      	b.n	8007a30 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	1c59      	adds	r1, r3, #1
 8007a20:	6279      	str	r1, [r7, #36]	; 0x24
 8007a22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007a26:	b2d2      	uxtb	r2, r2
 8007a28:	701a      	strb	r2, [r3, #0]
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	09db      	lsrs	r3, r3, #7
 8007a2e:	623b      	str	r3, [r7, #32]
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	2b7f      	cmp	r3, #127	; 0x7f
 8007a34:	d8f0      	bhi.n	8007a18 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a38:	1c5a      	adds	r2, r3, #1
 8007a3a:	627a      	str	r2, [r7, #36]	; 0x24
 8007a3c:	6a3a      	ldr	r2, [r7, #32]
 8007a3e:	b2d2      	uxtb	r2, r2
 8007a40:	701a      	strb	r2, [r3, #0]
 8007a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a44:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	61fb      	str	r3, [r7, #28]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	61bb      	str	r3, [r7, #24]
 8007a4e:	e00b      	b.n	8007a68 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	b2da      	uxtb	r2, r3
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	1c59      	adds	r1, r3, #1
 8007a58:	61f9      	str	r1, [r7, #28]
 8007a5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007a5e:	b2d2      	uxtb	r2, r2
 8007a60:	701a      	strb	r2, [r3, #0]
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	09db      	lsrs	r3, r3, #7
 8007a66:	61bb      	str	r3, [r7, #24]
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	2b7f      	cmp	r3, #127	; 0x7f
 8007a6c:	d8f0      	bhi.n	8007a50 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	1c5a      	adds	r2, r3, #1
 8007a72:	61fa      	str	r2, [r7, #28]
 8007a74:	69ba      	ldr	r2, [r7, #24]
 8007a76:	b2d2      	uxtb	r2, r2
 8007a78:	701a      	strb	r2, [r3, #0]
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007a7e:	2215      	movs	r2, #21
 8007a80:	68f9      	ldr	r1, [r7, #12]
 8007a82:	6938      	ldr	r0, [r7, #16]
 8007a84:	f7ff faba 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f383 8811 	msr	BASEPRI, r3
}
 8007a8e:	bf00      	nop
 8007a90:	3748      	adds	r7, #72	; 0x48
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	20003d48 	.word	0x20003d48
 8007a9c:	20003d18 	.word	0x20003d18

08007aa0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8007aa4:	4b07      	ldr	r3, [pc, #28]	; (8007ac4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007aa6:	6a1b      	ldr	r3, [r3, #32]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d008      	beq.n	8007abe <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8007aac:	4b05      	ldr	r3, [pc, #20]	; (8007ac4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007aae:	6a1b      	ldr	r3, [r3, #32]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8007ab6:	4b03      	ldr	r3, [pc, #12]	; (8007ac4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	4798      	blx	r3
  }
}
 8007abe:	bf00      	nop
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20003d18 	.word	0x20003d18

08007ac8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b086      	sub	sp, #24
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007ad0:	f3ef 8311 	mrs	r3, BASEPRI
 8007ad4:	f04f 0120 	mov.w	r1, #32
 8007ad8:	f381 8811 	msr	BASEPRI, r1
 8007adc:	617b      	str	r3, [r7, #20]
 8007ade:	480b      	ldr	r0, [pc, #44]	; (8007b0c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8007ae0:	f7ff f9a2 	bl	8006e28 <_PreparePacket>
 8007ae4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007ae6:	2280      	movs	r2, #128	; 0x80
 8007ae8:	6879      	ldr	r1, [r7, #4]
 8007aea:	6938      	ldr	r0, [r7, #16]
 8007aec:	f7ff f950 	bl	8006d90 <_EncodeStr>
 8007af0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8007af2:	220e      	movs	r2, #14
 8007af4:	68f9      	ldr	r1, [r7, #12]
 8007af6:	6938      	ldr	r0, [r7, #16]
 8007af8:	f7ff fa80 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	f383 8811 	msr	BASEPRI, r3
}
 8007b02:	bf00      	nop
 8007b04:	3718      	adds	r7, #24
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	20003d48 	.word	0x20003d48

08007b10 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8007b10:	b590      	push	{r4, r7, lr}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8007b16:	4b14      	ldr	r3, [pc, #80]	; (8007b68 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d019      	beq.n	8007b52 <SEGGER_SYSVIEW_RecordSystime+0x42>
 8007b1e:	4b12      	ldr	r3, [pc, #72]	; (8007b68 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d014      	beq.n	8007b52 <SEGGER_SYSVIEW_RecordSystime+0x42>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8007b28:	4b0f      	ldr	r3, [pc, #60]	; (8007b68 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8007b2a:	6a1b      	ldr	r3, [r3, #32]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4798      	blx	r3
 8007b30:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007b34:	6838      	ldr	r0, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8007b36:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007b3a:	f04f 0300 	mov.w	r3, #0
 8007b3e:	f04f 0400 	mov.w	r4, #0
 8007b42:	0013      	movs	r3, r2
 8007b44:	2400      	movs	r4, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007b46:	461a      	mov	r2, r3
 8007b48:	4601      	mov	r1, r0
 8007b4a:	200d      	movs	r0, #13
 8007b4c:	f7ff fbe8 	bl	8007320 <SEGGER_SYSVIEW_RecordU32x2>
 8007b50:	e005      	b.n	8007b5e <SEGGER_SYSVIEW_RecordSystime+0x4e>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8007b52:	4b06      	ldr	r3, [pc, #24]	; (8007b6c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4619      	mov	r1, r3
 8007b58:	200c      	movs	r0, #12
 8007b5a:	f7ff fba5 	bl	80072a8 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007b5e:	bf00      	nop
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd90      	pop	{r4, r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20003d18 	.word	0x20003d18
 8007b6c:	e0001004 	.word	0xe0001004

08007b70 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b086      	sub	sp, #24
 8007b74:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007b76:	f3ef 8311 	mrs	r3, BASEPRI
 8007b7a:	f04f 0120 	mov.w	r1, #32
 8007b7e:	f381 8811 	msr	BASEPRI, r1
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	4819      	ldr	r0, [pc, #100]	; (8007bec <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8007b86:	f7ff f94f 	bl	8006e28 <_PreparePacket>
 8007b8a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8007b90:	4b17      	ldr	r3, [pc, #92]	; (8007bf0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b98:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	617b      	str	r3, [r7, #20]
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	613b      	str	r3, [r7, #16]
 8007ba2:	e00b      	b.n	8007bbc <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	b2da      	uxtb	r2, r3
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	1c59      	adds	r1, r3, #1
 8007bac:	6179      	str	r1, [r7, #20]
 8007bae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007bb2:	b2d2      	uxtb	r2, r2
 8007bb4:	701a      	strb	r2, [r3, #0]
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	09db      	lsrs	r3, r3, #7
 8007bba:	613b      	str	r3, [r7, #16]
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	2b7f      	cmp	r3, #127	; 0x7f
 8007bc0:	d8f0      	bhi.n	8007ba4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	1c5a      	adds	r2, r3, #1
 8007bc6:	617a      	str	r2, [r7, #20]
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	b2d2      	uxtb	r2, r2
 8007bcc:	701a      	strb	r2, [r3, #0]
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	6879      	ldr	r1, [r7, #4]
 8007bd6:	68b8      	ldr	r0, [r7, #8]
 8007bd8:	f7ff fa10 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f383 8811 	msr	BASEPRI, r3
}
 8007be2:	bf00      	nop
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	20003d48 	.word	0x20003d48
 8007bf0:	e000ed04 	.word	0xe000ed04

08007bf4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007bfa:	f3ef 8311 	mrs	r3, BASEPRI
 8007bfe:	f04f 0120 	mov.w	r1, #32
 8007c02:	f381 8811 	msr	BASEPRI, r1
 8007c06:	607b      	str	r3, [r7, #4]
 8007c08:	4807      	ldr	r0, [pc, #28]	; (8007c28 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8007c0a:	f7ff f90d 	bl	8006e28 <_PreparePacket>
 8007c0e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8007c10:	2203      	movs	r2, #3
 8007c12:	6839      	ldr	r1, [r7, #0]
 8007c14:	6838      	ldr	r0, [r7, #0]
 8007c16:	f7ff f9f1 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f383 8811 	msr	BASEPRI, r3
}
 8007c20:	bf00      	nop
 8007c22:	3708      	adds	r7, #8
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	20003d48 	.word	0x20003d48

08007c2c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007c32:	f3ef 8311 	mrs	r3, BASEPRI
 8007c36:	f04f 0120 	mov.w	r1, #32
 8007c3a:	f381 8811 	msr	BASEPRI, r1
 8007c3e:	607b      	str	r3, [r7, #4]
 8007c40:	4807      	ldr	r0, [pc, #28]	; (8007c60 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8007c42:	f7ff f8f1 	bl	8006e28 <_PreparePacket>
 8007c46:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8007c48:	2212      	movs	r2, #18
 8007c4a:	6839      	ldr	r1, [r7, #0]
 8007c4c:	6838      	ldr	r0, [r7, #0]
 8007c4e:	f7ff f9d5 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f383 8811 	msr	BASEPRI, r3
}
 8007c58:	bf00      	nop
 8007c5a:	3708      	adds	r7, #8
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	20003d48 	.word	0x20003d48

08007c64 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007c6a:	f3ef 8311 	mrs	r3, BASEPRI
 8007c6e:	f04f 0120 	mov.w	r1, #32
 8007c72:	f381 8811 	msr	BASEPRI, r1
 8007c76:	607b      	str	r3, [r7, #4]
 8007c78:	4807      	ldr	r0, [pc, #28]	; (8007c98 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007c7a:	f7ff f8d5 	bl	8006e28 <_PreparePacket>
 8007c7e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8007c80:	2211      	movs	r2, #17
 8007c82:	6839      	ldr	r1, [r7, #0]
 8007c84:	6838      	ldr	r0, [r7, #0]
 8007c86:	f7ff f9b9 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f383 8811 	msr	BASEPRI, r3
}
 8007c90:	bf00      	nop
 8007c92:	3708      	adds	r7, #8
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	20003d48 	.word	0x20003d48

08007c9c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b088      	sub	sp, #32
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007ca4:	f3ef 8311 	mrs	r3, BASEPRI
 8007ca8:	f04f 0120 	mov.w	r1, #32
 8007cac:	f381 8811 	msr	BASEPRI, r1
 8007cb0:	617b      	str	r3, [r7, #20]
 8007cb2:	4819      	ldr	r0, [pc, #100]	; (8007d18 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8007cb4:	f7ff f8b8 	bl	8006e28 <_PreparePacket>
 8007cb8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007cbe:	4b17      	ldr	r3, [pc, #92]	; (8007d1c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	61fb      	str	r3, [r7, #28]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	61bb      	str	r3, [r7, #24]
 8007cd0:	e00b      	b.n	8007cea <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	b2da      	uxtb	r2, r3
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	1c59      	adds	r1, r3, #1
 8007cda:	61f9      	str	r1, [r7, #28]
 8007cdc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007ce0:	b2d2      	uxtb	r2, r2
 8007ce2:	701a      	strb	r2, [r3, #0]
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	09db      	lsrs	r3, r3, #7
 8007ce8:	61bb      	str	r3, [r7, #24]
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	2b7f      	cmp	r3, #127	; 0x7f
 8007cee:	d8f0      	bhi.n	8007cd2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	1c5a      	adds	r2, r3, #1
 8007cf4:	61fa      	str	r2, [r7, #28]
 8007cf6:	69ba      	ldr	r2, [r7, #24]
 8007cf8:	b2d2      	uxtb	r2, r2
 8007cfa:	701a      	strb	r2, [r3, #0]
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8007d00:	2208      	movs	r2, #8
 8007d02:	68f9      	ldr	r1, [r7, #12]
 8007d04:	6938      	ldr	r0, [r7, #16]
 8007d06:	f7ff f979 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	f383 8811 	msr	BASEPRI, r3
}
 8007d10:	bf00      	nop
 8007d12:	3720      	adds	r7, #32
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	20003d48 	.word	0x20003d48
 8007d1c:	20003d18 	.word	0x20003d18

08007d20 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b088      	sub	sp, #32
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007d28:	f3ef 8311 	mrs	r3, BASEPRI
 8007d2c:	f04f 0120 	mov.w	r1, #32
 8007d30:	f381 8811 	msr	BASEPRI, r1
 8007d34:	617b      	str	r3, [r7, #20]
 8007d36:	4819      	ldr	r0, [pc, #100]	; (8007d9c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8007d38:	f7ff f876 	bl	8006e28 <_PreparePacket>
 8007d3c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007d42:	4b17      	ldr	r3, [pc, #92]	; (8007da0 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8007d44:	691b      	ldr	r3, [r3, #16]
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	61fb      	str	r3, [r7, #28]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	61bb      	str	r3, [r7, #24]
 8007d54:	e00b      	b.n	8007d6e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	b2da      	uxtb	r2, r3
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	1c59      	adds	r1, r3, #1
 8007d5e:	61f9      	str	r1, [r7, #28]
 8007d60:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d64:	b2d2      	uxtb	r2, r2
 8007d66:	701a      	strb	r2, [r3, #0]
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	09db      	lsrs	r3, r3, #7
 8007d6c:	61bb      	str	r3, [r7, #24]
 8007d6e:	69bb      	ldr	r3, [r7, #24]
 8007d70:	2b7f      	cmp	r3, #127	; 0x7f
 8007d72:	d8f0      	bhi.n	8007d56 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	1c5a      	adds	r2, r3, #1
 8007d78:	61fa      	str	r2, [r7, #28]
 8007d7a:	69ba      	ldr	r2, [r7, #24]
 8007d7c:	b2d2      	uxtb	r2, r2
 8007d7e:	701a      	strb	r2, [r3, #0]
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007d84:	2204      	movs	r2, #4
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	6938      	ldr	r0, [r7, #16]
 8007d8a:	f7ff f937 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	f383 8811 	msr	BASEPRI, r3
}
 8007d94:	bf00      	nop
 8007d96:	3720      	adds	r7, #32
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	20003d48 	.word	0x20003d48
 8007da0:	20003d18 	.word	0x20003d18

08007da4 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b088      	sub	sp, #32
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007dac:	f3ef 8311 	mrs	r3, BASEPRI
 8007db0:	f04f 0120 	mov.w	r1, #32
 8007db4:	f381 8811 	msr	BASEPRI, r1
 8007db8:	617b      	str	r3, [r7, #20]
 8007dba:	4819      	ldr	r0, [pc, #100]	; (8007e20 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007dbc:	f7ff f834 	bl	8006e28 <_PreparePacket>
 8007dc0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007dc6:	4b17      	ldr	r3, [pc, #92]	; (8007e24 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	1ad3      	subs	r3, r2, r3
 8007dce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	61fb      	str	r3, [r7, #28]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	61bb      	str	r3, [r7, #24]
 8007dd8:	e00b      	b.n	8007df2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	b2da      	uxtb	r2, r3
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	1c59      	adds	r1, r3, #1
 8007de2:	61f9      	str	r1, [r7, #28]
 8007de4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007de8:	b2d2      	uxtb	r2, r2
 8007dea:	701a      	strb	r2, [r3, #0]
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	09db      	lsrs	r3, r3, #7
 8007df0:	61bb      	str	r3, [r7, #24]
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	2b7f      	cmp	r3, #127	; 0x7f
 8007df6:	d8f0      	bhi.n	8007dda <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	1c5a      	adds	r2, r3, #1
 8007dfc:	61fa      	str	r2, [r7, #28]
 8007dfe:	69ba      	ldr	r2, [r7, #24]
 8007e00:	b2d2      	uxtb	r2, r2
 8007e02:	701a      	strb	r2, [r3, #0]
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8007e08:	2206      	movs	r2, #6
 8007e0a:	68f9      	ldr	r1, [r7, #12]
 8007e0c:	6938      	ldr	r0, [r7, #16]
 8007e0e:	f7ff f8f5 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f383 8811 	msr	BASEPRI, r3
}
 8007e18:	bf00      	nop
 8007e1a:	3720      	adds	r7, #32
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	20003d48 	.word	0x20003d48
 8007e24:	20003d18 	.word	0x20003d18

08007e28 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b08a      	sub	sp, #40	; 0x28
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8007e32:	f3ef 8311 	mrs	r3, BASEPRI
 8007e36:	f04f 0120 	mov.w	r1, #32
 8007e3a:	f381 8811 	msr	BASEPRI, r1
 8007e3e:	617b      	str	r3, [r7, #20]
 8007e40:	4827      	ldr	r0, [pc, #156]	; (8007ee0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8007e42:	f7fe fff1 	bl	8006e28 <_PreparePacket>
 8007e46:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007e4c:	4b25      	ldr	r3, [pc, #148]	; (8007ee4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	627b      	str	r3, [r7, #36]	; 0x24
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	623b      	str	r3, [r7, #32]
 8007e5e:	e00b      	b.n	8007e78 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8007e60:	6a3b      	ldr	r3, [r7, #32]
 8007e62:	b2da      	uxtb	r2, r3
 8007e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e66:	1c59      	adds	r1, r3, #1
 8007e68:	6279      	str	r1, [r7, #36]	; 0x24
 8007e6a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007e6e:	b2d2      	uxtb	r2, r2
 8007e70:	701a      	strb	r2, [r3, #0]
 8007e72:	6a3b      	ldr	r3, [r7, #32]
 8007e74:	09db      	lsrs	r3, r3, #7
 8007e76:	623b      	str	r3, [r7, #32]
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	2b7f      	cmp	r3, #127	; 0x7f
 8007e7c:	d8f0      	bhi.n	8007e60 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e80:	1c5a      	adds	r2, r3, #1
 8007e82:	627a      	str	r2, [r7, #36]	; 0x24
 8007e84:	6a3a      	ldr	r2, [r7, #32]
 8007e86:	b2d2      	uxtb	r2, r2
 8007e88:	701a      	strb	r2, [r3, #0]
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	61fb      	str	r3, [r7, #28]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	61bb      	str	r3, [r7, #24]
 8007e96:	e00b      	b.n	8007eb0 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	69fb      	ldr	r3, [r7, #28]
 8007e9e:	1c59      	adds	r1, r3, #1
 8007ea0:	61f9      	str	r1, [r7, #28]
 8007ea2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007ea6:	b2d2      	uxtb	r2, r2
 8007ea8:	701a      	strb	r2, [r3, #0]
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	09db      	lsrs	r3, r3, #7
 8007eae:	61bb      	str	r3, [r7, #24]
 8007eb0:	69bb      	ldr	r3, [r7, #24]
 8007eb2:	2b7f      	cmp	r3, #127	; 0x7f
 8007eb4:	d8f0      	bhi.n	8007e98 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	1c5a      	adds	r2, r3, #1
 8007eba:	61fa      	str	r2, [r7, #28]
 8007ebc:	69ba      	ldr	r2, [r7, #24]
 8007ebe:	b2d2      	uxtb	r2, r2
 8007ec0:	701a      	strb	r2, [r3, #0]
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8007ec6:	2207      	movs	r2, #7
 8007ec8:	68f9      	ldr	r1, [r7, #12]
 8007eca:	6938      	ldr	r0, [r7, #16]
 8007ecc:	f7ff f896 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	f383 8811 	msr	BASEPRI, r3
}
 8007ed6:	bf00      	nop
 8007ed8:	3728      	adds	r7, #40	; 0x28
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	20003d48 	.word	0x20003d48
 8007ee4:	20003d18 	.word	0x20003d18

08007ee8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8007ef0:	4b04      	ldr	r3, [pc, #16]	; (8007f04 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	1ad3      	subs	r3, r2, r3
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bc80      	pop	{r7}
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	20003d18 	.word	0x20003d18

08007f08 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b08c      	sub	sp, #48	; 0x30
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	4603      	mov	r3, r0
 8007f10:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8007f12:	4b3b      	ldr	r3, [pc, #236]	; (8008000 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d06d      	beq.n	8007ff6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8007f1a:	4b39      	ldr	r3, [pc, #228]	; (8008000 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8007f20:	2300      	movs	r3, #0
 8007f22:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f24:	e008      	b.n	8007f38 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8007f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8007f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d007      	beq.n	8007f42 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8007f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f34:	3301      	adds	r3, #1
 8007f36:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f38:	79fb      	ldrb	r3, [r7, #7]
 8007f3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d3f2      	bcc.n	8007f26 <SEGGER_SYSVIEW_SendModule+0x1e>
 8007f40:	e000      	b.n	8007f44 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8007f42:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d055      	beq.n	8007ff6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007f4a:	f3ef 8311 	mrs	r3, BASEPRI
 8007f4e:	f04f 0120 	mov.w	r1, #32
 8007f52:	f381 8811 	msr	BASEPRI, r1
 8007f56:	617b      	str	r3, [r7, #20]
 8007f58:	482a      	ldr	r0, [pc, #168]	; (8008004 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8007f5a:	f7fe ff65 	bl	8006e28 <_PreparePacket>
 8007f5e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	627b      	str	r3, [r7, #36]	; 0x24
 8007f68:	79fb      	ldrb	r3, [r7, #7]
 8007f6a:	623b      	str	r3, [r7, #32]
 8007f6c:	e00b      	b.n	8007f86 <SEGGER_SYSVIEW_SendModule+0x7e>
 8007f6e:	6a3b      	ldr	r3, [r7, #32]
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f74:	1c59      	adds	r1, r3, #1
 8007f76:	6279      	str	r1, [r7, #36]	; 0x24
 8007f78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007f7c:	b2d2      	uxtb	r2, r2
 8007f7e:	701a      	strb	r2, [r3, #0]
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	09db      	lsrs	r3, r3, #7
 8007f84:	623b      	str	r3, [r7, #32]
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	2b7f      	cmp	r3, #127	; 0x7f
 8007f8a:	d8f0      	bhi.n	8007f6e <SEGGER_SYSVIEW_SendModule+0x66>
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	627a      	str	r2, [r7, #36]	; 0x24
 8007f92:	6a3a      	ldr	r2, [r7, #32]
 8007f94:	b2d2      	uxtb	r2, r2
 8007f96:	701a      	strb	r2, [r3, #0]
 8007f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	61fb      	str	r3, [r7, #28]
 8007fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	61bb      	str	r3, [r7, #24]
 8007fa6:	e00b      	b.n	8007fc0 <SEGGER_SYSVIEW_SendModule+0xb8>
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	b2da      	uxtb	r2, r3
 8007fac:	69fb      	ldr	r3, [r7, #28]
 8007fae:	1c59      	adds	r1, r3, #1
 8007fb0:	61f9      	str	r1, [r7, #28]
 8007fb2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007fb6:	b2d2      	uxtb	r2, r2
 8007fb8:	701a      	strb	r2, [r3, #0]
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	09db      	lsrs	r3, r3, #7
 8007fbe:	61bb      	str	r3, [r7, #24]
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	2b7f      	cmp	r3, #127	; 0x7f
 8007fc4:	d8f0      	bhi.n	8007fa8 <SEGGER_SYSVIEW_SendModule+0xa0>
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	1c5a      	adds	r2, r3, #1
 8007fca:	61fa      	str	r2, [r7, #28]
 8007fcc:	69ba      	ldr	r2, [r7, #24]
 8007fce:	b2d2      	uxtb	r2, r2
 8007fd0:	701a      	strb	r2, [r3, #0]
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	2280      	movs	r2, #128	; 0x80
 8007fdc:	4619      	mov	r1, r3
 8007fde:	68f8      	ldr	r0, [r7, #12]
 8007fe0:	f7fe fed6 	bl	8006d90 <_EncodeStr>
 8007fe4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8007fe6:	2216      	movs	r2, #22
 8007fe8:	68f9      	ldr	r1, [r7, #12]
 8007fea:	6938      	ldr	r0, [r7, #16]
 8007fec:	f7ff f806 	bl	8006ffc <_SendPacket>
      RECORD_END();
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8007ff6:	bf00      	nop
 8007ff8:	3730      	adds	r7, #48	; 0x30
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	20003d40 	.word	0x20003d40
 8008004:	20003d48 	.word	0x20003d48

08008008 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8008008:	b580      	push	{r7, lr}
 800800a:	b082      	sub	sp, #8
 800800c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800800e:	4b0c      	ldr	r3, [pc, #48]	; (8008040 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00f      	beq.n	8008036 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8008016:	4b0a      	ldr	r3, [pc, #40]	; (8008040 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	68db      	ldr	r3, [r3, #12]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	691b      	ldr	r3, [r3, #16]
 800802e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1f2      	bne.n	800801c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8008036:	bf00      	nop
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	20003d40 	.word	0x20003d40

08008044 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8008044:	b580      	push	{r7, lr}
 8008046:	b086      	sub	sp, #24
 8008048:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800804a:	f3ef 8311 	mrs	r3, BASEPRI
 800804e:	f04f 0120 	mov.w	r1, #32
 8008052:	f381 8811 	msr	BASEPRI, r1
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	4817      	ldr	r0, [pc, #92]	; (80080b8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800805a:	f7fe fee5 	bl	8006e28 <_PreparePacket>
 800805e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	617b      	str	r3, [r7, #20]
 8008068:	4b14      	ldr	r3, [pc, #80]	; (80080bc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	613b      	str	r3, [r7, #16]
 800806e:	e00b      	b.n	8008088 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	b2da      	uxtb	r2, r3
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	1c59      	adds	r1, r3, #1
 8008078:	6179      	str	r1, [r7, #20]
 800807a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800807e:	b2d2      	uxtb	r2, r2
 8008080:	701a      	strb	r2, [r3, #0]
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	09db      	lsrs	r3, r3, #7
 8008086:	613b      	str	r3, [r7, #16]
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	2b7f      	cmp	r3, #127	; 0x7f
 800808c:	d8f0      	bhi.n	8008070 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	1c5a      	adds	r2, r3, #1
 8008092:	617a      	str	r2, [r7, #20]
 8008094:	693a      	ldr	r2, [r7, #16]
 8008096:	b2d2      	uxtb	r2, r2
 8008098:	701a      	strb	r2, [r3, #0]
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800809e:	221b      	movs	r2, #27
 80080a0:	6879      	ldr	r1, [r7, #4]
 80080a2:	68b8      	ldr	r0, [r7, #8]
 80080a4:	f7fe ffaa 	bl	8006ffc <_SendPacket>
  RECORD_END();
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f383 8811 	msr	BASEPRI, r3
}
 80080ae:	bf00      	nop
 80080b0:	3718      	adds	r7, #24
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20003d48 	.word	0x20003d48
 80080bc:	20003d44 	.word	0x20003d44

080080c0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b08a      	sub	sp, #40	; 0x28
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80080c8:	f3ef 8311 	mrs	r3, BASEPRI
 80080cc:	f04f 0120 	mov.w	r1, #32
 80080d0:	f381 8811 	msr	BASEPRI, r1
 80080d4:	617b      	str	r3, [r7, #20]
 80080d6:	4827      	ldr	r0, [pc, #156]	; (8008174 <SEGGER_SYSVIEW_Warn+0xb4>)
 80080d8:	f7fe fea6 	bl	8006e28 <_PreparePacket>
 80080dc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80080de:	2280      	movs	r2, #128	; 0x80
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	6938      	ldr	r0, [r7, #16]
 80080e4:	f7fe fe54 	bl	8006d90 <_EncodeStr>
 80080e8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	627b      	str	r3, [r7, #36]	; 0x24
 80080ee:	2301      	movs	r3, #1
 80080f0:	623b      	str	r3, [r7, #32]
 80080f2:	e00b      	b.n	800810c <SEGGER_SYSVIEW_Warn+0x4c>
 80080f4:	6a3b      	ldr	r3, [r7, #32]
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fa:	1c59      	adds	r1, r3, #1
 80080fc:	6279      	str	r1, [r7, #36]	; 0x24
 80080fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008102:	b2d2      	uxtb	r2, r2
 8008104:	701a      	strb	r2, [r3, #0]
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	09db      	lsrs	r3, r3, #7
 800810a:	623b      	str	r3, [r7, #32]
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	2b7f      	cmp	r3, #127	; 0x7f
 8008110:	d8f0      	bhi.n	80080f4 <SEGGER_SYSVIEW_Warn+0x34>
 8008112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008114:	1c5a      	adds	r2, r3, #1
 8008116:	627a      	str	r2, [r7, #36]	; 0x24
 8008118:	6a3a      	ldr	r2, [r7, #32]
 800811a:	b2d2      	uxtb	r2, r2
 800811c:	701a      	strb	r2, [r3, #0]
 800811e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008120:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	61fb      	str	r3, [r7, #28]
 8008126:	2300      	movs	r3, #0
 8008128:	61bb      	str	r3, [r7, #24]
 800812a:	e00b      	b.n	8008144 <SEGGER_SYSVIEW_Warn+0x84>
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	b2da      	uxtb	r2, r3
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	1c59      	adds	r1, r3, #1
 8008134:	61f9      	str	r1, [r7, #28]
 8008136:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800813a:	b2d2      	uxtb	r2, r2
 800813c:	701a      	strb	r2, [r3, #0]
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	09db      	lsrs	r3, r3, #7
 8008142:	61bb      	str	r3, [r7, #24]
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	2b7f      	cmp	r3, #127	; 0x7f
 8008148:	d8f0      	bhi.n	800812c <SEGGER_SYSVIEW_Warn+0x6c>
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	1c5a      	adds	r2, r3, #1
 800814e:	61fa      	str	r2, [r7, #28]
 8008150:	69ba      	ldr	r2, [r7, #24]
 8008152:	b2d2      	uxtb	r2, r2
 8008154:	701a      	strb	r2, [r3, #0]
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800815a:	221a      	movs	r2, #26
 800815c:	68f9      	ldr	r1, [r7, #12]
 800815e:	6938      	ldr	r0, [r7, #16]
 8008160:	f7fe ff4c 	bl	8006ffc <_SendPacket>
  RECORD_END();
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f383 8811 	msr	BASEPRI, r3
}
 800816a:	bf00      	nop
 800816c:	3728      	adds	r7, #40	; 0x28
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20003d48 	.word	0x20003d48

08008178 <__errno>:
 8008178:	4b01      	ldr	r3, [pc, #4]	; (8008180 <__errno+0x8>)
 800817a:	6818      	ldr	r0, [r3, #0]
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop
 8008180:	20000024 	.word	0x20000024

08008184 <__libc_init_array>:
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	2500      	movs	r5, #0
 8008188:	4e0c      	ldr	r6, [pc, #48]	; (80081bc <__libc_init_array+0x38>)
 800818a:	4c0d      	ldr	r4, [pc, #52]	; (80081c0 <__libc_init_array+0x3c>)
 800818c:	1ba4      	subs	r4, r4, r6
 800818e:	10a4      	asrs	r4, r4, #2
 8008190:	42a5      	cmp	r5, r4
 8008192:	d109      	bne.n	80081a8 <__libc_init_array+0x24>
 8008194:	f000 fc44 	bl	8008a20 <_init>
 8008198:	2500      	movs	r5, #0
 800819a:	4e0a      	ldr	r6, [pc, #40]	; (80081c4 <__libc_init_array+0x40>)
 800819c:	4c0a      	ldr	r4, [pc, #40]	; (80081c8 <__libc_init_array+0x44>)
 800819e:	1ba4      	subs	r4, r4, r6
 80081a0:	10a4      	asrs	r4, r4, #2
 80081a2:	42a5      	cmp	r5, r4
 80081a4:	d105      	bne.n	80081b2 <__libc_init_array+0x2e>
 80081a6:	bd70      	pop	{r4, r5, r6, pc}
 80081a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80081ac:	4798      	blx	r3
 80081ae:	3501      	adds	r5, #1
 80081b0:	e7ee      	b.n	8008190 <__libc_init_array+0xc>
 80081b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80081b6:	4798      	blx	r3
 80081b8:	3501      	adds	r5, #1
 80081ba:	e7f2      	b.n	80081a2 <__libc_init_array+0x1e>
 80081bc:	08008c04 	.word	0x08008c04
 80081c0:	08008c04 	.word	0x08008c04
 80081c4:	08008c04 	.word	0x08008c04
 80081c8:	08008c08 	.word	0x08008c08

080081cc <memcmp>:
 80081cc:	b530      	push	{r4, r5, lr}
 80081ce:	2400      	movs	r4, #0
 80081d0:	42a2      	cmp	r2, r4
 80081d2:	d101      	bne.n	80081d8 <memcmp+0xc>
 80081d4:	2000      	movs	r0, #0
 80081d6:	e007      	b.n	80081e8 <memcmp+0x1c>
 80081d8:	5d03      	ldrb	r3, [r0, r4]
 80081da:	3401      	adds	r4, #1
 80081dc:	190d      	adds	r5, r1, r4
 80081de:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80081e2:	42ab      	cmp	r3, r5
 80081e4:	d0f4      	beq.n	80081d0 <memcmp+0x4>
 80081e6:	1b58      	subs	r0, r3, r5
 80081e8:	bd30      	pop	{r4, r5, pc}

080081ea <memcpy>:
 80081ea:	b510      	push	{r4, lr}
 80081ec:	1e43      	subs	r3, r0, #1
 80081ee:	440a      	add	r2, r1
 80081f0:	4291      	cmp	r1, r2
 80081f2:	d100      	bne.n	80081f6 <memcpy+0xc>
 80081f4:	bd10      	pop	{r4, pc}
 80081f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081fe:	e7f7      	b.n	80081f0 <memcpy+0x6>

08008200 <memset>:
 8008200:	4603      	mov	r3, r0
 8008202:	4402      	add	r2, r0
 8008204:	4293      	cmp	r3, r2
 8008206:	d100      	bne.n	800820a <memset+0xa>
 8008208:	4770      	bx	lr
 800820a:	f803 1b01 	strb.w	r1, [r3], #1
 800820e:	e7f9      	b.n	8008204 <memset+0x4>

08008210 <siprintf>:
 8008210:	b40e      	push	{r1, r2, r3}
 8008212:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008216:	b500      	push	{lr}
 8008218:	b09c      	sub	sp, #112	; 0x70
 800821a:	ab1d      	add	r3, sp, #116	; 0x74
 800821c:	9002      	str	r0, [sp, #8]
 800821e:	9006      	str	r0, [sp, #24]
 8008220:	9107      	str	r1, [sp, #28]
 8008222:	9104      	str	r1, [sp, #16]
 8008224:	4808      	ldr	r0, [pc, #32]	; (8008248 <siprintf+0x38>)
 8008226:	4909      	ldr	r1, [pc, #36]	; (800824c <siprintf+0x3c>)
 8008228:	f853 2b04 	ldr.w	r2, [r3], #4
 800822c:	9105      	str	r1, [sp, #20]
 800822e:	6800      	ldr	r0, [r0, #0]
 8008230:	a902      	add	r1, sp, #8
 8008232:	9301      	str	r3, [sp, #4]
 8008234:	f000 f866 	bl	8008304 <_svfiprintf_r>
 8008238:	2200      	movs	r2, #0
 800823a:	9b02      	ldr	r3, [sp, #8]
 800823c:	701a      	strb	r2, [r3, #0]
 800823e:	b01c      	add	sp, #112	; 0x70
 8008240:	f85d eb04 	ldr.w	lr, [sp], #4
 8008244:	b003      	add	sp, #12
 8008246:	4770      	bx	lr
 8008248:	20000024 	.word	0x20000024
 800824c:	ffff0208 	.word	0xffff0208

08008250 <__ssputs_r>:
 8008250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008254:	688e      	ldr	r6, [r1, #8]
 8008256:	4682      	mov	sl, r0
 8008258:	429e      	cmp	r6, r3
 800825a:	460c      	mov	r4, r1
 800825c:	4690      	mov	r8, r2
 800825e:	4699      	mov	r9, r3
 8008260:	d837      	bhi.n	80082d2 <__ssputs_r+0x82>
 8008262:	898a      	ldrh	r2, [r1, #12]
 8008264:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008268:	d031      	beq.n	80082ce <__ssputs_r+0x7e>
 800826a:	2302      	movs	r3, #2
 800826c:	6825      	ldr	r5, [r4, #0]
 800826e:	6909      	ldr	r1, [r1, #16]
 8008270:	1a6f      	subs	r7, r5, r1
 8008272:	6965      	ldr	r5, [r4, #20]
 8008274:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008278:	fb95 f5f3 	sdiv	r5, r5, r3
 800827c:	f109 0301 	add.w	r3, r9, #1
 8008280:	443b      	add	r3, r7
 8008282:	429d      	cmp	r5, r3
 8008284:	bf38      	it	cc
 8008286:	461d      	movcc	r5, r3
 8008288:	0553      	lsls	r3, r2, #21
 800828a:	d530      	bpl.n	80082ee <__ssputs_r+0x9e>
 800828c:	4629      	mov	r1, r5
 800828e:	f000 fb2d 	bl	80088ec <_malloc_r>
 8008292:	4606      	mov	r6, r0
 8008294:	b950      	cbnz	r0, 80082ac <__ssputs_r+0x5c>
 8008296:	230c      	movs	r3, #12
 8008298:	f04f 30ff 	mov.w	r0, #4294967295
 800829c:	f8ca 3000 	str.w	r3, [sl]
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ac:	463a      	mov	r2, r7
 80082ae:	6921      	ldr	r1, [r4, #16]
 80082b0:	f7ff ff9b 	bl	80081ea <memcpy>
 80082b4:	89a3      	ldrh	r3, [r4, #12]
 80082b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	6126      	str	r6, [r4, #16]
 80082c2:	443e      	add	r6, r7
 80082c4:	6026      	str	r6, [r4, #0]
 80082c6:	464e      	mov	r6, r9
 80082c8:	6165      	str	r5, [r4, #20]
 80082ca:	1bed      	subs	r5, r5, r7
 80082cc:	60a5      	str	r5, [r4, #8]
 80082ce:	454e      	cmp	r6, r9
 80082d0:	d900      	bls.n	80082d4 <__ssputs_r+0x84>
 80082d2:	464e      	mov	r6, r9
 80082d4:	4632      	mov	r2, r6
 80082d6:	4641      	mov	r1, r8
 80082d8:	6820      	ldr	r0, [r4, #0]
 80082da:	f000 faa1 	bl	8008820 <memmove>
 80082de:	68a3      	ldr	r3, [r4, #8]
 80082e0:	2000      	movs	r0, #0
 80082e2:	1b9b      	subs	r3, r3, r6
 80082e4:	60a3      	str	r3, [r4, #8]
 80082e6:	6823      	ldr	r3, [r4, #0]
 80082e8:	441e      	add	r6, r3
 80082ea:	6026      	str	r6, [r4, #0]
 80082ec:	e7dc      	b.n	80082a8 <__ssputs_r+0x58>
 80082ee:	462a      	mov	r2, r5
 80082f0:	f000 fb56 	bl	80089a0 <_realloc_r>
 80082f4:	4606      	mov	r6, r0
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d1e2      	bne.n	80082c0 <__ssputs_r+0x70>
 80082fa:	6921      	ldr	r1, [r4, #16]
 80082fc:	4650      	mov	r0, sl
 80082fe:	f000 faa9 	bl	8008854 <_free_r>
 8008302:	e7c8      	b.n	8008296 <__ssputs_r+0x46>

08008304 <_svfiprintf_r>:
 8008304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008308:	461d      	mov	r5, r3
 800830a:	898b      	ldrh	r3, [r1, #12]
 800830c:	b09d      	sub	sp, #116	; 0x74
 800830e:	061f      	lsls	r7, r3, #24
 8008310:	4680      	mov	r8, r0
 8008312:	460c      	mov	r4, r1
 8008314:	4616      	mov	r6, r2
 8008316:	d50f      	bpl.n	8008338 <_svfiprintf_r+0x34>
 8008318:	690b      	ldr	r3, [r1, #16]
 800831a:	b96b      	cbnz	r3, 8008338 <_svfiprintf_r+0x34>
 800831c:	2140      	movs	r1, #64	; 0x40
 800831e:	f000 fae5 	bl	80088ec <_malloc_r>
 8008322:	6020      	str	r0, [r4, #0]
 8008324:	6120      	str	r0, [r4, #16]
 8008326:	b928      	cbnz	r0, 8008334 <_svfiprintf_r+0x30>
 8008328:	230c      	movs	r3, #12
 800832a:	f8c8 3000 	str.w	r3, [r8]
 800832e:	f04f 30ff 	mov.w	r0, #4294967295
 8008332:	e0c8      	b.n	80084c6 <_svfiprintf_r+0x1c2>
 8008334:	2340      	movs	r3, #64	; 0x40
 8008336:	6163      	str	r3, [r4, #20]
 8008338:	2300      	movs	r3, #0
 800833a:	9309      	str	r3, [sp, #36]	; 0x24
 800833c:	2320      	movs	r3, #32
 800833e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008342:	2330      	movs	r3, #48	; 0x30
 8008344:	f04f 0b01 	mov.w	fp, #1
 8008348:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800834c:	9503      	str	r5, [sp, #12]
 800834e:	4637      	mov	r7, r6
 8008350:	463d      	mov	r5, r7
 8008352:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008356:	b10b      	cbz	r3, 800835c <_svfiprintf_r+0x58>
 8008358:	2b25      	cmp	r3, #37	; 0x25
 800835a:	d13e      	bne.n	80083da <_svfiprintf_r+0xd6>
 800835c:	ebb7 0a06 	subs.w	sl, r7, r6
 8008360:	d00b      	beq.n	800837a <_svfiprintf_r+0x76>
 8008362:	4653      	mov	r3, sl
 8008364:	4632      	mov	r2, r6
 8008366:	4621      	mov	r1, r4
 8008368:	4640      	mov	r0, r8
 800836a:	f7ff ff71 	bl	8008250 <__ssputs_r>
 800836e:	3001      	adds	r0, #1
 8008370:	f000 80a4 	beq.w	80084bc <_svfiprintf_r+0x1b8>
 8008374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008376:	4453      	add	r3, sl
 8008378:	9309      	str	r3, [sp, #36]	; 0x24
 800837a:	783b      	ldrb	r3, [r7, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	f000 809d 	beq.w	80084bc <_svfiprintf_r+0x1b8>
 8008382:	2300      	movs	r3, #0
 8008384:	f04f 32ff 	mov.w	r2, #4294967295
 8008388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800838c:	9304      	str	r3, [sp, #16]
 800838e:	9307      	str	r3, [sp, #28]
 8008390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008394:	931a      	str	r3, [sp, #104]	; 0x68
 8008396:	462f      	mov	r7, r5
 8008398:	2205      	movs	r2, #5
 800839a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800839e:	4850      	ldr	r0, [pc, #320]	; (80084e0 <_svfiprintf_r+0x1dc>)
 80083a0:	f000 fa30 	bl	8008804 <memchr>
 80083a4:	9b04      	ldr	r3, [sp, #16]
 80083a6:	b9d0      	cbnz	r0, 80083de <_svfiprintf_r+0xda>
 80083a8:	06d9      	lsls	r1, r3, #27
 80083aa:	bf44      	itt	mi
 80083ac:	2220      	movmi	r2, #32
 80083ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80083b2:	071a      	lsls	r2, r3, #28
 80083b4:	bf44      	itt	mi
 80083b6:	222b      	movmi	r2, #43	; 0x2b
 80083b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80083bc:	782a      	ldrb	r2, [r5, #0]
 80083be:	2a2a      	cmp	r2, #42	; 0x2a
 80083c0:	d015      	beq.n	80083ee <_svfiprintf_r+0xea>
 80083c2:	462f      	mov	r7, r5
 80083c4:	2000      	movs	r0, #0
 80083c6:	250a      	movs	r5, #10
 80083c8:	9a07      	ldr	r2, [sp, #28]
 80083ca:	4639      	mov	r1, r7
 80083cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083d0:	3b30      	subs	r3, #48	; 0x30
 80083d2:	2b09      	cmp	r3, #9
 80083d4:	d94d      	bls.n	8008472 <_svfiprintf_r+0x16e>
 80083d6:	b1b8      	cbz	r0, 8008408 <_svfiprintf_r+0x104>
 80083d8:	e00f      	b.n	80083fa <_svfiprintf_r+0xf6>
 80083da:	462f      	mov	r7, r5
 80083dc:	e7b8      	b.n	8008350 <_svfiprintf_r+0x4c>
 80083de:	4a40      	ldr	r2, [pc, #256]	; (80084e0 <_svfiprintf_r+0x1dc>)
 80083e0:	463d      	mov	r5, r7
 80083e2:	1a80      	subs	r0, r0, r2
 80083e4:	fa0b f000 	lsl.w	r0, fp, r0
 80083e8:	4318      	orrs	r0, r3
 80083ea:	9004      	str	r0, [sp, #16]
 80083ec:	e7d3      	b.n	8008396 <_svfiprintf_r+0x92>
 80083ee:	9a03      	ldr	r2, [sp, #12]
 80083f0:	1d11      	adds	r1, r2, #4
 80083f2:	6812      	ldr	r2, [r2, #0]
 80083f4:	9103      	str	r1, [sp, #12]
 80083f6:	2a00      	cmp	r2, #0
 80083f8:	db01      	blt.n	80083fe <_svfiprintf_r+0xfa>
 80083fa:	9207      	str	r2, [sp, #28]
 80083fc:	e004      	b.n	8008408 <_svfiprintf_r+0x104>
 80083fe:	4252      	negs	r2, r2
 8008400:	f043 0302 	orr.w	r3, r3, #2
 8008404:	9207      	str	r2, [sp, #28]
 8008406:	9304      	str	r3, [sp, #16]
 8008408:	783b      	ldrb	r3, [r7, #0]
 800840a:	2b2e      	cmp	r3, #46	; 0x2e
 800840c:	d10c      	bne.n	8008428 <_svfiprintf_r+0x124>
 800840e:	787b      	ldrb	r3, [r7, #1]
 8008410:	2b2a      	cmp	r3, #42	; 0x2a
 8008412:	d133      	bne.n	800847c <_svfiprintf_r+0x178>
 8008414:	9b03      	ldr	r3, [sp, #12]
 8008416:	3702      	adds	r7, #2
 8008418:	1d1a      	adds	r2, r3, #4
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	9203      	str	r2, [sp, #12]
 800841e:	2b00      	cmp	r3, #0
 8008420:	bfb8      	it	lt
 8008422:	f04f 33ff 	movlt.w	r3, #4294967295
 8008426:	9305      	str	r3, [sp, #20]
 8008428:	4d2e      	ldr	r5, [pc, #184]	; (80084e4 <_svfiprintf_r+0x1e0>)
 800842a:	2203      	movs	r2, #3
 800842c:	7839      	ldrb	r1, [r7, #0]
 800842e:	4628      	mov	r0, r5
 8008430:	f000 f9e8 	bl	8008804 <memchr>
 8008434:	b138      	cbz	r0, 8008446 <_svfiprintf_r+0x142>
 8008436:	2340      	movs	r3, #64	; 0x40
 8008438:	1b40      	subs	r0, r0, r5
 800843a:	fa03 f000 	lsl.w	r0, r3, r0
 800843e:	9b04      	ldr	r3, [sp, #16]
 8008440:	3701      	adds	r7, #1
 8008442:	4303      	orrs	r3, r0
 8008444:	9304      	str	r3, [sp, #16]
 8008446:	7839      	ldrb	r1, [r7, #0]
 8008448:	2206      	movs	r2, #6
 800844a:	4827      	ldr	r0, [pc, #156]	; (80084e8 <_svfiprintf_r+0x1e4>)
 800844c:	1c7e      	adds	r6, r7, #1
 800844e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008452:	f000 f9d7 	bl	8008804 <memchr>
 8008456:	2800      	cmp	r0, #0
 8008458:	d038      	beq.n	80084cc <_svfiprintf_r+0x1c8>
 800845a:	4b24      	ldr	r3, [pc, #144]	; (80084ec <_svfiprintf_r+0x1e8>)
 800845c:	bb13      	cbnz	r3, 80084a4 <_svfiprintf_r+0x1a0>
 800845e:	9b03      	ldr	r3, [sp, #12]
 8008460:	3307      	adds	r3, #7
 8008462:	f023 0307 	bic.w	r3, r3, #7
 8008466:	3308      	adds	r3, #8
 8008468:	9303      	str	r3, [sp, #12]
 800846a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800846c:	444b      	add	r3, r9
 800846e:	9309      	str	r3, [sp, #36]	; 0x24
 8008470:	e76d      	b.n	800834e <_svfiprintf_r+0x4a>
 8008472:	fb05 3202 	mla	r2, r5, r2, r3
 8008476:	2001      	movs	r0, #1
 8008478:	460f      	mov	r7, r1
 800847a:	e7a6      	b.n	80083ca <_svfiprintf_r+0xc6>
 800847c:	2300      	movs	r3, #0
 800847e:	250a      	movs	r5, #10
 8008480:	4619      	mov	r1, r3
 8008482:	3701      	adds	r7, #1
 8008484:	9305      	str	r3, [sp, #20]
 8008486:	4638      	mov	r0, r7
 8008488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800848c:	3a30      	subs	r2, #48	; 0x30
 800848e:	2a09      	cmp	r2, #9
 8008490:	d903      	bls.n	800849a <_svfiprintf_r+0x196>
 8008492:	2b00      	cmp	r3, #0
 8008494:	d0c8      	beq.n	8008428 <_svfiprintf_r+0x124>
 8008496:	9105      	str	r1, [sp, #20]
 8008498:	e7c6      	b.n	8008428 <_svfiprintf_r+0x124>
 800849a:	fb05 2101 	mla	r1, r5, r1, r2
 800849e:	2301      	movs	r3, #1
 80084a0:	4607      	mov	r7, r0
 80084a2:	e7f0      	b.n	8008486 <_svfiprintf_r+0x182>
 80084a4:	ab03      	add	r3, sp, #12
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	4622      	mov	r2, r4
 80084aa:	4b11      	ldr	r3, [pc, #68]	; (80084f0 <_svfiprintf_r+0x1ec>)
 80084ac:	a904      	add	r1, sp, #16
 80084ae:	4640      	mov	r0, r8
 80084b0:	f3af 8000 	nop.w
 80084b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80084b8:	4681      	mov	r9, r0
 80084ba:	d1d6      	bne.n	800846a <_svfiprintf_r+0x166>
 80084bc:	89a3      	ldrh	r3, [r4, #12]
 80084be:	065b      	lsls	r3, r3, #25
 80084c0:	f53f af35 	bmi.w	800832e <_svfiprintf_r+0x2a>
 80084c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084c6:	b01d      	add	sp, #116	; 0x74
 80084c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084cc:	ab03      	add	r3, sp, #12
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	4622      	mov	r2, r4
 80084d2:	4b07      	ldr	r3, [pc, #28]	; (80084f0 <_svfiprintf_r+0x1ec>)
 80084d4:	a904      	add	r1, sp, #16
 80084d6:	4640      	mov	r0, r8
 80084d8:	f000 f882 	bl	80085e0 <_printf_i>
 80084dc:	e7ea      	b.n	80084b4 <_svfiprintf_r+0x1b0>
 80084de:	bf00      	nop
 80084e0:	08008bce 	.word	0x08008bce
 80084e4:	08008bd4 	.word	0x08008bd4
 80084e8:	08008bd8 	.word	0x08008bd8
 80084ec:	00000000 	.word	0x00000000
 80084f0:	08008251 	.word	0x08008251

080084f4 <_printf_common>:
 80084f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084f8:	4691      	mov	r9, r2
 80084fa:	461f      	mov	r7, r3
 80084fc:	688a      	ldr	r2, [r1, #8]
 80084fe:	690b      	ldr	r3, [r1, #16]
 8008500:	4606      	mov	r6, r0
 8008502:	4293      	cmp	r3, r2
 8008504:	bfb8      	it	lt
 8008506:	4613      	movlt	r3, r2
 8008508:	f8c9 3000 	str.w	r3, [r9]
 800850c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008510:	460c      	mov	r4, r1
 8008512:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008516:	b112      	cbz	r2, 800851e <_printf_common+0x2a>
 8008518:	3301      	adds	r3, #1
 800851a:	f8c9 3000 	str.w	r3, [r9]
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	0699      	lsls	r1, r3, #26
 8008522:	bf42      	ittt	mi
 8008524:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008528:	3302      	addmi	r3, #2
 800852a:	f8c9 3000 	strmi.w	r3, [r9]
 800852e:	6825      	ldr	r5, [r4, #0]
 8008530:	f015 0506 	ands.w	r5, r5, #6
 8008534:	d107      	bne.n	8008546 <_printf_common+0x52>
 8008536:	f104 0a19 	add.w	sl, r4, #25
 800853a:	68e3      	ldr	r3, [r4, #12]
 800853c:	f8d9 2000 	ldr.w	r2, [r9]
 8008540:	1a9b      	subs	r3, r3, r2
 8008542:	42ab      	cmp	r3, r5
 8008544:	dc29      	bgt.n	800859a <_printf_common+0xa6>
 8008546:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800854a:	6822      	ldr	r2, [r4, #0]
 800854c:	3300      	adds	r3, #0
 800854e:	bf18      	it	ne
 8008550:	2301      	movne	r3, #1
 8008552:	0692      	lsls	r2, r2, #26
 8008554:	d42e      	bmi.n	80085b4 <_printf_common+0xc0>
 8008556:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800855a:	4639      	mov	r1, r7
 800855c:	4630      	mov	r0, r6
 800855e:	47c0      	blx	r8
 8008560:	3001      	adds	r0, #1
 8008562:	d021      	beq.n	80085a8 <_printf_common+0xb4>
 8008564:	6823      	ldr	r3, [r4, #0]
 8008566:	68e5      	ldr	r5, [r4, #12]
 8008568:	f003 0306 	and.w	r3, r3, #6
 800856c:	2b04      	cmp	r3, #4
 800856e:	bf18      	it	ne
 8008570:	2500      	movne	r5, #0
 8008572:	f8d9 2000 	ldr.w	r2, [r9]
 8008576:	f04f 0900 	mov.w	r9, #0
 800857a:	bf08      	it	eq
 800857c:	1aad      	subeq	r5, r5, r2
 800857e:	68a3      	ldr	r3, [r4, #8]
 8008580:	6922      	ldr	r2, [r4, #16]
 8008582:	bf08      	it	eq
 8008584:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008588:	4293      	cmp	r3, r2
 800858a:	bfc4      	itt	gt
 800858c:	1a9b      	subgt	r3, r3, r2
 800858e:	18ed      	addgt	r5, r5, r3
 8008590:	341a      	adds	r4, #26
 8008592:	454d      	cmp	r5, r9
 8008594:	d11a      	bne.n	80085cc <_printf_common+0xd8>
 8008596:	2000      	movs	r0, #0
 8008598:	e008      	b.n	80085ac <_printf_common+0xb8>
 800859a:	2301      	movs	r3, #1
 800859c:	4652      	mov	r2, sl
 800859e:	4639      	mov	r1, r7
 80085a0:	4630      	mov	r0, r6
 80085a2:	47c0      	blx	r8
 80085a4:	3001      	adds	r0, #1
 80085a6:	d103      	bne.n	80085b0 <_printf_common+0xbc>
 80085a8:	f04f 30ff 	mov.w	r0, #4294967295
 80085ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085b0:	3501      	adds	r5, #1
 80085b2:	e7c2      	b.n	800853a <_printf_common+0x46>
 80085b4:	2030      	movs	r0, #48	; 0x30
 80085b6:	18e1      	adds	r1, r4, r3
 80085b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085bc:	1c5a      	adds	r2, r3, #1
 80085be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085c2:	4422      	add	r2, r4
 80085c4:	3302      	adds	r3, #2
 80085c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085ca:	e7c4      	b.n	8008556 <_printf_common+0x62>
 80085cc:	2301      	movs	r3, #1
 80085ce:	4622      	mov	r2, r4
 80085d0:	4639      	mov	r1, r7
 80085d2:	4630      	mov	r0, r6
 80085d4:	47c0      	blx	r8
 80085d6:	3001      	adds	r0, #1
 80085d8:	d0e6      	beq.n	80085a8 <_printf_common+0xb4>
 80085da:	f109 0901 	add.w	r9, r9, #1
 80085de:	e7d8      	b.n	8008592 <_printf_common+0x9e>

080085e0 <_printf_i>:
 80085e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80085e8:	460c      	mov	r4, r1
 80085ea:	7e09      	ldrb	r1, [r1, #24]
 80085ec:	b085      	sub	sp, #20
 80085ee:	296e      	cmp	r1, #110	; 0x6e
 80085f0:	4617      	mov	r7, r2
 80085f2:	4606      	mov	r6, r0
 80085f4:	4698      	mov	r8, r3
 80085f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085f8:	f000 80b3 	beq.w	8008762 <_printf_i+0x182>
 80085fc:	d822      	bhi.n	8008644 <_printf_i+0x64>
 80085fe:	2963      	cmp	r1, #99	; 0x63
 8008600:	d036      	beq.n	8008670 <_printf_i+0x90>
 8008602:	d80a      	bhi.n	800861a <_printf_i+0x3a>
 8008604:	2900      	cmp	r1, #0
 8008606:	f000 80b9 	beq.w	800877c <_printf_i+0x19c>
 800860a:	2958      	cmp	r1, #88	; 0x58
 800860c:	f000 8083 	beq.w	8008716 <_printf_i+0x136>
 8008610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008614:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008618:	e032      	b.n	8008680 <_printf_i+0xa0>
 800861a:	2964      	cmp	r1, #100	; 0x64
 800861c:	d001      	beq.n	8008622 <_printf_i+0x42>
 800861e:	2969      	cmp	r1, #105	; 0x69
 8008620:	d1f6      	bne.n	8008610 <_printf_i+0x30>
 8008622:	6820      	ldr	r0, [r4, #0]
 8008624:	6813      	ldr	r3, [r2, #0]
 8008626:	0605      	lsls	r5, r0, #24
 8008628:	f103 0104 	add.w	r1, r3, #4
 800862c:	d52a      	bpl.n	8008684 <_printf_i+0xa4>
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	6011      	str	r1, [r2, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	da03      	bge.n	800863e <_printf_i+0x5e>
 8008636:	222d      	movs	r2, #45	; 0x2d
 8008638:	425b      	negs	r3, r3
 800863a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800863e:	486f      	ldr	r0, [pc, #444]	; (80087fc <_printf_i+0x21c>)
 8008640:	220a      	movs	r2, #10
 8008642:	e039      	b.n	80086b8 <_printf_i+0xd8>
 8008644:	2973      	cmp	r1, #115	; 0x73
 8008646:	f000 809d 	beq.w	8008784 <_printf_i+0x1a4>
 800864a:	d808      	bhi.n	800865e <_printf_i+0x7e>
 800864c:	296f      	cmp	r1, #111	; 0x6f
 800864e:	d020      	beq.n	8008692 <_printf_i+0xb2>
 8008650:	2970      	cmp	r1, #112	; 0x70
 8008652:	d1dd      	bne.n	8008610 <_printf_i+0x30>
 8008654:	6823      	ldr	r3, [r4, #0]
 8008656:	f043 0320 	orr.w	r3, r3, #32
 800865a:	6023      	str	r3, [r4, #0]
 800865c:	e003      	b.n	8008666 <_printf_i+0x86>
 800865e:	2975      	cmp	r1, #117	; 0x75
 8008660:	d017      	beq.n	8008692 <_printf_i+0xb2>
 8008662:	2978      	cmp	r1, #120	; 0x78
 8008664:	d1d4      	bne.n	8008610 <_printf_i+0x30>
 8008666:	2378      	movs	r3, #120	; 0x78
 8008668:	4865      	ldr	r0, [pc, #404]	; (8008800 <_printf_i+0x220>)
 800866a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800866e:	e055      	b.n	800871c <_printf_i+0x13c>
 8008670:	6813      	ldr	r3, [r2, #0]
 8008672:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008676:	1d19      	adds	r1, r3, #4
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6011      	str	r1, [r2, #0]
 800867c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008680:	2301      	movs	r3, #1
 8008682:	e08c      	b.n	800879e <_printf_i+0x1be>
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f010 0f40 	tst.w	r0, #64	; 0x40
 800868a:	6011      	str	r1, [r2, #0]
 800868c:	bf18      	it	ne
 800868e:	b21b      	sxthne	r3, r3
 8008690:	e7cf      	b.n	8008632 <_printf_i+0x52>
 8008692:	6813      	ldr	r3, [r2, #0]
 8008694:	6825      	ldr	r5, [r4, #0]
 8008696:	1d18      	adds	r0, r3, #4
 8008698:	6010      	str	r0, [r2, #0]
 800869a:	0628      	lsls	r0, r5, #24
 800869c:	d501      	bpl.n	80086a2 <_printf_i+0xc2>
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	e002      	b.n	80086a8 <_printf_i+0xc8>
 80086a2:	0668      	lsls	r0, r5, #25
 80086a4:	d5fb      	bpl.n	800869e <_printf_i+0xbe>
 80086a6:	881b      	ldrh	r3, [r3, #0]
 80086a8:	296f      	cmp	r1, #111	; 0x6f
 80086aa:	bf14      	ite	ne
 80086ac:	220a      	movne	r2, #10
 80086ae:	2208      	moveq	r2, #8
 80086b0:	4852      	ldr	r0, [pc, #328]	; (80087fc <_printf_i+0x21c>)
 80086b2:	2100      	movs	r1, #0
 80086b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086b8:	6865      	ldr	r5, [r4, #4]
 80086ba:	2d00      	cmp	r5, #0
 80086bc:	60a5      	str	r5, [r4, #8]
 80086be:	f2c0 8095 	blt.w	80087ec <_printf_i+0x20c>
 80086c2:	6821      	ldr	r1, [r4, #0]
 80086c4:	f021 0104 	bic.w	r1, r1, #4
 80086c8:	6021      	str	r1, [r4, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d13d      	bne.n	800874a <_printf_i+0x16a>
 80086ce:	2d00      	cmp	r5, #0
 80086d0:	f040 808e 	bne.w	80087f0 <_printf_i+0x210>
 80086d4:	4665      	mov	r5, ip
 80086d6:	2a08      	cmp	r2, #8
 80086d8:	d10b      	bne.n	80086f2 <_printf_i+0x112>
 80086da:	6823      	ldr	r3, [r4, #0]
 80086dc:	07db      	lsls	r3, r3, #31
 80086de:	d508      	bpl.n	80086f2 <_printf_i+0x112>
 80086e0:	6923      	ldr	r3, [r4, #16]
 80086e2:	6862      	ldr	r2, [r4, #4]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	bfde      	ittt	le
 80086e8:	2330      	movle	r3, #48	; 0x30
 80086ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80086ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80086f2:	ebac 0305 	sub.w	r3, ip, r5
 80086f6:	6123      	str	r3, [r4, #16]
 80086f8:	f8cd 8000 	str.w	r8, [sp]
 80086fc:	463b      	mov	r3, r7
 80086fe:	aa03      	add	r2, sp, #12
 8008700:	4621      	mov	r1, r4
 8008702:	4630      	mov	r0, r6
 8008704:	f7ff fef6 	bl	80084f4 <_printf_common>
 8008708:	3001      	adds	r0, #1
 800870a:	d14d      	bne.n	80087a8 <_printf_i+0x1c8>
 800870c:	f04f 30ff 	mov.w	r0, #4294967295
 8008710:	b005      	add	sp, #20
 8008712:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008716:	4839      	ldr	r0, [pc, #228]	; (80087fc <_printf_i+0x21c>)
 8008718:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800871c:	6813      	ldr	r3, [r2, #0]
 800871e:	6821      	ldr	r1, [r4, #0]
 8008720:	1d1d      	adds	r5, r3, #4
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6015      	str	r5, [r2, #0]
 8008726:	060a      	lsls	r2, r1, #24
 8008728:	d50b      	bpl.n	8008742 <_printf_i+0x162>
 800872a:	07ca      	lsls	r2, r1, #31
 800872c:	bf44      	itt	mi
 800872e:	f041 0120 	orrmi.w	r1, r1, #32
 8008732:	6021      	strmi	r1, [r4, #0]
 8008734:	b91b      	cbnz	r3, 800873e <_printf_i+0x15e>
 8008736:	6822      	ldr	r2, [r4, #0]
 8008738:	f022 0220 	bic.w	r2, r2, #32
 800873c:	6022      	str	r2, [r4, #0]
 800873e:	2210      	movs	r2, #16
 8008740:	e7b7      	b.n	80086b2 <_printf_i+0xd2>
 8008742:	064d      	lsls	r5, r1, #25
 8008744:	bf48      	it	mi
 8008746:	b29b      	uxthmi	r3, r3
 8008748:	e7ef      	b.n	800872a <_printf_i+0x14a>
 800874a:	4665      	mov	r5, ip
 800874c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008750:	fb02 3311 	mls	r3, r2, r1, r3
 8008754:	5cc3      	ldrb	r3, [r0, r3]
 8008756:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800875a:	460b      	mov	r3, r1
 800875c:	2900      	cmp	r1, #0
 800875e:	d1f5      	bne.n	800874c <_printf_i+0x16c>
 8008760:	e7b9      	b.n	80086d6 <_printf_i+0xf6>
 8008762:	6813      	ldr	r3, [r2, #0]
 8008764:	6825      	ldr	r5, [r4, #0]
 8008766:	1d18      	adds	r0, r3, #4
 8008768:	6961      	ldr	r1, [r4, #20]
 800876a:	6010      	str	r0, [r2, #0]
 800876c:	0628      	lsls	r0, r5, #24
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	d501      	bpl.n	8008776 <_printf_i+0x196>
 8008772:	6019      	str	r1, [r3, #0]
 8008774:	e002      	b.n	800877c <_printf_i+0x19c>
 8008776:	066a      	lsls	r2, r5, #25
 8008778:	d5fb      	bpl.n	8008772 <_printf_i+0x192>
 800877a:	8019      	strh	r1, [r3, #0]
 800877c:	2300      	movs	r3, #0
 800877e:	4665      	mov	r5, ip
 8008780:	6123      	str	r3, [r4, #16]
 8008782:	e7b9      	b.n	80086f8 <_printf_i+0x118>
 8008784:	6813      	ldr	r3, [r2, #0]
 8008786:	1d19      	adds	r1, r3, #4
 8008788:	6011      	str	r1, [r2, #0]
 800878a:	681d      	ldr	r5, [r3, #0]
 800878c:	6862      	ldr	r2, [r4, #4]
 800878e:	2100      	movs	r1, #0
 8008790:	4628      	mov	r0, r5
 8008792:	f000 f837 	bl	8008804 <memchr>
 8008796:	b108      	cbz	r0, 800879c <_printf_i+0x1bc>
 8008798:	1b40      	subs	r0, r0, r5
 800879a:	6060      	str	r0, [r4, #4]
 800879c:	6863      	ldr	r3, [r4, #4]
 800879e:	6123      	str	r3, [r4, #16]
 80087a0:	2300      	movs	r3, #0
 80087a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087a6:	e7a7      	b.n	80086f8 <_printf_i+0x118>
 80087a8:	6923      	ldr	r3, [r4, #16]
 80087aa:	462a      	mov	r2, r5
 80087ac:	4639      	mov	r1, r7
 80087ae:	4630      	mov	r0, r6
 80087b0:	47c0      	blx	r8
 80087b2:	3001      	adds	r0, #1
 80087b4:	d0aa      	beq.n	800870c <_printf_i+0x12c>
 80087b6:	6823      	ldr	r3, [r4, #0]
 80087b8:	079b      	lsls	r3, r3, #30
 80087ba:	d413      	bmi.n	80087e4 <_printf_i+0x204>
 80087bc:	68e0      	ldr	r0, [r4, #12]
 80087be:	9b03      	ldr	r3, [sp, #12]
 80087c0:	4298      	cmp	r0, r3
 80087c2:	bfb8      	it	lt
 80087c4:	4618      	movlt	r0, r3
 80087c6:	e7a3      	b.n	8008710 <_printf_i+0x130>
 80087c8:	2301      	movs	r3, #1
 80087ca:	464a      	mov	r2, r9
 80087cc:	4639      	mov	r1, r7
 80087ce:	4630      	mov	r0, r6
 80087d0:	47c0      	blx	r8
 80087d2:	3001      	adds	r0, #1
 80087d4:	d09a      	beq.n	800870c <_printf_i+0x12c>
 80087d6:	3501      	adds	r5, #1
 80087d8:	68e3      	ldr	r3, [r4, #12]
 80087da:	9a03      	ldr	r2, [sp, #12]
 80087dc:	1a9b      	subs	r3, r3, r2
 80087de:	42ab      	cmp	r3, r5
 80087e0:	dcf2      	bgt.n	80087c8 <_printf_i+0x1e8>
 80087e2:	e7eb      	b.n	80087bc <_printf_i+0x1dc>
 80087e4:	2500      	movs	r5, #0
 80087e6:	f104 0919 	add.w	r9, r4, #25
 80087ea:	e7f5      	b.n	80087d8 <_printf_i+0x1f8>
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1ac      	bne.n	800874a <_printf_i+0x16a>
 80087f0:	7803      	ldrb	r3, [r0, #0]
 80087f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087fa:	e76c      	b.n	80086d6 <_printf_i+0xf6>
 80087fc:	08008bdf 	.word	0x08008bdf
 8008800:	08008bf0 	.word	0x08008bf0

08008804 <memchr>:
 8008804:	b510      	push	{r4, lr}
 8008806:	b2c9      	uxtb	r1, r1
 8008808:	4402      	add	r2, r0
 800880a:	4290      	cmp	r0, r2
 800880c:	4603      	mov	r3, r0
 800880e:	d101      	bne.n	8008814 <memchr+0x10>
 8008810:	2300      	movs	r3, #0
 8008812:	e003      	b.n	800881c <memchr+0x18>
 8008814:	781c      	ldrb	r4, [r3, #0]
 8008816:	3001      	adds	r0, #1
 8008818:	428c      	cmp	r4, r1
 800881a:	d1f6      	bne.n	800880a <memchr+0x6>
 800881c:	4618      	mov	r0, r3
 800881e:	bd10      	pop	{r4, pc}

08008820 <memmove>:
 8008820:	4288      	cmp	r0, r1
 8008822:	b510      	push	{r4, lr}
 8008824:	eb01 0302 	add.w	r3, r1, r2
 8008828:	d807      	bhi.n	800883a <memmove+0x1a>
 800882a:	1e42      	subs	r2, r0, #1
 800882c:	4299      	cmp	r1, r3
 800882e:	d00a      	beq.n	8008846 <memmove+0x26>
 8008830:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008834:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008838:	e7f8      	b.n	800882c <memmove+0xc>
 800883a:	4283      	cmp	r3, r0
 800883c:	d9f5      	bls.n	800882a <memmove+0xa>
 800883e:	1881      	adds	r1, r0, r2
 8008840:	1ad2      	subs	r2, r2, r3
 8008842:	42d3      	cmn	r3, r2
 8008844:	d100      	bne.n	8008848 <memmove+0x28>
 8008846:	bd10      	pop	{r4, pc}
 8008848:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800884c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008850:	e7f7      	b.n	8008842 <memmove+0x22>
	...

08008854 <_free_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	4605      	mov	r5, r0
 8008858:	2900      	cmp	r1, #0
 800885a:	d043      	beq.n	80088e4 <_free_r+0x90>
 800885c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008860:	1f0c      	subs	r4, r1, #4
 8008862:	2b00      	cmp	r3, #0
 8008864:	bfb8      	it	lt
 8008866:	18e4      	addlt	r4, r4, r3
 8008868:	f000 f8d0 	bl	8008a0c <__malloc_lock>
 800886c:	4a1e      	ldr	r2, [pc, #120]	; (80088e8 <_free_r+0x94>)
 800886e:	6813      	ldr	r3, [r2, #0]
 8008870:	4610      	mov	r0, r2
 8008872:	b933      	cbnz	r3, 8008882 <_free_r+0x2e>
 8008874:	6063      	str	r3, [r4, #4]
 8008876:	6014      	str	r4, [r2, #0]
 8008878:	4628      	mov	r0, r5
 800887a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800887e:	f000 b8c6 	b.w	8008a0e <__malloc_unlock>
 8008882:	42a3      	cmp	r3, r4
 8008884:	d90b      	bls.n	800889e <_free_r+0x4a>
 8008886:	6821      	ldr	r1, [r4, #0]
 8008888:	1862      	adds	r2, r4, r1
 800888a:	4293      	cmp	r3, r2
 800888c:	bf01      	itttt	eq
 800888e:	681a      	ldreq	r2, [r3, #0]
 8008890:	685b      	ldreq	r3, [r3, #4]
 8008892:	1852      	addeq	r2, r2, r1
 8008894:	6022      	streq	r2, [r4, #0]
 8008896:	6063      	str	r3, [r4, #4]
 8008898:	6004      	str	r4, [r0, #0]
 800889a:	e7ed      	b.n	8008878 <_free_r+0x24>
 800889c:	4613      	mov	r3, r2
 800889e:	685a      	ldr	r2, [r3, #4]
 80088a0:	b10a      	cbz	r2, 80088a6 <_free_r+0x52>
 80088a2:	42a2      	cmp	r2, r4
 80088a4:	d9fa      	bls.n	800889c <_free_r+0x48>
 80088a6:	6819      	ldr	r1, [r3, #0]
 80088a8:	1858      	adds	r0, r3, r1
 80088aa:	42a0      	cmp	r0, r4
 80088ac:	d10b      	bne.n	80088c6 <_free_r+0x72>
 80088ae:	6820      	ldr	r0, [r4, #0]
 80088b0:	4401      	add	r1, r0
 80088b2:	1858      	adds	r0, r3, r1
 80088b4:	4282      	cmp	r2, r0
 80088b6:	6019      	str	r1, [r3, #0]
 80088b8:	d1de      	bne.n	8008878 <_free_r+0x24>
 80088ba:	6810      	ldr	r0, [r2, #0]
 80088bc:	6852      	ldr	r2, [r2, #4]
 80088be:	4401      	add	r1, r0
 80088c0:	6019      	str	r1, [r3, #0]
 80088c2:	605a      	str	r2, [r3, #4]
 80088c4:	e7d8      	b.n	8008878 <_free_r+0x24>
 80088c6:	d902      	bls.n	80088ce <_free_r+0x7a>
 80088c8:	230c      	movs	r3, #12
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	e7d4      	b.n	8008878 <_free_r+0x24>
 80088ce:	6820      	ldr	r0, [r4, #0]
 80088d0:	1821      	adds	r1, r4, r0
 80088d2:	428a      	cmp	r2, r1
 80088d4:	bf01      	itttt	eq
 80088d6:	6811      	ldreq	r1, [r2, #0]
 80088d8:	6852      	ldreq	r2, [r2, #4]
 80088da:	1809      	addeq	r1, r1, r0
 80088dc:	6021      	streq	r1, [r4, #0]
 80088de:	6062      	str	r2, [r4, #4]
 80088e0:	605c      	str	r4, [r3, #4]
 80088e2:	e7c9      	b.n	8008878 <_free_r+0x24>
 80088e4:	bd38      	pop	{r3, r4, r5, pc}
 80088e6:	bf00      	nop
 80088e8:	20003e2c 	.word	0x20003e2c

080088ec <_malloc_r>:
 80088ec:	b570      	push	{r4, r5, r6, lr}
 80088ee:	1ccd      	adds	r5, r1, #3
 80088f0:	f025 0503 	bic.w	r5, r5, #3
 80088f4:	3508      	adds	r5, #8
 80088f6:	2d0c      	cmp	r5, #12
 80088f8:	bf38      	it	cc
 80088fa:	250c      	movcc	r5, #12
 80088fc:	2d00      	cmp	r5, #0
 80088fe:	4606      	mov	r6, r0
 8008900:	db01      	blt.n	8008906 <_malloc_r+0x1a>
 8008902:	42a9      	cmp	r1, r5
 8008904:	d903      	bls.n	800890e <_malloc_r+0x22>
 8008906:	230c      	movs	r3, #12
 8008908:	6033      	str	r3, [r6, #0]
 800890a:	2000      	movs	r0, #0
 800890c:	bd70      	pop	{r4, r5, r6, pc}
 800890e:	f000 f87d 	bl	8008a0c <__malloc_lock>
 8008912:	4a21      	ldr	r2, [pc, #132]	; (8008998 <_malloc_r+0xac>)
 8008914:	6814      	ldr	r4, [r2, #0]
 8008916:	4621      	mov	r1, r4
 8008918:	b991      	cbnz	r1, 8008940 <_malloc_r+0x54>
 800891a:	4c20      	ldr	r4, [pc, #128]	; (800899c <_malloc_r+0xb0>)
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	b91b      	cbnz	r3, 8008928 <_malloc_r+0x3c>
 8008920:	4630      	mov	r0, r6
 8008922:	f000 f863 	bl	80089ec <_sbrk_r>
 8008926:	6020      	str	r0, [r4, #0]
 8008928:	4629      	mov	r1, r5
 800892a:	4630      	mov	r0, r6
 800892c:	f000 f85e 	bl	80089ec <_sbrk_r>
 8008930:	1c43      	adds	r3, r0, #1
 8008932:	d124      	bne.n	800897e <_malloc_r+0x92>
 8008934:	230c      	movs	r3, #12
 8008936:	4630      	mov	r0, r6
 8008938:	6033      	str	r3, [r6, #0]
 800893a:	f000 f868 	bl	8008a0e <__malloc_unlock>
 800893e:	e7e4      	b.n	800890a <_malloc_r+0x1e>
 8008940:	680b      	ldr	r3, [r1, #0]
 8008942:	1b5b      	subs	r3, r3, r5
 8008944:	d418      	bmi.n	8008978 <_malloc_r+0x8c>
 8008946:	2b0b      	cmp	r3, #11
 8008948:	d90f      	bls.n	800896a <_malloc_r+0x7e>
 800894a:	600b      	str	r3, [r1, #0]
 800894c:	18cc      	adds	r4, r1, r3
 800894e:	50cd      	str	r5, [r1, r3]
 8008950:	4630      	mov	r0, r6
 8008952:	f000 f85c 	bl	8008a0e <__malloc_unlock>
 8008956:	f104 000b 	add.w	r0, r4, #11
 800895a:	1d23      	adds	r3, r4, #4
 800895c:	f020 0007 	bic.w	r0, r0, #7
 8008960:	1ac3      	subs	r3, r0, r3
 8008962:	d0d3      	beq.n	800890c <_malloc_r+0x20>
 8008964:	425a      	negs	r2, r3
 8008966:	50e2      	str	r2, [r4, r3]
 8008968:	e7d0      	b.n	800890c <_malloc_r+0x20>
 800896a:	684b      	ldr	r3, [r1, #4]
 800896c:	428c      	cmp	r4, r1
 800896e:	bf16      	itet	ne
 8008970:	6063      	strne	r3, [r4, #4]
 8008972:	6013      	streq	r3, [r2, #0]
 8008974:	460c      	movne	r4, r1
 8008976:	e7eb      	b.n	8008950 <_malloc_r+0x64>
 8008978:	460c      	mov	r4, r1
 800897a:	6849      	ldr	r1, [r1, #4]
 800897c:	e7cc      	b.n	8008918 <_malloc_r+0x2c>
 800897e:	1cc4      	adds	r4, r0, #3
 8008980:	f024 0403 	bic.w	r4, r4, #3
 8008984:	42a0      	cmp	r0, r4
 8008986:	d005      	beq.n	8008994 <_malloc_r+0xa8>
 8008988:	1a21      	subs	r1, r4, r0
 800898a:	4630      	mov	r0, r6
 800898c:	f000 f82e 	bl	80089ec <_sbrk_r>
 8008990:	3001      	adds	r0, #1
 8008992:	d0cf      	beq.n	8008934 <_malloc_r+0x48>
 8008994:	6025      	str	r5, [r4, #0]
 8008996:	e7db      	b.n	8008950 <_malloc_r+0x64>
 8008998:	20003e2c 	.word	0x20003e2c
 800899c:	20003e30 	.word	0x20003e30

080089a0 <_realloc_r>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	4607      	mov	r7, r0
 80089a4:	4614      	mov	r4, r2
 80089a6:	460e      	mov	r6, r1
 80089a8:	b921      	cbnz	r1, 80089b4 <_realloc_r+0x14>
 80089aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80089ae:	4611      	mov	r1, r2
 80089b0:	f7ff bf9c 	b.w	80088ec <_malloc_r>
 80089b4:	b922      	cbnz	r2, 80089c0 <_realloc_r+0x20>
 80089b6:	f7ff ff4d 	bl	8008854 <_free_r>
 80089ba:	4625      	mov	r5, r4
 80089bc:	4628      	mov	r0, r5
 80089be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089c0:	f000 f826 	bl	8008a10 <_malloc_usable_size_r>
 80089c4:	42a0      	cmp	r0, r4
 80089c6:	d20f      	bcs.n	80089e8 <_realloc_r+0x48>
 80089c8:	4621      	mov	r1, r4
 80089ca:	4638      	mov	r0, r7
 80089cc:	f7ff ff8e 	bl	80088ec <_malloc_r>
 80089d0:	4605      	mov	r5, r0
 80089d2:	2800      	cmp	r0, #0
 80089d4:	d0f2      	beq.n	80089bc <_realloc_r+0x1c>
 80089d6:	4631      	mov	r1, r6
 80089d8:	4622      	mov	r2, r4
 80089da:	f7ff fc06 	bl	80081ea <memcpy>
 80089de:	4631      	mov	r1, r6
 80089e0:	4638      	mov	r0, r7
 80089e2:	f7ff ff37 	bl	8008854 <_free_r>
 80089e6:	e7e9      	b.n	80089bc <_realloc_r+0x1c>
 80089e8:	4635      	mov	r5, r6
 80089ea:	e7e7      	b.n	80089bc <_realloc_r+0x1c>

080089ec <_sbrk_r>:
 80089ec:	b538      	push	{r3, r4, r5, lr}
 80089ee:	2300      	movs	r3, #0
 80089f0:	4c05      	ldr	r4, [pc, #20]	; (8008a08 <_sbrk_r+0x1c>)
 80089f2:	4605      	mov	r5, r0
 80089f4:	4608      	mov	r0, r1
 80089f6:	6023      	str	r3, [r4, #0]
 80089f8:	f7f9 f9e4 	bl	8001dc4 <_sbrk>
 80089fc:	1c43      	adds	r3, r0, #1
 80089fe:	d102      	bne.n	8008a06 <_sbrk_r+0x1a>
 8008a00:	6823      	ldr	r3, [r4, #0]
 8008a02:	b103      	cbz	r3, 8008a06 <_sbrk_r+0x1a>
 8008a04:	602b      	str	r3, [r5, #0]
 8008a06:	bd38      	pop	{r3, r4, r5, pc}
 8008a08:	20004018 	.word	0x20004018

08008a0c <__malloc_lock>:
 8008a0c:	4770      	bx	lr

08008a0e <__malloc_unlock>:
 8008a0e:	4770      	bx	lr

08008a10 <_malloc_usable_size_r>:
 8008a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a14:	1f18      	subs	r0, r3, #4
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	bfbc      	itt	lt
 8008a1a:	580b      	ldrlt	r3, [r1, r0]
 8008a1c:	18c0      	addlt	r0, r0, r3
 8008a1e:	4770      	bx	lr

08008a20 <_init>:
 8008a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a22:	bf00      	nop
 8008a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a26:	bc08      	pop	{r3}
 8008a28:	469e      	mov	lr, r3
 8008a2a:	4770      	bx	lr

08008a2c <_fini>:
 8008a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2e:	bf00      	nop
 8008a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a32:	bc08      	pop	{r3}
 8008a34:	469e      	mov	lr, r3
 8008a36:	4770      	bx	lr
