Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 24 09:33:07 2017
| Host         : DESKTOP-SSD56BU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file User_timing_summary_routed.rpt -rpx User_timing_summary_routed.rpx
| Design       : User
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: U1/U1/TBCLK_Buffer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.177        0.000                      0                  130        0.172        0.000                      0                  130        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.177        0.000                      0                  130        0.172        0.000                      0                  130        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.058ns (24.272%)  route 3.301ns (75.728%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.908     9.530    CMPA_1
    SLICE_X4Y23          FDRE                                         r  test_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[1]/C
                         clock pessimism              0.294    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.706    test_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.058ns (24.272%)  route 3.301ns (75.728%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.908     9.530    CMPA_1
    SLICE_X4Y23          FDRE                                         r  test_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[2]/C
                         clock pessimism              0.294    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.706    test_reg[2]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.058ns (24.272%)  route 3.301ns (75.728%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.908     9.530    CMPA_1
    SLICE_X4Y23          FDRE                                         r  test_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[3]/C
                         clock pessimism              0.294    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.706    test_reg[3]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.058ns (24.272%)  route 3.301ns (75.728%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.908     9.530    CMPA_1
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
                         clock pessimism              0.294    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.706    test_reg[4]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.058ns (24.548%)  route 3.252ns (75.452%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.859     9.481    CMPA_1
    SLICE_X4Y24          FDRE                                         r  test_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.875    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  test_reg[5]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.682    test_reg[5]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.058ns (24.548%)  route 3.252ns (75.452%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.859     9.481    CMPA_1
    SLICE_X4Y24          FDRE                                         r  test_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.875    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  test_reg[6]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.682    test_reg[6]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.058ns (24.548%)  route 3.252ns (75.452%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.859     9.481    CMPA_1
    SLICE_X4Y24          FDRE                                         r  test_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.875    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  test_reg[7]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.682    test_reg[7]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.058ns (24.548%)  route 3.252ns (75.452%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.859     9.481    CMPA_1
    SLICE_X4Y24          FDRE                                         r  test_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.503    14.875    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  test_reg[8]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.682    test_reg[8]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.058ns (24.745%)  route 3.218ns (75.255%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.825     9.446    CMPA_1
    SLICE_X4Y30          FDRE                                         r  test_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.881    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  test_reg[29]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.429    14.675    test_reg[29]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.058ns (24.745%)  route 3.218ns (75.255%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.619     5.171    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  test_reg[4]/Q
                         net (fo=2, routed)           0.811     6.438    test_reg_n_0_[4]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.562 f  test[31]_i_12/O
                         net (fo=1, routed)           0.797     7.359    test[31]_i_12_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.152     7.511 f  test[31]_i_5/O
                         net (fo=2, routed)           0.784     8.295    test[31]_i_5_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.326     8.621 r  test[31]_i_1/O
                         net (fo=47, routed)          0.825     9.446    CMPA_1
    SLICE_X4Y30          FDRE                                         r  test_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.509    14.881    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  test_reg[30]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.429    14.675    test_reg[30]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Scale_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/Clock_Scale_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.479    U1/U1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U1/U1/Clock_Scale_reg[5]/Q
                         net (fo=4, routed)           0.091     1.711    U1/U1/Clock_Scale[5]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  U1/U1/Clock_Scale[7]_i_1/O
                         net (fo=1, routed)           0.000     1.756    U1/U1/Clock_Scale[7]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.993    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[7]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     1.584    U1/U1/Clock_Scale_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Scale_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/Clock_Scale_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.479    U1/U1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U1/U1/Clock_Scale_reg[5]/Q
                         net (fo=4, routed)           0.092     1.712    U1/U1/Clock_Scale[5]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  U1/U1/Clock_Scale[6]_i_1/O
                         net (fo=1, routed)           0.000     1.757    U1/U1/Clock_Scale[6]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.993    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[6]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.583    U1/U1/Clock_Scale_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/TBCLK_Buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.479    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U1/U1/Clock_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U1/U1/Clock_Counter_reg[0]/Q
                         net (fo=2, routed)           0.131     1.752    U1/U1/Clock_Counter_reg_n_0_[0]
    SLICE_X36Y47         FDRE                                         r  U1/U1/TBCLK_Buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.993    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U1/U1/TBCLK_Buffer_reg/C
                         clock pessimism             -0.514     1.479    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.071     1.550    U1/U1/TBCLK_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Scale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/Clock_Scale_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.479    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U1/U1/Clock_Scale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U1/U1/Clock_Scale_reg[0]/Q
                         net (fo=9, routed)           0.148     1.769    U1/U1/Clock_Scale[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  U1/U1/Clock_Scale[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U1/U1/Clock_Scale[5]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.993    U1/U1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[5]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.587    U1/U1/Clock_Scale_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Scale_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/Clock_Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.218%)  route 0.173ns (47.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.479    U1/U1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U1/U1/Clock_Scale_reg[3]/Q
                         net (fo=7, routed)           0.173     1.793    U1/U1/Clock_Scale[3]
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.048     1.841 r  U1/U1/Clock_Counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U1/U1/Clock_Counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  U1/U1/Clock_Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.993    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  U1/U1/Clock_Counter_reg[0]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.600    U1/U1/Clock_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Scale_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/Clock_Scale_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.478    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/U1/Clock_Scale_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/U1/Clock_Scale_reg[8]/Q
                         net (fo=3, routed)           0.196     1.815    U1/U1/Clock_Scale[8]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.860 r  U1/U1/Clock_Scale[8]_i_2/O
                         net (fo=1, routed)           0.000     1.860    U1/U1/Clock_Scale[8]_i_2_n_0
    SLICE_X36Y46         FDRE                                         r  U1/U1/Clock_Scale_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.834     1.992    U1/U1/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/U1/Clock_Scale_reg[8]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    U1/U1/Clock_Scale_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.288ns (68.221%)  route 0.134ns (31.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.583     1.496    clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  test_reg[0]/Q
                         net (fo=3, routed)           0.134     1.772    test_reg_n_0_[0]
    SLICE_X4Y23          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.919 r  test_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    test_reg[4]_i_1_n_7
    SLICE_X4Y23          FDRE                                         r  test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.851     2.009    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  test_reg[1]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.105     1.614    test_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U1/U1/Clock_Scale_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U1/Clock_Scale_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.230ns (54.947%)  route 0.189ns (45.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.479    U1/U1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  U1/U1/Clock_Scale_reg[4]/Q
                         net (fo=5, routed)           0.189     1.796    U1/U1/Clock_Scale[4]
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.102     1.898 r  U1/U1/Clock_Scale[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    U1/U1/Clock_Scale[4]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.835     1.993    U1/U1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  U1/U1/Clock_Scale_reg[4]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.586    U1/U1/Clock_Scale_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CMPA_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMPA_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  CMPA_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  CMPA_1_reg[12]/Q
                         net (fo=3, routed)           0.170     1.810    CMPA[12]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  CMPA_1[12]_i_2/O
                         net (fo=1, routed)           0.000     1.855    CMPA_1[12]_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.918 r  CMPA_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    CMPA_1_reg[12]_i_1_n_4
    SLICE_X5Y28          FDRE                                         r  CMPA_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.854     2.012    clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  CMPA_1_reg[12]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.603    CMPA_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CMPA_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMPA_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  CMPA_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  CMPA_1_reg[8]/Q
                         net (fo=3, routed)           0.170     1.810    CMPA[8]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  CMPA_1[8]_i_2/O
                         net (fo=1, routed)           0.000     1.855    CMPA_1[8]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.918 r  CMPA_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    CMPA_1_reg[8]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  CMPA_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.853     2.011    clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  CMPA_1_reg[8]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.603    CMPA_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     CMPA_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     CMPA_1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     CMPA_1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     CMPA_1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     CMPA_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     CMPA_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     CMPA_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     CMPA_1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27     CMPA_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23     test_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     test_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26     test_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26     test_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26     test_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     CMPA_1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     CMPA_1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     CMPA_1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     CMPA_1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     CMPA_1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    U1/U1/Clock_Counter_reg[0]/C



