
---------- Begin Simulation Statistics ----------
final_tick                                67037592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332874                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692440                       # Number of bytes of host memory used
host_op_rate                                   364005                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   300.41                       # Real time elapsed on the host
host_tick_rate                              223150854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067038                       # Number of seconds simulated
sim_ticks                                 67037592000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.982121                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9096912                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9998571                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15870356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721891                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              250                       # Number of indirect misses.
system.cpu.branchPred.lookups                21151771                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516141                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.340752                       # CPI: cycles per instruction
system.cpu.discardedOps                        560572                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           51528401                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18818208                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10411152                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11271494                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.745850                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        134075184                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       122803690                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1785                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       711952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1425356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            408                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              299                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        84076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  84076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2860352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2860352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39084                       # Request fanout histogram
system.membus.respLayer1.occupancy          208548000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            76021500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       643525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            42334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           42334                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        643975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1931474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       207296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2138770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     82399936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8212032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90611968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6316                       # Total snoops (count)
system.tol2bus.snoopTraffic                    358976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           719731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055253                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 717527     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2204      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             719731                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1415076000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104169980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         965961998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               643324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                30995                       # number of demand (read+write) hits
system.l2.demand_hits::total                   674319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              643324                       # number of overall hits
system.l2.overall_hits::.cpu.data               30995                       # number of overall hits
system.l2.overall_hits::total                  674319                       # number of overall hits
system.l2.demand_misses::.cpu.inst                651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38445                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               651                       # number of overall misses
system.l2.overall_misses::.cpu.data             38445                       # number of overall misses
system.l2.overall_misses::total                 39096                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3044086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3093458000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3044086000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3093458000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           643975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               713415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          643975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              713415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.553643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054801                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.553643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054801                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75840.245776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79180.283522                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79124.667485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75840.245776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79180.283522                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79124.667485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5609                       # number of writebacks
system.l2.writebacks::total                      5609                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39084                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2659042000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2701786000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2659042000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2701786000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.553499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.553499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054784                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65861.325116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69182.828151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69127.673728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65861.325116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69182.828151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69127.673728                       # average overall mshr miss latency
system.l2.replacements                           6316                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        58873                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58873                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        58873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       643388                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           643388                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       643388                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       643388                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4361                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3003098500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3003098500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         42334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.896986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79085.099939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79085.099939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2623368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2623368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.896986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69085.099939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69085.099939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         643324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             643324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       643975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         643975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75840.245776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75840.245776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42744000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42744000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65861.325116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65861.325116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        27106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86837.923729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86837.923729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35673500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35673500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77215.367965                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77215.367965                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25962.992815                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39084                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.423063                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       478.553520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25484.439295                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.014604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.777723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29438                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11427652                       # Number of tag accesses
system.l2.tags.data_accesses                 11427652                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2459840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2501376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       358976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          358976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            619593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36693442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37313035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       619593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           619593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5354846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5354846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5354846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           619593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36693442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42667881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012721814250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              100965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39084                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5609                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              287                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    364362000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  195410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1097149500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9323.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28073.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4762                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39084                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.273558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.741891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.778779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1734     12.88%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8022     59.57%     72.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2235     16.60%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          499      3.71%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          681      5.06%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      0.26%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      0.26%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      0.27%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          189      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13467                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.048387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.201716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1660.859927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          307     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.65%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.022581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.021989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.148803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              303     97.74%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      2.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2501248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  357568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2501376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               358976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        37.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67035727000                       # Total gap between requests
system.mem_ctrls.avgGap                    1499915.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2459712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       357568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 619592.660786503227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36691532.714957900345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5333843.136847755872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16183250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1080966250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 774727330500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24935.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28124.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 138122184.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             46188660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24546060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           136188360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12648060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5291435760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15116238120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13012971840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33640216860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.811235                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33691251750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2238340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31108000250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             49972860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             26561205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142857120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16516080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5291435760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15231846660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12915617280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33674806965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.327216                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33436672750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2238340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31362579250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31045677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31045677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31045677                       # number of overall hits
system.cpu.icache.overall_hits::total        31045677                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       643975                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         643975                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       643975                       # number of overall misses
system.cpu.icache.overall_misses::total        643975                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8414525500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8414525500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8414525500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8414525500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31689652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31689652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31689652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31689652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13066.540627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13066.540627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13066.540627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13066.540627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       643525                       # number of writebacks
system.cpu.icache.writebacks::total            643525                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       643975                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       643975                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       643975                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       643975                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7770551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7770551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7770551500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7770551500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12066.542179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12066.542179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12066.542179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12066.542179                       # average overall mshr miss latency
system.cpu.icache.replacements                 643525                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31045677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31045677                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       643975                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        643975                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8414525500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8414525500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31689652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31689652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13066.540627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13066.540627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       643975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       643975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7770551500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7770551500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12066.542179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12066.542179                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.137304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31689651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            643974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.209519                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.137304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64023278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64023278                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35981886                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35981886                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36027891                       # number of overall hits
system.cpu.dcache.overall_hits::total        36027891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90315                       # number of overall misses
system.cpu.dcache.overall_misses::total         90315                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4693074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4693074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4693074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4693074000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36072132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36072132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36118206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36118206                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002501                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002501                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52003.124792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52003.124792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51963.394785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51963.394785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        58873                       # number of writebacks
system.cpu.dcache.writebacks::total             58873                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20866                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20866                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69440                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3494240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3494240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3495531000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3495531000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50363.800807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50363.800807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50338.868088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50338.868088                       # average overall mshr miss latency
system.cpu.dcache.replacements                  68416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21741370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21741370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    419508500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    419508500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21769488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21769488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14919.571093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14919.571093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        27067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    373405500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    373405500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13795.599808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13795.599808                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14240516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14240516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4273565500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4273565500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68786.465040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68786.465040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        42313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        42313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3120835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3120835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73755.937891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73755.937891                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46005                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46005                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001498                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001498                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           60                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           60                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1290500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1290500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001302                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001302                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21508.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21508.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.397462                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36268867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            522.305112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.397462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          607                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36359182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36359182                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  67037592000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
