#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 21 13:30:46 2021
# Process ID: 20200
# Current directory: D:/Project/1_prj/net/net_test/net_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Project/1_prj/net/net_test/net_test.runs/synth_1/top.vds
# Journal file: D:/Project/1_prj/net/net_test/net_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 479.480 ; gain = 108.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:21]
	Parameter S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vio_cfg' [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/realtime/vio_cfg_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_cfg' (1#1) [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/realtime/vio_cfg_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'test_cfg' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_cfg.v:21]
	Parameter REG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sig_pulse' [D:/Project/2_src/base/sig_pulse.v:21]
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sig_pulse' (2#1) [D:/Project/2_src/base/sig_pulse.v:21]
INFO: [Synth 8-6155] done synthesizing module 'test_cfg' (3#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_cfg.v:21]
INFO: [Synth 8-6157] synthesizing module 'test_axis_data_gen' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_data_gen.v:21]
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_axis_tx_gen' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_tx_gen.v:21]
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TEST_TX_LEN bound to: 130 - type: integer 
	Parameter ETH_ADDR_WIDTH bound to: 48 - type: integer 
	Parameter ETH_SIZE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_axis_tx_gen' (4#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_tx_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'test_axis_rx_gen' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_rx_gen.v:21]
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TEST_TX_LEN bound to: 130 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_axis_rx_gen' (5#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_rx_gen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'test_axis_data_gen' (6#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_data_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'eth_wrap' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_wrap.v:21]
	Parameter S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter MDIO_REG_NUM bound to: 4 - type: integer 
	Parameter MAC_REG_NUM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_ctrl' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_ctrl.v:21]
	Parameter S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_CFG_GAP bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_fsm' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_fsm.v:21]
	Parameter REG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter EN_RST_CFG_NUM bound to: 3 - type: integer 
	Parameter WR_PHY_CFG_NUM bound to: 6 - type: integer 
	Parameter RD_PHY_CFG_NUM bound to: 5 - type: integer 
	Parameter MDIO_CFG_WORD_0 bound to: 1280 - type: integer 
	Parameter MDIO_CFG_WORD_1 bound to: 1284 - type: integer 
	Parameter MDIO_TX_DATA bound to: 1288 - type: integer 
	Parameter MDIO_RX_DATA bound to: 1292 - type: integer 
	Parameter RECV_CFG_WORD_1 bound to: 1028 - type: integer 
	Parameter TRANS_CFG_WORD bound to: 1032 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter EN_RST bound to: 1 - type: integer 
	Parameter WAIT_INIT bound to: 2 - type: integer 
	Parameter WR_PHY_REG bound to: 3 - type: integer 
	Parameter RD_PHY_REG bound to: 4 - type: integer 
	Parameter WR_IP_REG bound to: 5 - type: integer 
	Parameter RD_IP_REG bound to: 6 - type: integer 
	Parameter FREE_RUN bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_fsm.v:96]
INFO: [Synth 8-6155] done synthesizing module 'eth_fsm' (7#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_fsm.v:21]
INFO: [Synth 8-6157] synthesizing module 'eth_cfg' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_cfg.v:21]
	Parameter S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_CFG_GAP bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_cfg' (8#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_cfg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'eth_ctrl' (9#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_fifo_block' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_block.v:62]
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_support' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_support.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_shared_clocking_wrapper' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clocking_wrapper.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_gt_common' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_gt_common.v:60]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (10#1) [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_gt_common' (11#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_gt_common.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_shared_clock_and_reset' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clock_and_reset.v:61]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (12#1) [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (13#1) [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [D:/Software/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_ff_synchronizer_rst2' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v:64]
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter C_RVAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v:75]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v:75]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_ff_synchronizer_rst2' (15#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_ff_synchronizer_rst2__parameterized0' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v:64]
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter C_RVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_ff_synchronizer_rst2__parameterized0' (15#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_shared_clock_and_reset' (16#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clock_and_reset.v:61]
WARNING: [Synth 8-3848] Net txoutclk_out in module/entity axi_10g_ethernet_0_shared_clocking_wrapper does not have driver. [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clocking_wrapper.v:68]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_shared_clocking_wrapper' (17#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clocking_wrapper.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0' [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/realtime/axi_10g_ethernet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0' (18#1) [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/realtime/axi_10g_ethernet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_support' (19#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_support.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_xgmac_fifo' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_xgmac_fifo.v:102]
	Parameter TX_FIFO_SIZE bound to: 1024 - type: integer 
	Parameter RX_FIFO_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_axi_fifo' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:82]
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter IS_TX bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter IS_RX bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_sync_block' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_block.v:64]
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_block.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_block.v:73]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_sync_block' (20#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_block.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_sync_reset' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:62]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:70]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:70]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:72]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:74]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:76]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:76]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:78]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:78]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:80]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:80]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_sync_reset' (21#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_fifo_ram' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_ram.v:60]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_ram.v:78]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_fifo_ram' (22#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_ram.v:60]
WARNING: [Synth 8-6014] Unused sequential element ignore_frame_reg was removed.  [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:242]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_axi_fifo' (23#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:82]
INFO: [Synth 8-6157] synthesizing module 'axi_10g_ethernet_0_axi_fifo__parameterized0' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:82]
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter IS_TX bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter IS_RX bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_axi_fifo__parameterized0' (23#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:82]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_xgmac_fifo' (24#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_xgmac_fifo.v:102]
INFO: [Synth 8-6155] done synthesizing module 'axi_10g_ethernet_0_fifo_block' (25#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_block.v:62]
INFO: [Synth 8-6155] done synthesizing module 'eth_wrap' (26#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_wrap.v:21]
WARNING: [Synth 8-350] instance 'u_eth_wrap' of module 'eth_wrap' requires 31 connections, but only 30 given [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:127]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio_cfg'. This will prevent further optimization [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_test_axis_data_gen'. This will prevent further optimization [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:103]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_test_cfg'. This will prevent further optimization [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3848] Net rstn in module/entity top does not have driver. [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'top' (27#1) [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:21]
WARNING: [Synth 8-3331] design axi_10g_ethernet_0_shared_clocking_wrapper has unconnected port txoutclk_out
WARNING: [Synth 8-3331] design axi_10g_ethernet_0_shared_clocking_wrapper has unconnected port dclk
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[31]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[30]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[29]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[28]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[27]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[26]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[25]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[24]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[23]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[22]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[21]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[20]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[19]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[18]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[17]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[16]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[15]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[14]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[13]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[12]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_wr_addr[11]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[31]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[30]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[29]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[28]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[27]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[26]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[25]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[24]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[23]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[22]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[21]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[20]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[19]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[18]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[17]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[16]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[15]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[14]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[13]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[12]
WARNING: [Synth 8-3331] design eth_cfg has unconnected port cfg_rd_addr[11]
WARNING: [Synth 8-3331] design eth_fsm has unconnected port cfg_resp[1]
WARNING: [Synth 8-3331] design eth_fsm has unconnected port cfg_resp[0]
WARNING: [Synth 8-3331] design eth_wrap has unconnected port s_axi_aresetn
WARNING: [Synth 8-3331] design eth_wrap has unconnected port tx_axis_tuser
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port clk
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rstn
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[63]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[62]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[61]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[60]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[59]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[58]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[57]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[56]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[55]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[54]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[53]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[52]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[51]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[50]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[49]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[48]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[47]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[46]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[45]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[44]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[43]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[42]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[41]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[40]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[39]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[38]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[37]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[36]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[35]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[34]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[33]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[32]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[31]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[30]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[29]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[28]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[27]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[26]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[25]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[24]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[23]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[22]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[21]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[20]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[19]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[18]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[17]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[16]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[15]
WARNING: [Synth 8-3331] design test_axis_rx_gen has unconnected port rx_axis_tdata[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 536.273 ; gain = 165.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_test_cfg:rstn to constant 0 [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_test_axis_data_gen:rstn to constant 0 [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:103]
WARNING: [Synth 8-3295] tying undriven pin u_eth_wrap:rstn to constant 0 [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/top.v:127]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 536.273 ; gain = 165.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 536.273 ; gain = 165.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/axi_10g_ethernet_0/axi_10g_ethernet_0/axi_10g_ethernet_0_in_context.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i'
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/axi_10g_ethernet_0/axi_10g_ethernet_0/axi_10g_ethernet_0_in_context.xdc] for cell 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i'
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/vio_cfg/vio_cfg/vio_cfg_in_context.xdc] for cell 'u_vio_cfg'
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/.Xil/Vivado-20200-LAPTOP-62TT0BEG/vio_cfg/vio_cfg/vio_cfg_in_context.xdc] for cell 'u_vio_cfg'
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/eth_cons.xdc]
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/eth_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/eth_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Project/1_prj/net/net_test/net_test.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 945.488 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.488 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 945.488 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_vio_cfg' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_vio_cfg. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx_axis_tkeep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_fsm'
INFO: [Synth 8-5544] ROM "mdio_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_rdy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_wr_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_wr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rd_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_cfg_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:314]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_10g_ethernet_0_axi_fifo'
INFO: [Synth 8-5546] ROM "wr_rem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v:314]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_10g_ethernet_0_axi_fifo__parameterized0'
INFO: [Synth 8-5546] ROM "wr_rem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'tx_axis_tkeep_reg' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/test_axis_tx_gen.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_fsm.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_fsm.v:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              111 |                              000
                  EN_RST |                              110 |                              001
               WAIT_INIT |                              101 |                              010
                FREE_RUN |                              001 |                              111
              WR_PHY_REG |                              100 |                              011
               WR_IP_REG |                              010 |                              101
              RD_PHY_REG |                              011 |                              100
               RD_IP_REG |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Project/1_prj/net/net_test/net_test.srcs/sources_1/new/eth_fsm.v:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                  iSTATE |                              100 |                              001
                 iSTATE0 |                              011 |                              010
                 iSTATE3 |                              010 |                              011
                 iSTATE1 |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_10g_ethernet_0_axi_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                  iSTATE |                              100 |                              001
                 iSTATE3 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_10g_ethernet_0_axi_fifo__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 38    
+---Registers : 
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 88    
+---RAMs : 
	              68K Bit         RAMs := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 95    
	   3 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sig_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module test_cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module test_axis_tx_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eth_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 63    
	   8 Input      1 Bit        Muxes := 2     
Module eth_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_10g_ethernet_0_ff_synchronizer_rst2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_10g_ethernet_0_ff_synchronizer_rst2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_10g_ethernet_0_shared_clock_and_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_10g_ethernet_0_sync_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_10g_ethernet_0_sync_block 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module axi_10g_ethernet_0_fifo_ram 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module axi_10g_ethernet_0_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
Module axi_10g_ethernet_0_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_test_axis_tx_gen/tx_axis_tkeep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "u_eth_fsm/mdio_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/cfg_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/mdio_rdy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/mdio_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/cfg_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/cfg_wr_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/cfg_wr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_eth_fsm/cfg_rd_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ethernet_mac_fifo_i/i_tx_fifo/wr_rem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ethernet_mac_fifo_i/rx_fifo_inst/wr_rem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/drop_frame_reg )
WARNING: [Synth 8-3332] Sequential element (u_eth_wrap/u_eth_ctrl/u_eth_fsm/FSM_sequential_state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_eth_wrap/u_eth_ctrl/u_eth_fsm/FSM_sequential_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_eth_wrap/u_eth_ctrl/u_eth_fsm/FSM_sequential_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_eth_wrap/u_eth_ctrl/u_eth_fsm/FSM_sequential_next_state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_eth_wrap/u_eth_ctrl/u_eth_fsm/FSM_sequential_next_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_eth_wrap/u_eth_ctrl/u_eth_fsm/FSM_sequential_next_state_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[0]' (LDC) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[1]' (LDC) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[2]' (LDC) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[3]' (LDC) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[4]' (LDC) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[6]' (LDC) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[0]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[1]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[2]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[3]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[4]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[5]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[6]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[7]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[8]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[9]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[10]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[11]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[12]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[13]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[14]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[15]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[16]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[17]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[18]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[19]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[20]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[21]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[22]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[23]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[24]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[25]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[26]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[27]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[28]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[30]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[32]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[34]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[35]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[36]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[37]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[38]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[39]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[48]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[49]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[50]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[51]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[52]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[53]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[54]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[55]' (FDCE) to 'u_test_axis_data_gen/u_test_axis_tx_gen/tx_axis_tdata_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_store_frame_reg' (FDR) to 'u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_eof_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_10g_ethernet_0_fifo_ram: | ram_reg    | 1 K x 68(NO_CHANGE)    | W |   | 1 K x 68(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|axi_10g_ethernet_0_fifo_ram: | ram_reg    | 1 K x 68(NO_CHANGE)    | W |   | 1 K x 68(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fifo_block_ii_31/u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_block_ii_31/u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_block_ii_32/u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_block_ii_32/u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[0]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[10]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[11]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[12]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[13]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[14]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[15]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[16]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[17]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[18]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[19]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[1]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[20]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[21]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[22]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[22]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[23]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[23]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[24]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[24]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[25]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[25]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[26]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[26]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[27]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[27]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[28]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[28]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[29]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[29]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[2]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[30]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[30]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[31]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[31]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[32]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[32]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[33]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[33]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[34]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[34]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[35]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[35]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[36]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[36]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[37]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[37]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[38]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[38]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[39]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[39]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[3]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[40]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[40]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[41]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[41]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[42]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[42]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[43]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[43]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[44]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[44]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[45]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[45]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[46]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[46]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[47]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[47]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[48]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[48]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[49]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[49]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[4]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[50]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[50]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[51]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[51]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[52]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[52]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[53]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[53]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[54]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[54]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[55]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[55]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[56]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[56]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[57]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[57]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[58]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[58]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[59]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[59]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[5]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[60]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[60]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[61]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[61]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[62]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[62]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[63]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[63]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[6]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[7]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[8]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[8]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tdata[9]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tdata[9]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[0]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[1]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[2]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[3]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[4]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[5]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[6]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tkeep[7]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tkeep[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tlast' to pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tuser' to pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tuser/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/m_axis_rx_tvalid' to pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_m_axis_rx_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[0]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[1]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[2]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[2]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[3]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[3]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[4]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[4]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[5]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[5]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[6]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[6]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/pcspma_status[7]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_pcspma_status[7]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_resetdone' to pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_resetdone/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_valid' to pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_valid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[0]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[10]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[10]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[11]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[11]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[12]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[12]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[13]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[13]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[14]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[14]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[15]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[15]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[16]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[16]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[17]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[17]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[18]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[18]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[19]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[19]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[1]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[1]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[20]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[20]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[21]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[21]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/rx_statistics_vector[22]' to pin '{u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/bbstub_rx_statistics_vector[22]/O}'
INFO: [Common 17-14] Message 'Synth 8-5578' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5819] Moved 191 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 945.488 ; gain = 574.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_10g_ethernet_0_fifo_ram: | ram_reg    | 1 K x 68(NO_CHANGE)    | W |   | 1 K x 68(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|axi_10g_ethernet_0_fifo_ram: | ram_reg    | 1 K x 68(NO_CHANGE)    | W |   | 1 K x 68(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |vio_cfg            |         1|
|2     |axi_10g_ethernet_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |axi_10g_ethernet_0 |     1|
|2     |vio_cfg            |     1|
|3     |BUFG               |     4|
|4     |CARRY4             |    16|
|5     |GTXE2_COMMON       |     1|
|6     |IBUFDS_GTE2        |     1|
|7     |LUT1               |    12|
|8     |LUT2               |    82|
|9     |LUT3               |    47|
|10    |LUT4               |    53|
|11    |LUT5               |    62|
|12    |LUT6               |    57|
|13    |RAMB36E1           |     4|
|14    |FDCE               |   176|
|15    |FDPE               |    30|
|16    |FDRE               |   723|
|17    |FDSE               |     3|
|18    |LDC                |     2|
|19    |IBUF               |     3|
|20    |OBUF               |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+--------------------------------------------------------+------+
|      |Instance                                      |Module                                                  |Cells |
+------+----------------------------------------------+--------------------------------------------------------+------+
|1     |top                                           |                                                        |  1569|
|2     |  u_test_cfg                                  |test_cfg                                                |   137|
|3     |    u_test_cfg_rd_en_pulse                    |sig_pulse_5                                             |     2|
|4     |    u_test_cfg_wr_en_pulse                    |sig_pulse_6                                             |     3|
|5     |  u_test_axis_data_gen                        |test_axis_data_gen                                      |    85|
|6     |    u_test_axis_tx_gen                        |test_axis_tx_gen                                        |    84|
|7     |      u_test_en_pulse                         |sig_pulse                                               |     4|
|8     |  u_eth_wrap                                  |eth_wrap                                                |  1243|
|9     |    fifo_block_i                              |axi_10g_ethernet_0_fifo_block                           |  1243|
|10    |      ethernet_mac_fifo_i                     |axi_10g_ethernet_0_xgmac_fifo                           |   981|
|11    |        i_tx_fifo                             |axi_10g_ethernet_0_axi_fifo                             |   490|
|12    |          rd_store_sync                       |axi_10g_ethernet_0_sync_block__1                        |     5|
|13    |          \GRAY_SYNC[0].sync_gray_addr        |axi_10g_ethernet_0_sync_block__2                        |     5|
|14    |          \GRAY_SYNC[1].sync_gray_addr        |axi_10g_ethernet_0_sync_block__3                        |     5|
|15    |          \GRAY_SYNC[2].sync_gray_addr        |axi_10g_ethernet_0_sync_block__4                        |     5|
|16    |          \GRAY_SYNC[3].sync_gray_addr        |axi_10g_ethernet_0_sync_block__5                        |     5|
|17    |          \GRAY_SYNC[4].sync_gray_addr        |axi_10g_ethernet_0_sync_block__6                        |     5|
|18    |          \GRAY_SYNC[5].sync_gray_addr        |axi_10g_ethernet_0_sync_block__7                        |     5|
|19    |          \GRAY_SYNC[6].sync_gray_addr        |axi_10g_ethernet_0_sync_block__8                        |     5|
|20    |          \GRAY_SYNC[7].sync_gray_addr        |axi_10g_ethernet_0_sync_block__9                        |     5|
|21    |          \GRAY_SYNC[8].sync_gray_addr        |axi_10g_ethernet_0_sync_block__10                       |     5|
|22    |          \GRAY_SYNC[9].sync_gray_addr        |axi_10g_ethernet_0_sync_block__11                       |     5|
|23    |          fifo_ram_inst                       |axi_10g_ethernet_0_fifo_ram_2                           |    88|
|24    |          rd_reset_gen                        |axi_10g_ethernet_0_sync_reset_3                         |     9|
|25    |          wr_reset_gen                        |axi_10g_ethernet_0_sync_reset_4                         |    13|
|26    |        rx_fifo_inst                          |axi_10g_ethernet_0_axi_fifo__parameterized0             |   491|
|27    |          rd_store_sync                       |axi_10g_ethernet_0_sync_block__12                       |     5|
|28    |          \GRAY_SYNC[0].sync_gray_addr        |axi_10g_ethernet_0_sync_block__13                       |     5|
|29    |          \GRAY_SYNC[1].sync_gray_addr        |axi_10g_ethernet_0_sync_block__14                       |     5|
|30    |          \GRAY_SYNC[2].sync_gray_addr        |axi_10g_ethernet_0_sync_block__15                       |     5|
|31    |          \GRAY_SYNC[3].sync_gray_addr        |axi_10g_ethernet_0_sync_block__16                       |     5|
|32    |          \GRAY_SYNC[4].sync_gray_addr        |axi_10g_ethernet_0_sync_block__17                       |     5|
|33    |          \GRAY_SYNC[5].sync_gray_addr        |axi_10g_ethernet_0_sync_block__18                       |     5|
|34    |          \GRAY_SYNC[6].sync_gray_addr        |axi_10g_ethernet_0_sync_block__19                       |     5|
|35    |          \GRAY_SYNC[7].sync_gray_addr        |axi_10g_ethernet_0_sync_block__20                       |     5|
|36    |          \GRAY_SYNC[8].sync_gray_addr        |axi_10g_ethernet_0_sync_block__21                       |     5|
|37    |          \GRAY_SYNC[9].sync_gray_addr        |axi_10g_ethernet_0_sync_block                           |     5|
|38    |          fifo_ram_inst                       |axi_10g_ethernet_0_fifo_ram                             |    86|
|39    |          rd_reset_gen                        |axi_10g_ethernet_0_sync_reset                           |     9|
|40    |          wr_reset_gen                        |axi_10g_ethernet_0_sync_reset_1                         |    10|
|41    |      support_layer_i                         |axi_10g_ethernet_0_support                              |   246|
|42    |        shared_clocking_wrapper_i             |axi_10g_ethernet_0_shared_clocking_wrapper              |    47|
|43    |          ethernet_shared_clock_reset_block_i |axi_10g_ethernet_0_shared_clock_and_reset               |    45|
|44    |            areset_coreclk_sync_i             |axi_10g_ethernet_0_ff_synchronizer_rst2                 |     5|
|45    |            gttxreset_txusrclk2_sync_i        |axi_10g_ethernet_0_ff_synchronizer_rst2_0               |     5|
|46    |            qplllock_txusrclk2_sync_i         |axi_10g_ethernet_0_ff_synchronizer_rst2__parameterized0 |     5|
|47    |          gt_common_block_i                   |axi_10g_ethernet_0_gt_common                            |     2|
+------+----------------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 948.086 ; gain = 576.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 948.086 ; gain = 167.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 948.086 ; gain = 576.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 952.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
300 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 952.859 ; gain = 582.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 952.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/net/net_test/net_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 13:32:00 2021...
