Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230509_both_testversion16\src\ddr3_ip\ed_synth\ed_synth_emif_0.ip --block-symbol-file --output-directory=F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230509_both_testversion16\src\ddr3_ip\ed_synth\ed_synth_emif_0 --family="Arria 10" --part=10AX027H4F34E3SG
Info: ed_synth_emif_0.emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ed_synth_emif_0.emif_0.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ed_synth_emif_0.emif_0.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ed_synth_emif_0.emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 933.0, 466.5
Info: ed_synth_emif_0.emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230509_both_testversion16\src\ddr3_ip\ed_synth\ed_synth_emif_0.ip --synthesis=VERILOG --output-directory=F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230509_both_testversion16\src\ddr3_ip\ed_synth\ed_synth_emif_0 --family="Arria 10" --part=10AX027H4F34E3SG
Info: ed_synth_emif_0.emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ed_synth_emif_0.emif_0.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ed_synth_emif_0.emif_0.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ed_synth_emif_0.emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 933.0, 466.5
Info: ed_synth_emif_0.emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ed_synth_emif_0: "Transforming system: ed_synth_emif_0"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ed_synth_emif_0: "Naming system components in system: ed_synth_emif_0"
Info: ed_synth_emif_0: "Processing generation queue"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_emif_181_22wkliq"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_emif_arch_nf_181_iyqgzba"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_emif_cal_slave_nf_181_34trbdq"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_avalon_mm_bridge_181_osihcfi"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_avalon_onchip_memory2_181_zh7hrqy"
Info: ioaux_soft_ram: Starting RTL generation for module 'ed_synth_emif_0_altera_avalon_onchip_memory2_181_zh7hrqy'
Info: ioaux_soft_ram:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ed_synth_emif_0_altera_avalon_onchip_memory2_181_zh7hrqy --dir=E:/TEMP/alt9594_7855895505266102760.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=E:/TEMP/alt9594_7855895505266102760.dir/0004_ioaux_soft_ram_gen//ed_synth_emif_0_altera_avalon_onchip_memory2_181_zh7hrqy_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ed_synth_emif_0_altera_avalon_onchip_memory2_181_zh7hrqy'
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_mm_interconnect_181_p7jgxoq"
Info: ed_synth_emif_0: "Generating: altera_reset_controller"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_merlin_master_translator_181_mhudjri"
Info: ed_synth_emif_0: "Generating: ed_synth_emif_0_altera_merlin_slave_translator_181_5aswt6a"
Info: ed_synth_emif_0: Done "ed_synth_emif_0" with 10 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ed_synth_emif_0. No files generated.
Info: Finished: Generate IP Core Documentation
