{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569952883358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569952883359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 15:01:23 2019 " "Processing started: Tue Oct  1 15:01:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569952883359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1569952883359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1569952883359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1569952883576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1569952883576 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(120) " "VHDL syntax error at Relogio.vhd(120) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(126) " "VHDL syntax error at Relogio.vhd(126) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(133) " "VHDL syntax error at Relogio.vhd(133) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(139) " "VHDL syntax error at Relogio.vhd(139) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891212 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(146) " "VHDL syntax error at Relogio.vhd(146) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891213 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator Relogio.vhd(151) " "VHDL syntax error at Relogio.vhd(151) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891213 ""}
{ "Error" "EVRFX_VHDL_BLOCK_PORT_GENERIC_POSITION_ASSIGN_CANNOT_FOLLOW_NAMED" "Relogio.vhd(156) " "VHDL Association List error at Relogio.vhd(156): positional associations must be listed before named associations" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 156 0 0 } }  } 0 10437 "VHDL Association List error at %1!s!: positional associations must be listed before named associations" 0 0 "Design Software" 0 -1 1569952891213 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(157) " "VHDL syntax error at Relogio.vhd(157) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 157 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891213 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(163) " "VHDL syntax error at Relogio.vhd(163) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 163 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diasplay7Seg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file diasplay7Seg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "diasplay7Seg.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/diasplay7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botoes.vhd 1 1 " "Found 1 design units, including 1 entities, in source file botoes.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 botoes " "Found entity 1: botoes" {  } { { "botoes.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/botoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevelDIvisorvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevelDIvisorvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-teste " "Found design unit 1: top_level-teste" {  } { { "topLevelDIvisorvhd.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/topLevelDIvisorvhd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891235 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "topLevelDIvisorvhd.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/topLevelDIvisorvhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891235 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement CPU.vhd(36) " "VHDL syntax error at CPU.vhd(36) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "CPU.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/CPU.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(46) " "VHDL syntax error at CPU.vhd(46) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/CPU.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement CPU.vhd(66) " "VHDL syntax error at CPU.vhd(66) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "CPU.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/CPU.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(72) " "VHDL syntax error at CPU.vhd(72) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/CPU.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" CPU.vhd(79) " "VHDL syntax error at CPU.vhd(79) near text \";\";  expecting \")\", or \",\"" {  } { { "CPU.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/CPU.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(86) " "VHDL syntax error at CPU.vhd(86) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/CPU.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 0 0 " "Found 0 design units, including 0 entities, in source file CPU.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGen.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorGen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGen.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/divisorGen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891236 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGen.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/divisorGen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891236 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGen.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/divisorGen.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891236 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGen.vhd" "" { Text "/home/arqcomp/Documents/DesComp-VictorGustavo/Relogio/Processador-Relogio/Relogio_Quartus/divisorGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1569952891236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 15 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1263 " "Peak virtual memory: 1263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569952891287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  1 15:01:31 2019 " "Processing ended: Tue Oct  1 15:01:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569952891287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569952891287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569952891287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1569952891287 ""}
