

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_1'
================================================================
* Date:           Mon Mar  1 22:17:04 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.134|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1059|  2211|  1059|  2211|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+-------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+------+------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     8|     8|         1|          -|          -|      8|    no    |
        |- ReuseLoop  |  1024|  2176|  16 ~ 34 |          -|          -|     64|    no    |
        | + MultLoop  |    11|    28|        11|          -|          -| 1 ~ 2 |    no    |
        |- Result     |    24|    24|         3|          -|          -|      8|    no    |
        +-------------+------+------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond5)
	3  / (exitcond5)
3 --> 
	4  / (!exitcond)
	14  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_78)
	12  / (tmp_78)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_89) | (tmp_78)
	6  / (!tmp_78 & !tmp_89)
13 --> 
	3  / true
14 --> 
	15  / (!tmp_73)
15 --> 
	16  / true
16 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc_V = alloca [8 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 17 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%iacc = phi i4 [ %iacc_2, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 19 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%exitcond5 = icmp eq i4 %iacc, -8" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 20 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%iacc_2 = add i4 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 22 'add' 'iacc_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 24 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i4 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 26 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 27 'store' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 28 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 29 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%w_index = phi i7 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 30 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 31 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%w_index_cast = zext i7 %w_index to i8" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 32 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %w_index, -64" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 34 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%ir = add i7 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 35 'add' 'ir' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 37 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%outidx7_addr = getelementptr [64 x i2]* @outidx7, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 38 'getelementptr' 'outidx7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 39 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 40 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 41 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_72 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 42 'sext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [16 x i14]* %data_V, i64 0, i64 %tmp_72" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 43 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 44 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 46 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_index_cast = zext i2 %out_index to i4" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 47 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (2.32ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 48 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%im = phi i2 [ 0, %1 ], [ %im_2, %7 ]"   --->   Operation 50 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_index3 = phi i4 [ %out_index_cast, %1 ], [ %out_index_2, %7 ]"   --->   Operation 51 'phi' 'out_index3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%w_index3 = phi i8 [ %w_index_cast, %1 ], [ %w_index_2, %7 ]"   --->   Operation 52 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 53 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 54 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.56ns)   --->   "%im_2 = add i2 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 55 'add' 'im_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i8 %w_index3 to i6" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 57 'trunc' 'tmp_79' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_14 = zext i6 %tmp_79 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 58 'zext' 'tmp_14' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%w3_V_addr = getelementptr [64 x i18]* @w3_V, i64 0, i64 %tmp_14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 59 'getelementptr' 'w3_V_addr' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (3.25ns)   --->   "%w3_V_load = load i18* %w3_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 60 'load' 'w3_V_load' <Predicate = (!tmp_78)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 61 [1/2] (3.25ns)   --->   "%w3_V_load = load i18* %w3_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 61 'load' 'w3_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %w_index3, i32 6, i32 7)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 62 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %w_index3, i32 6)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 63 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_11, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 64 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_81 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_80, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 65 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_82 = zext i3 %p_shl8 to i5" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 66 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.78ns)   --->   "%tmp_83 = sub i5 %tmp_81, %tmp_82" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 67 'sub' 'tmp_83' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.04>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%w3_V_load_cast = sext i18 %w3_V_load to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 68 'sext' 'w3_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_84 = zext i5 %tmp_83 to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 69 'zext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (4.04ns)   --->   "%tmp_85 = lshr i28 %w3_V_load_cast, %tmp_84" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 70 'lshr' 'tmp_85' <Predicate = true> <Delay = 4.04> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i28 %tmp_85 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 71 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_75 = zext i4 %out_index3 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 72 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (3.89ns)   --->   "%p_Val2_8 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_86)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 73 'call' 'p_Val2_8' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%acc_V_addr_4 = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp_75" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 74 'getelementptr' 'acc_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 75 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 76 [1/2] (3.65ns)   --->   "%p_Val2_8 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_86)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 76 'call' 'p_Val2_8' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 77 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 78 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 79 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_8 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 80 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (1.81ns)   --->   "%p_Val2_21 = add i14 %p_Val2_s, %p_Val2_8" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'add' 'p_Val2_21' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (2.32ns)   --->   "store i14 %p_Val2_21, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_21, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_19 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'xor' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_12, %tmp_19" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_76 = xor i1 %p_Result_12, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'xor' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_76" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.97ns)   --->   "%brmerge7 = xor i1 %p_Result_s, %p_Result_12" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'xor' 'brmerge7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %brmerge7, label %3, label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'br' <Predicate = (brmerge7)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'br' <Predicate = (brmerge7 & !overflow)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 94 [1/1] (2.32ns)   --->   "store i14 -8192, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'store' <Predicate = (!tmp_78 & brmerge7 & !overflow & underflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'br' <Predicate = (!tmp_78 & brmerge7 & !overflow & underflow)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 96 'br' <Predicate = (!tmp_78 & brmerge7 & !overflow)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (2.32ns)   --->   "store i14 8191, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'store' <Predicate = (!tmp_78 & brmerge7 & overflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'br' <Predicate = (!tmp_78 & brmerge7 & overflow)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.91ns)   --->   "%w_index_2 = add i8 %w_index3, 64" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 99 'add' 'w_index_2' <Predicate = (!tmp_78)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %w_index_2, i32 7)" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 100 'bitselect' 'tmp_89' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 101 'br' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.73ns)   --->   "%out_index_2 = add i4 %out_index3, 4" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 102 'add' 'out_index_2' <Predicate = (!tmp_78 & !tmp_89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 103 'br' <Predicate = (!tmp_78 & !tmp_89)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (2.55ns)   --->   "%in_index_2 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 104 'add' 'in_index_2' <Predicate = (tmp_89) | (tmp_78)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_90 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %in_index_2, i32 4, i32 31)" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 105 'partselect' 'tmp_90' <Predicate = (tmp_89) | (tmp_78)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.16>
ST_13 : Operation 106 [1/1] (2.46ns)   --->   "%icmp = icmp sgt i28 %tmp_90, 0" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 106 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.69ns)   --->   "%p_s = select i1 %icmp, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 107 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_10)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 108 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_2, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 110 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.30ns)   --->   "%tmp_73 = icmp eq i4 %ires, -8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 111 'icmp' 'tmp_73' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 112 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.73ns)   --->   "%ires_2 = add i4 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 113 'add' 'ires_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_74 = zext i4 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 115 'zext' 'tmp_74' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%acc_V_addr_3 = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp_74" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 116 'getelementptr' 'acc_V_addr_3' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_14 : Operation 117 [2/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 117 'load' 'acc_V_load' <Predicate = (!tmp_73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 118 'ret' <Predicate = (tmp_73)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.32>
ST_15 : Operation 119 [1/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 119 'load' 'acc_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 16 <SV = 5> <Delay = 2.32>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [8 x i14]* %res_V, i64 0, i64 %tmp_74" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 121 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.32ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_large.h:130) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_large.h:130) [8]  (0 ns)
	'getelementptr' operation ('acc_V_addr', firmware/nnet_utils/nnet_dense_large.h:132) [16]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:132) of constant 0 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [17]  (2.32 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ir') with incoming values : ('ir', firmware/nnet_utils/nnet_dense_large.h:151) [22]  (0 ns)
	'getelementptr' operation ('outidx7_addr', firmware/nnet_utils/nnet_dense_large.h:155) [33]  (0 ns)
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_large.h:155) on array 'outidx7' [34]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_large.h:155) on array 'outidx7' [34]  (3.25 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'data_V' [38]  (2.32 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('w_index') with incoming values : ('w_index_cast', firmware/nnet_utils/nnet_dense_large.h:151) ('w_index', firmware/nnet_utils/nnet_dense_large.h:162) [43]  (0 ns)
	'getelementptr' operation ('w3_V_addr', firmware/nnet_utils/nnet_dense_large.h:160) [53]  (0 ns)
	'load' operation ('w3_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'w3_V' [54]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('w3_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'w3_V' [54]  (3.25 ns)

 <State 8>: 4.04ns
The critical path consists of the following:
	'lshr' operation ('tmp_85', firmware/nnet_utils/nnet_dense_large.h:160) [63]  (4.04 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) to 'product' [65]  (3.89 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) to 'product' [65]  (3.65 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) [72]  (1.81 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:160) of variable '__Val2__', firmware/nnet_utils/nnet_dense_large.h:160 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [73]  (2.32 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_large.h:167) [101]  (2.55 ns)

 <State 13>: 3.16ns
The critical path consists of the following:
	'icmp' operation ('icmp', firmware/nnet_utils/nnet_dense_large.h:168) [103]  (2.46 ns)
	'select' operation ('p_s', firmware/nnet_utils/nnet_dense_large.h:168) [104]  (0.698 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_large.h:176) [110]  (0 ns)
	'getelementptr' operation ('acc_V_addr_3', firmware/nnet_utils/nnet_dense_large.h:178) [118]  (0 ns)
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178) on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [119]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178) on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [119]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('res_V_addr', firmware/nnet_utils/nnet_dense_large.h:178) [120]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:178) of variable 'acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178 on array 'res_V' [121]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
