;redcode
;assert 1
	SPL 0, <922
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 12, 202
	SUB -101, <-1
	SLT 121, 0
	SLT 121, 0
	DAT #210, #50
	SUB #0, -7
	ADD 32, @86
	SUB @127, 106
	ADD 32, @86
	SUB @121, 103
	CMP 210, @0
	CMP 210, @0
	MOV #12, <202
	SUB #0, -7
	SUB 12, @10
	DJN -1, -7
	SPL 0, <922
	SUB -101, <-1
	SUB 721, -900
	DAT #210, #50
	SUB @125, 6
	MOV #12, <202
	JMN @72, #290
	JMN @12, #200
	MOV 5, <-20
	SUB #72, @190
	SUB -101, <-1
	CMP 210, @0
	MOV @-30, 9
	DAT #210, #50
	JMN @12, #200
	SUB -101, <-1
	DJN @12, @202
	SUB #0, @27
	SUB #0, @27
	SUB #72, @290
	CMP -209, <-120
	ADD 22, @16
	CMP -209, <-120
	CMP -209, <-120
	ADD 22, @16
	CMP -209, <-120
	SLT 721, -900
	MOV #12, <202
	MOV -7, <-20
	MOV -7, <-20
