/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [22:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [27:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_1z);
  assign celloutsig_0_71z = ~((celloutsig_0_56z | celloutsig_0_29z[7]) & celloutsig_0_59z[22]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & in_data[177]);
  assign celloutsig_0_39z = celloutsig_0_12z | celloutsig_0_27z[1];
  assign celloutsig_0_56z = celloutsig_0_17z[5] | celloutsig_0_13z;
  assign celloutsig_0_15z = celloutsig_0_3z | celloutsig_0_5z;
  assign celloutsig_0_18z = celloutsig_0_17z[5] ^ celloutsig_0_15z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 7'h00;
    else _00_ <= { in_data[51:48], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_21z };
  assign celloutsig_0_49z = celloutsig_0_27z[2:0] / { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_0_1z = celloutsig_0_0z[16:11] / { 1'h1, celloutsig_0_0z[18:14] };
  assign celloutsig_0_27z = { celloutsig_0_1z[4:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_16z } / { 1'h1, celloutsig_0_0z[9:3] };
  assign celloutsig_0_9z = { celloutsig_0_1z[3:2], celloutsig_0_7z } <= { celloutsig_0_5z, celloutsig_0_7z, 1'h0 };
  assign celloutsig_0_13z = { celloutsig_0_1z[4:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z } && { celloutsig_0_1z[4:0], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_33z = ! { celloutsig_0_0z[18:14], celloutsig_0_18z };
  assign celloutsig_1_6z = ! { celloutsig_1_0z[8], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = ! celloutsig_1_12z[3:1];
  assign celloutsig_0_23z = ! { celloutsig_0_22z[7:3], celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_1z[4:1] || _00_[6:3];
  assign celloutsig_1_3z = { celloutsig_1_0z[2:1], celloutsig_1_2z } || celloutsig_1_0z[7:5];
  assign celloutsig_1_4z = celloutsig_1_2z & ~(in_data[119]);
  assign celloutsig_0_20z = celloutsig_0_19z[1] & ~(celloutsig_0_7z);
  assign celloutsig_0_45z = celloutsig_0_2z[5:1] % { 1'h1, celloutsig_0_1z[3:2], celloutsig_0_13z, celloutsig_0_39z };
  assign celloutsig_1_13z = { celloutsig_1_10z[8:6], celloutsig_1_1z } % { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_2z[8:1], celloutsig_0_11z } * celloutsig_0_0z[11:3];
  assign celloutsig_0_2z = celloutsig_0_0z[16:3] * celloutsig_0_0z[13:0];
  assign celloutsig_0_7z = celloutsig_0_0z[15:12] != { celloutsig_0_2z[5:3], 1'h0 };
  assign celloutsig_0_16z = celloutsig_0_2z[8:5] != { in_data[10:8], celloutsig_0_13z };
  assign celloutsig_0_59z = - { celloutsig_0_45z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_5z, celloutsig_0_49z };
  assign celloutsig_0_26z = - { celloutsig_0_22z[8:6], celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_5z = | in_data[81:79];
  assign celloutsig_1_1z = | celloutsig_1_0z[10:3];
  assign celloutsig_0_11z = | celloutsig_0_0z[17:10];
  assign celloutsig_1_19z = { in_data[165:160], celloutsig_1_13z } >> { celloutsig_1_10z[8:3], celloutsig_1_13z };
  assign celloutsig_0_29z = { celloutsig_0_0z[16], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_3z } >> { in_data[62:43], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_0z[18:14] <<< { celloutsig_0_0z[4:1], celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_0z[10:1], celloutsig_1_6z } <<< celloutsig_1_0z;
  assign celloutsig_0_19z = { in_data[62], celloutsig_0_12z, celloutsig_0_7z } <<< { celloutsig_0_1z[2:1], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[94:74] - in_data[43:23];
  assign celloutsig_1_0z = in_data[176:166] - in_data[141:131];
  assign celloutsig_1_8z = celloutsig_1_0z[9:4] - { in_data[140:136], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_0z[9:3] - { celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_15z } - { celloutsig_0_10z, 1'h0, celloutsig_0_17z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z[4] & in_data[29]) | celloutsig_0_2z[13]);
  assign celloutsig_0_72z = ~((celloutsig_0_3z & celloutsig_0_26z[0]) | celloutsig_0_31z);
  assign celloutsig_0_21z = ~((celloutsig_0_3z & celloutsig_0_5z) | celloutsig_0_20z);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[3] & 1'h0) | (celloutsig_0_0z[16] & celloutsig_0_7z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_0z[20]) | (celloutsig_0_11z & celloutsig_0_2z[5]));
  assign celloutsig_0_24z = ~((celloutsig_0_13z & celloutsig_0_19z[2]) | (celloutsig_0_4z[2] & celloutsig_0_9z));
  assign { out_data[128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
