Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 29 12:47:44 2023
| Host         : DESKTOP-490OS2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_stackTower_timing_summary_routed.rpt -pb sintesis_stackTower_timing_summary_routed.pb -rpx sintesis_stackTower_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_stackTower
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               21          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.695        0.000                      0                  145        0.221        0.000                      0                  145        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.695        0.000                      0                  137        0.221        0.000                      0                  137        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.639        0.000                      0                    8        0.578        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 2.189ns (51.343%)  route 2.074ns (48.657%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.875    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.211 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.829     9.040    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[25]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.299     9.339 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.339    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[25]
    SLICE_X44Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X44Y19         FDCE (Setup_fdce_C_D)        0.031    15.034    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.331ns (53.194%)  route 2.051ns (46.806%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.875    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.323 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.806     9.128    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[26]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329     9.457 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[26]_i_1/O
                         net (fo=1, routed)           0.000     9.457    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[26]
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.436    14.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X42Y19         FDCE (Setup_fdce_C_D)        0.118    15.158    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 2.075ns (50.449%)  route 2.038ns (49.551%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.875    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.097 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.793     8.889    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[21]
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.299     9.188 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.188    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[21]
    SLICE_X41Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.436    14.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y19         FDCE (Setup_fdce_C_D)        0.029    15.045    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 2.077ns (50.300%)  route 2.052ns (49.700%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.095 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.807     8.901    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[18]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.303     9.204 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.204    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[18]
    SLICE_X42Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)        0.077    15.094    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 2.173ns (53.446%)  route 1.893ns (46.554%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.875    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.188 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.647     8.835    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[24]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.306     9.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[24]_i_1/O
                         net (fo=1, routed)           0.000     9.141    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[24]
    SLICE_X44Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X44Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X44Y19         FDCE (Setup_fdce_C_D)        0.031    15.034    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.233ns (53.887%)  route 1.911ns (46.113%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.875    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__4_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.228 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.666     8.893    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[27]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.326     9.219 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[27]_i_1/O
                         net (fo=1, routed)           0.000     9.219    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[27]
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.436    14.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X42Y19         FDCE (Setup_fdce_C_D)        0.118    15.158    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.945ns (47.992%)  route 2.108ns (52.008%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.960 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.862     8.822    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[16]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.306     9.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     9.128    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[16]
    SLICE_X42Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.439    14.780    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X42Y17         FDCE (Setup_fdce_C_D)        0.079    15.098    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.961ns (49.036%)  route 2.038ns (50.964%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.554     5.075    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          1.245     6.839    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__0_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.983 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.793     8.775    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/plusOp__0[17]
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.299     9.074 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[17]_i_1/O
                         net (fo=1, routed)           0.000     9.074    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[17]
    SLICE_X41Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X41Y18         FDCE (Setup_fdce_C_D)        0.029    15.046    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 debouncerInsts_displayce1/timer.count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.056ns (28.134%)  route 2.698ns (71.866%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548     5.069    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  debouncerInsts_displayce1/timer.count_reg[14]/Q
                         net (fo=2, routed)           0.856     6.382    debouncerInsts_displayce1/timer.count_reg[14]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.506 f  debouncerInsts_displayce1/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=2, routed)           0.689     7.195    debouncerInsts_displayce1/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.150     7.345 f  debouncerInsts_displayce1/FSM_sequential_controller.state[0]_i_2/O
                         net (fo=2, routed)           0.443     7.788    debouncerInsts_displayce1/FSM_sequential_controller.state[0]_i_2_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.114 r  debouncerInsts_displayce1/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.709     8.823    debouncerInsts_displayce1/timer.count[0]_i_1_n_0
    SLICE_X41Y27         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433    14.774    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y27         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[16]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y27         FDPE (Setup_fdpe_C_CE)      -0.205    14.808    debouncerInsts_displayce1/timer.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 debouncerInsts_displayce1/timer.count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.056ns (28.134%)  route 2.698ns (71.866%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548     5.069    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  debouncerInsts_displayce1/timer.count_reg[14]/Q
                         net (fo=2, routed)           0.856     6.382    debouncerInsts_displayce1/timer.count_reg[14]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.506 f  debouncerInsts_displayce1/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=2, routed)           0.689     7.195    debouncerInsts_displayce1/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.150     7.345 f  debouncerInsts_displayce1/FSM_sequential_controller.state[0]_i_2/O
                         net (fo=2, routed)           0.443     7.788    debouncerInsts_displayce1/FSM_sequential_controller.state[0]_i_2_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.114 r  debouncerInsts_displayce1/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.709     8.823    debouncerInsts_displayce1/timer.count[0]_i_1_n_0
    SLICE_X41Y27         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433    14.774    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[17]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.808    debouncerInsts_displayce1/timer.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/Q
                         net (fo=6, routed)           0.117     1.718    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
    SLICE_X43Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/FSM_onehot_ESTADO[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    stackTowerInsts_displayce/C_CONTROLLER/D[0]
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.092     1.541    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/timer.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.249ns (71.264%)  route 0.100ns (28.736%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.550     1.433    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.100     1.675    debouncerInsts_displayce1/state[1]
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.720 r  debouncerInsts_displayce1/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.720    debouncerInsts_displayce1/timer.count[4]_i_2_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.783 r  debouncerInsts_displayce1/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.783    debouncerInsts_displayce1/timer.count_reg[4]_i_1_n_4
    SLICE_X41Y24         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.817     1.944    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[7]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.105     1.551    debouncerInsts_displayce1/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.769%)  route 0.159ns (43.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.555     1.438    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          0.159     1.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     1.806    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[20]
    SLICE_X42Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y18         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X42Y18         FDCE (Hold_fdce_C_D)         0.121     1.574    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/Q
                         net (fo=7, routed)           0.159     1.759    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
    SLICE_X42Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[0]
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121     1.557    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce1/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.557     1.440    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  debouncerInsts_displayce1/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.174     1.755    debouncerInsts_displayce1/aux1
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X40Y17         FDPE (Hold_fdpe_C_D)         0.066     1.506    debouncerInsts_displayce1/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/Q
                         net (fo=6, routed)           0.174     1.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
    SLICE_X42Y22         LUT4 (Prop_lut4_I1_O)        0.048     1.822 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[3]
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.131     1.567    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/Q
                         net (fo=6, routed)           0.174     1.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
    SLICE_X42Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.819 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[1]
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121     1.557    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.297%)  route 0.191ns (50.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=4, routed)           0.191     1.768    debouncerInsts_displayce1/Q[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  debouncerInsts_displayce1/FSM_onehot_ESTADO[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    stackTowerInsts_displayce/C_CONTROLLER/D[1]
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091     1.540    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.138%)  route 0.195ns (47.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.555     1.438    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=30, routed)          0.195     1.797    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I0_O)        0.048     1.845 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta[27]_i_1/O
                         net (fo=1, routed)           0.000     1.845    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/p_0_in[27]
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.823     1.950    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X42Y19         FDCE (Hold_fdce_C_D)         0.131     1.569    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInsts_displayce2/timer.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.624%)  route 0.120ns (30.376%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.555     1.438    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/Q
                         net (fo=26, routed)          0.120     1.722    debouncerInsts_displayce2/state[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  debouncerInsts_displayce2/timer.count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.767    debouncerInsts_displayce2/timer.count[8]_i_3__0_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.833 r  debouncerInsts_displayce2/timer.count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.833    debouncerInsts_displayce2/timer.count_reg[8]_i_1__0_n_5
    SLICE_X47Y20         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.823     1.950    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[10]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X47Y20         FDCE (Hold_fdce_C_D)         0.105     1.556    debouncerInsts_displayce2/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y24   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y17   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y23   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y23   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y17   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y23   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y23   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y25   debouncerInsts_displayce1/timer.count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.764%)  route 1.305ns (69.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.456     5.526 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.799     6.326    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.450 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     6.956    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.764%)  route 1.305ns (69.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.456     5.526 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.799     6.326    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.450 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     6.956    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.764%)  route 1.305ns (69.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.456     5.526 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.799     6.326    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.450 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     6.956    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.580ns (30.764%)  route 1.305ns (69.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.456     5.526 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.799     6.326    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.450 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     6.956    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434    14.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.831%)  route 1.187ns (67.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.847     6.373    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.497 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.340     6.837    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.361    14.652    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.831%)  route 1.187ns (67.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.847     6.373    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.497 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.340     6.837    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.831%)  route 1.187ns (67.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.847     6.373    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.497 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.340     6.837    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.831%)  route 1.187ns (67.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.847     6.373    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.497 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.340     6.837    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y22         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.509%)  route 0.338ns (64.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.222     1.799    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.844 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.116     1.960    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.382    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.509%)  route 0.338ns (64.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.222     1.799    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.844 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.116     1.960    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.382    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.509%)  route 0.338ns (64.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.222     1.799    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.844 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.116     1.960    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.382    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.509%)  route 0.338ns (64.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.222     1.799    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.844 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.116     1.960    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X42Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.382    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.141     1.577 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.266     1.843    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.178     2.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X44Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.141     1.577 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.266     1.843    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.178     2.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X44Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.141     1.577 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.266     1.843    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.178     2.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X44Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.141     1.577 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=5, routed)           0.266     1.843    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.178     2.066    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X44Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.688    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.760ns  (logic 4.204ns (43.080%)  route 5.555ns (56.920%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.063     1.622    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.746 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.492     6.238    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.760 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.760    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.477ns  (logic 4.190ns (44.214%)  route 5.287ns (55.786%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.030     1.589    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.713 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.257     5.970    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.477 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.477    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.236ns (46.164%)  route 4.940ns (53.836%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/Q
                         net (fo=4, routed)           0.824     1.243    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[12]
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.299     1.542 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.116     5.658    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.176 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.176    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.050ns  (logic 4.189ns (46.288%)  route 4.861ns (53.712%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.676     2.235    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.359 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.185     5.544    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.050 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.050    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 4.188ns (46.377%)  route 4.842ns (53.623%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.689     2.248    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.372 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.153     5.525    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.030 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.030    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 4.198ns (47.010%)  route 4.732ns (52.990%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.064     1.623    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.747 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.668     5.415    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.931 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.931    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.110ns (46.697%)  route 4.691ns (53.303%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[11]/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[11]/Q
                         net (fo=9, routed)           1.441     1.897    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.021 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250     5.271    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.801 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.801    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 4.192ns (48.827%)  route 4.393ns (51.173%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.679     2.238    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.362 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.715     5.076    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.585 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.585    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.516ns  (logic 4.184ns (49.125%)  route 4.333ns (50.875%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.272     1.831    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124     1.955 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.061     5.016    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.516 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.516    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 4.187ns (49.691%)  route 4.239ns (50.309%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X43Y21         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.504     2.063    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.187 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.735     4.922    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.426 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.426    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.098%)  route 0.144ns (52.902%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/C
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[8]/Q
                         net (fo=4, routed)           0.144     0.272    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[8]
    SLICE_X39Y18         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[11]/Q
                         net (fo=4, routed)           0.142     0.283    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[11]
    SLICE_X39Y22         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.759%)  route 0.120ns (42.241%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[2]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[2]/Q
                         net (fo=4, routed)           0.120     0.284    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[2]
    SLICE_X36Y20         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/C
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/Q
                         net (fo=4, routed)           0.145     0.286    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[6]
    SLICE_X39Y18         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.190%)  route 0.128ns (43.810%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/Q
                         net (fo=4, routed)           0.128     0.292    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[1]
    SLICE_X36Y20         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.148ns (50.281%)  route 0.146ns (49.719%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/Q
                         net (fo=4, routed)           0.146     0.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[5]
    SLICE_X36Y20         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[14]/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[14]/Q
                         net (fo=4, routed)           0.155     0.296    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[14]
    SLICE_X41Y21         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.546%)  route 0.142ns (46.454%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/Q
                         net (fo=4, routed)           0.142     0.306    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[0]
    SLICE_X38Y19         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.148ns (44.508%)  route 0.185ns (55.492%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/Q
                         net (fo=4, routed)           0.185     0.333    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[4]
    SLICE_X36Y20         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.128ns (38.335%)  route 0.206ns (61.665%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/C
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[9]/Q
                         net (fo=4, routed)           0.206     0.334    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[9]
    SLICE_X39Y18         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.501ns (55.581%)  route 3.597ns (44.419%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=11, routed)          0.854     6.344    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.327     6.671 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.743     9.415    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    13.170 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.170    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.452ns (56.453%)  route 3.435ns (43.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=11, routed)          0.864     6.354    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.325     6.679 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.571     9.250    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    12.958 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.958    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.351ns (56.155%)  route 3.397ns (43.845%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/Q
                         net (fo=9, routed)           0.883     6.410    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
    SLICE_X44Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.562 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514     9.077    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    12.820 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.820    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.339ns (56.119%)  route 3.393ns (43.881%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=12, routed)          1.016     6.543    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I2_O)        0.150     6.693 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.377     9.070    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    12.803 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.803    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.254ns (56.703%)  route 3.248ns (43.297%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=11, routed)          0.864     6.354    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.299     6.653 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.384     9.037    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.573 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.573    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.238ns (56.565%)  route 3.254ns (43.435%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=11, routed)          0.854     6.344    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.299     6.643 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.400     9.043    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.563 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.563    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 4.091ns (54.638%)  route 3.396ns (45.362%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.550     5.071    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=12, routed)          1.016     6.543    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.667 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.380     9.047    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.558 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.558    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 0.746ns (35.889%)  route 1.333ns (64.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.858     6.347    stackTowerInsts_displayce/C_CONTROLLER/Q[5]
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.327     6.674 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.475     7.149    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X43Y21         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.058ns  (logic 0.610ns (29.640%)  route 1.448ns (70.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.847     6.373    stackTowerInsts_displayce/C_CONTROLLER/Q[2]
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.154     6.527 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.601     7.128    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X43Y21         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.997ns  (logic 0.456ns (45.747%)  route 0.541ns (54.253%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.549     5.070    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.541     6.067    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X43Y21         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.191     1.768    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X43Y21         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.184ns (29.342%)  route 0.443ns (70.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q
                         net (fo=4, routed)           0.294     1.871    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.914 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.149     2.063    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X43Y21         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.226ns (34.144%)  route 0.436ns (65.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.234     1.798    stackTowerInsts_displayce/C_CONTROLLER/Q[5]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.098     1.896 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.202     2.098    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X43Y21         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.422ns (61.622%)  route 0.886ns (38.378%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/Q
                         net (fo=10, routed)          0.175     1.753    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.509    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.745 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.745    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.439ns (61.625%)  route 0.896ns (38.375%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=11, routed)          0.185     1.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X46Y23         LUT4 (Prop_lut4_I0_O)        0.099     1.849 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.560    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.772 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.772    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.407ns (59.512%)  route 0.957ns (40.488%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=12, routed)          0.221     1.799    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.736     2.580    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.801 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.801    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.526ns (62.677%)  route 0.909ns (37.323%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=11, routed)          0.185     1.750    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.102     1.852 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.576    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.872 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.872    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.461ns (59.833%)  route 0.980ns (40.167%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/Q
                         net (fo=10, routed)          0.175     1.753    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.048     1.801 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.607    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.878 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.878    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.487ns (60.782%)  route 0.959ns (39.218%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=12, routed)          0.186     1.764    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.043     1.807 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.773     2.581    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     3.884 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.884    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.493ns (57.618%)  route 1.098ns (42.382%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/Q
                         net (fo=12, routed)          0.221     1.799    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.047     1.846 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.877     2.724    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     4.029 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.029    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.575ns (26.781%)  route 4.307ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.801     5.252    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.376 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     5.882    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434     4.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.575ns (26.781%)  route 4.307ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.801     5.252    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.376 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     5.882    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434     4.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.575ns (26.781%)  route 4.307ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.801     5.252    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.376 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     5.882    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434     4.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.575ns (26.781%)  route 4.307ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.801     5.252    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.376 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.506     5.882    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X44Y22         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.434     4.775    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.451ns (28.451%)  route 3.650ns (71.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=103, routed)         3.650     5.101    stackTowerInsts_displayce/C_CONTROLLER/rst_IBUF
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.433     4.774    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 1.451ns (28.579%)  route 3.627ns (71.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.627     5.078    debouncerInsts_displayce1/rst_IBUF
    SLICE_X40Y23         FDCE                                         f  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.432     4.773    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 1.451ns (28.604%)  route 3.622ns (71.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.622     5.074    debouncerInsts_displayce1/rst_IBUF
    SLICE_X41Y23         FDCE                                         f  debouncerInsts_displayce1/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.432     4.773    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 1.451ns (28.604%)  route 3.622ns (71.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.622     5.074    debouncerInsts_displayce1/rst_IBUF
    SLICE_X41Y23         FDCE                                         f  debouncerInsts_displayce1/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.432     4.773    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 1.451ns (28.604%)  route 3.622ns (71.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.622     5.074    debouncerInsts_displayce1/rst_IBUF
    SLICE_X41Y23         FDCE                                         f  debouncerInsts_displayce1/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.432     4.773    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  debouncerInsts_displayce1/timer.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/timer.count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.074ns  (logic 1.451ns (28.604%)  route 3.622ns (71.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=103, routed)         3.622     5.074    debouncerInsts_displayce1/rst_IBUF
    SLICE_X41Y23         FDPE                                         f  debouncerInsts_displayce1/timer.count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.432     4.773    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X41Y23         FDPE                                         r  debouncerInsts_displayce1/timer.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.220ns (49.167%)  route 0.227ns (50.833%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.227     0.405    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.042     0.447 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[5]_i_1/O
                         net (fo=1, routed)           0.000     0.447    stackTowerInsts_displayce/C_CONTROLLER/D[4]
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.223ns (49.505%)  route 0.227ns (50.495%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.227     0.405    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.450 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[4]_i_1/O
                         net (fo=1, routed)           0.000     0.450    stackTowerInsts_displayce/C_CONTROLLER/D[3]
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.223ns (36.613%)  route 0.386ns (63.387%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.266     0.444    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.489 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.120     0.609    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.223ns (36.613%)  route 0.386ns (63.387%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.266     0.444    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.489 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.120     0.609    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.223ns (36.613%)  route 0.386ns (63.387%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.266     0.444    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.489 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.120     0.609    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.223ns (36.613%)  route 0.386ns (63.387%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X42Y21         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.266     0.444    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.489 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.120     0.609    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C

Slack:                    inf
  Source:                 boton_jugar
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.219ns (19.669%)  route 0.895ns (80.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton_jugar (IN)
                         net (fo=0)                   0.000     0.000    boton_jugar
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_jugar_IBUF_inst/O
                         net (fo=1, routed)           0.895     1.115    debouncerInsts_displayce1/boton_jugar_IBUF
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.219ns (19.471%)  route 0.907ns (80.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=103, routed)         0.907     1.127    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X41Y17         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.825     1.952    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.219ns (19.396%)  route 0.912ns (80.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=103, routed)         0.912     1.131    debouncerInsts_displayce1/rst_IBUF
    SLICE_X40Y17         FDPE                                         f  debouncerInsts_displayce1/synchronizer.aux1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/xSync_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.219ns (19.396%)  route 0.912ns (80.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=103, routed)         0.912     1.131    debouncerInsts_displayce1/rst_IBUF
    SLICE_X40Y17         FDPE                                         f  debouncerInsts_displayce1/xSync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.825     1.952    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X40Y17         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/C





