
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v5' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v6' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v7' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v8' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v9' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v10' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v11' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v11' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v12' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v13' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v13' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v14' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v14' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v14' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v15' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v15
solution options defaults
solution options set Output/OutputVerilog true
true
solution options set Output/OutputVHDL true
true
solution options set /Input/SearchPath $WORKING_DIR
/home/as4329/ece6775-final/Catapult/tmp_ecelinux
solution options set /Input/CompilerFlags {-DFOURTH}
-DFOURTH
solution file add $WORKING_DIR/attention.cpp -type C++ 
/INPUTFILES/1
solution file add $WORKING_DIR/attention_test.cpp -type C++ -exclude true
/INPUTFILES/2
solution design set dut -top
solution design set dut -top (HC-8)
solution library add mgc_Xilinx-ZYNQ-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ZYNQ -speed -1 -part xc7z020clg484-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
directive set SCHED_USE_MULTICYCLE true
/SCHED_USE_MULTICYCLE true
directive set -CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
/CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v15' (SOL-8)
Front End called with arguments: -I/home/as4329/ece6775-final/Catapult/tmp_ecelinux -- /home/as4329/ece6775-final/Catapult/tmp_ecelinux/attention.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v15': elapsed time 4.76 seconds, memory usage 2809648kB, peak memory usage 2842016kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'dut.v5' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found design routine 'ac::fx_div<8>' specified by directive (CIN-52)
Found top design routine 'dut' specified by directive (CIN-52)
Synthesizing routine 'dut' (CIN-13)
# Warning: Instantiating global variable 'q_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'q_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight_in' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'NORM_EPSILON' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'HEAD_DIM_BASIC_SQRT' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'sin_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'cos_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'FIXED32_MIN' which may be accessed outside this scope (CIN-18)
Inlining routine 'dut' (CIN-14)
Inlining routine 'attention<5, 1, 384, 384, 8, 48>' (CIN-14)
Inlining routine 'rms_norm<384>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'quantize_activation<1, 384>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'attention_round' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 8, 48>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 8, 48>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 8, 48>' (CIN-14)
Inlining routine 'apply_rotary_pos_emb<1, 8, 48>' (CIN-14)
Inlining routine 'cache_update<8, 5, 48>' (CIN-14)
Inlining routine 'cache_update<8, 5, 48>' (CIN-14)
Inlining routine 'transpose_last_two_dims<6, 8, 48>' (CIN-14)
Inlining routine 'GEMM_3D_float<8, 1, 48, 8, 48, 6>' (CIN-14)
Inlining routine 'create_causal_mask<1>' (CIN-14)
Inlining routine 'softmax<1, 8, 6>' (CIN-14)
Inlining routine 'operator+<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><80, 48, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'GEMM_3D_float<8, 1, 6, 8, 6, 48>' (CIN-14)
Inlining routine 'rms_norm<384>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'quantize_activation<1, 384>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'attention_round' (CIN-14)
Inlining routine 'init_2d_mem<1, 384, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 384, 384>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Optimizing block '/dut' ... (CIN-4)
INOUT port 'strm_in' is only used as an input. (OPT-10)
INOUT port 'strm_out' is only used as an output. (OPT-11)
Loop '/dut/core/for:for' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/for' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#1' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/compute_sqrt:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' iterated at most 383 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_5' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_4' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#1' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' iterated at most 24 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_5' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_3' iterated at most 5 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_4' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_5' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_3' iterated at most 48 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_2' iterated at most 8 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/compute_sqrt#1:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#2' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' iterated at most 383 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_5#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_4#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#3' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' iterated at most 6 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/for#1:for' iterated at most 384 times. (LOOP-2)
Loop '/dut/core/for#1' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'attention<5,1,384,384,8,48>:q_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2' (LOOP-12)
Detected constant initialization of array 'attention<5,1,384,384,8,48>:k_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#1' (LOOP-12)
Detected constant initialization of array 'attention<5,1,384,384,8,48>:v_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#2' (LOOP-12)
Detected constant initialization of array 'output', optimizing loop 'INIT_2D_MEM_LOOP_2#3' (LOOP-12)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight_in.rom', from '40' bits to '12' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight.rom', from '40' bits to '13' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'sin_tab.rom', from '40' bits to '17' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'cos_tab.rom', from '40' bits to '17' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Info: Floating-point value of type 'double' represented as a 'signed' fixed-point 'variable' with parameters W = '40', I = '24' (CIN-226)
# Info: Floating-point value of type 'double' represented as a 'signed' fixed-point 'variable' with parameters W = '40', I = '24' (CIN-226)
Design 'dut' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'dut.v5': elapsed time 24.71 seconds, memory usage 2834240kB, peak memory usage 2842016kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 2205, Real ops = 371, Vars = 168 (SOL-21)

# Messages from "go libraries"

go assembly
# Info: Starting transformation 'libraries' on solution 'dut.v5' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-ZYNQ-1_beh.lib' [mgc_Xilinx-ZYNQ-1_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-ZYNQ-1_beh' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-ZYNQ-1_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.1_2/1117371 or later) and saving the library into the target file. (LIB-82)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'dut.v5': elapsed time 1.39 seconds, memory usage 2834240kB, peak memory usage 2842016kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 2205, Real ops = 371, Vars = 168 (SOL-21)

# Messages from "go assembly"

# Info: Starting transformation 'assembly' on solution 'dut.v5' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'dut.v5': elapsed time 2.65 seconds, memory usage 2834240kB, peak memory usage 2842016kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 2240, Real ops = 376, Vars = 171 (SOL-21)

# Messages from "go architect"

go architect
# Info: Starting transformation 'loops' on solution 'dut.v5' (SOL-8)
Loop '/dut/core/for:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/compute_sqrt:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_5' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/SF_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/SF_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/CM_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_5' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/ATTN_2D_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/ATTN_2D_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#2' is left rolled. (LOOP-4)
Loop '/dut/core/compute_sqrt#1:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_5#1' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' is left rolled. (LOOP-4)
Loop '/dut/core/for#1:for' is left rolled. (LOOP-4)
Loop '/dut/core/main' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#1' is merged and folded into Loop 'for:for' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_2' (LOOP-9)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_2' (LOOP-9)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_2#2' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_1' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_2' (LOOP-9)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_3' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_2' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_3' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_5' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_5' (LOOP-9)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' is merged and folded into Loop 'RMS_NORM_LOOP_2' (LOOP-9)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_3#2' (LOOP-9)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' is merged and folded into Loop 'RMS_NORM_LOOP_2#2' (LOOP-9)
# Info: Merged 'RMS_NORM_LOOP_2:select#3' at $PROJECT_HOME/layer.h(70) to 'RMS_NORM_LOOP_2:select#1' at $PROJECT_HOME/layer.h(70). (OPT-16)
# Info: Merged 'RMS_NORM_LOOP_2#2:select#3' at $PROJECT_HOME/layer.h(70) to 'RMS_NORM_LOOP_2#2:select#1' at $PROJECT_HOME/layer.h(70). (OPT-16)
# Info: Completed transformation 'loops' on solution 'dut.v5': elapsed time 23.51 seconds, memory usage 2834240kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 2247, Real ops = 378, Vars = 175 (SOL-21)
# Info: Starting transformation 'memories' on solution 'dut.v5' (SOL-8)
Memory Resource '/dut/core/input:rsc' (from var: input) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/output:rsc' (from var: output) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:quantized_hidden_states:rsc' (from var: attention<5,1,384,384,8,48>:quantized_hidden_states) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 8). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:q_proj_re:rsc' (from var: attention<5,1,384,384,8,48>:q_proj_re) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:k_proj_re:rsc' (from var: attention<5,1,384,384,8,48>:k_proj_re) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:v_proj_re:rsc' (from var: attention<5,1,384,384,8,48>:v_proj_re) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:q_proj:rsc' (from var: attention<5,1,384,384,8,48>:q_proj) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:k_proj:rsc' (from var: attention<5,1,384,384,8,48>:k_proj) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:v_proj:rsc' (from var: attention<5,1,384,384,8,48>:v_proj) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:q_embed:rsc' (from var: attention<5,1,384,384,8,48>:q_embed) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:k_embed:rsc' (from var: attention<5,1,384,384,8,48>:k_embed) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:k_cache_upd:rsc' (from var: attention<5,1,384,384,8,48>:k_cache_upd) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 2304 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:v_cache_upd:rsc' (from var: attention<5,1,384,384,8,48>:v_cache_upd) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 2304 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:k_proj_transposed:rsc' (from var: attention<5,1,384,384,8,48>:k_proj_transposed) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 2304 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:attn_weights:rsc' (from var: attention<5,1,384,384,8,48>:attn_weights) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:attn_output:rsc' (from var: attention<5,1,384,384,8,48>:attn_output) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:attn_output_2D:rsc' (from var: attention<5,1,384,384,8,48>:attn_output_2D) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/attention<5,1,384,384,8,48>:quantized_final_output:rsc' (from var: attention<5,1,384,384,8,48>:quantized_final_output) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 8). (MEM-4)
Memory Resource '/dut/core/apply_rotary_pos_emb<1,8,48>:rotated_q:rsc' (from var: apply_rotary_pos_emb<1,8,48>:rotated_q) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
Memory Resource '/dut/core/apply_rotary_pos_emb<1,8,48>:rotated_k:rsc' (from var: apply_rotary_pos_emb<1,8,48>:rotated_k) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 384 x 40). (MEM-4)
ROM Resource '/dut/k_cache.rom:rsc' (from var: k_cache.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 1920 x 40). (MEM-10)
ROM Resource '/dut/v_cache.rom:rsc' (from var: v_cache.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 1920 x 40). (MEM-10)
ROM Resource '/dut/q_weights.rom:rsc' (from var: q_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 36864 x 8). (MEM-10)
ROM Resource '/dut/k_weights.rom:rsc' (from var: k_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 36864 x 8). (MEM-10)
ROM Resource '/dut/v_weights.rom:rsc' (from var: v_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 36864 x 8). (MEM-10)
ROM Resource '/dut/o_weights.rom:rsc' (from var: o_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 36864 x 8). (MEM-10)
ROM Resource '/dut/ln_weight_in.rom:rsc' (from var: ln_weight_in.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 384 x 12). (MEM-10)
ROM Resource '/dut/ln_weight.rom:rsc' (from var: ln_weight.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 384 x 13). (MEM-10)
ROM Resource '/dut/sin_tab.rom:rsc' (from var: sin_tab.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 960 x 17). (MEM-10)
ROM Resource '/dut/cos_tab.rom:rsc' (from var: cos_tab.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 960 x 17). (MEM-10)
Loop '/dut/core/attention<5,1,384,384,8,48>:k_proj_re:vinit' is merged and folded into Loop 'attention<5,1,384,384,8,48>:q_proj_re:vinit' (LOOP-9)
Loop '/dut/core/attention<5,1,384,384,8,48>:v_proj_re:vinit' is merged and folded into Loop 'attention<5,1,384,384,8,48>:q_proj_re:vinit' (LOOP-9)
# Info: Completed transformation 'memories' on solution 'dut.v5': elapsed time 15.82 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 2278, Real ops = 386, Vars = 183 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'dut.v5' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'dut.v5': elapsed time 0.53 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 2278, Real ops = 386, Vars = 183 (SOL-21)
# Info: Starting transformation 'architect' on solution 'dut.v5' (SOL-8)
Design 'dut' contains '679' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'dut.v5': elapsed time 8.07 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 3199, Real ops = 679, Vars = 296 (SOL-21)

# Messages from "go allocate"

go extract
# Info: Starting transformation 'allocate' on solution 'dut.v5' (SOL-8)
Performing concurrent resource allocation and scheduling on '/dut/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5#3' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_5' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_5#1' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_4' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CACHE_UPDATE_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_5' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_4#1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/ATTN_2D_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_5' (22 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_4' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SF_LOOP_3' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CACHE_UPDATE_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_4' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/for#1:for' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' (34 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/output:vinit' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RMS_NORM_LOOP_2#2' (6 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/compute_sqrt#1:for' (16 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RMS_NORM_LOOP_1#2' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/ATTN_2D_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SF_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CACHE_UPDATE_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' (35 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/attention<5,1,384,384,8,48>:q_proj_re:vinit' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RMS_NORM_LOOP_2' (6 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/compute_sqrt:for' (16 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/for:for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/main' (71 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/dut/core' (total length 1417875 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/dut/core': Latency = 1713169, Area (Datapath, Register, Total) = 433964.37, 0.00, 433964.37 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/dut/core': Latency = 1725593, Area (Datapath, Register, Total) = 405385.58, 0.00, 405385.58 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'dut.v5': elapsed time 7.67 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 3199, Real ops = 679, Vars = 296 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'dut.v5' (SOL-8)
Performing concurrent resource allocation and scheduling on '/dut/core' (CRAAS-1)
Global signal 'strm_in:rsc.rdy' added to design 'dut' for component 'strm_in:rsci' (LIB-3)
Global signal 'strm_in:rsc.vld' added to design 'dut' for component 'strm_in:rsci' (LIB-3)
Global signal 'strm_in:rsc.dat' added to design 'dut' for component 'strm_in:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'strm_in:rsc' (SCHD-46)
Global signal 'strm_out:rsc.rdy' added to design 'dut' for component 'strm_out:rsci' (LIB-3)
Global signal 'strm_out:rsc.vld' added to design 'dut' for component 'strm_out:rsci' (LIB-3)
Global signal 'strm_out:rsc.dat' added to design 'dut' for component 'strm_out:rsci' (LIB-3)
Global signal 'input:rsc.clken' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.q' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.re' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.radr' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.we' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.d' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.wadr' added to design 'dut' for component 'input:rsci' (LIB-3)
Global signal 'output:rsc.clken' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.q' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.re' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.radr' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.we' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.d' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.wadr' added to design 'dut' for component 'output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_hidden_states:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj_re:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_re:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj_re:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj_re:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_proj:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_proj:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_proj:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:q_embed:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:q_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_embed:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_embed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_cache_upd:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:v_cache_upd:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:k_proj_transposed:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_weights:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_weights:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:attn_output_2D:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:attn_output_2D:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.clken' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.q' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.re' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.radr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.we' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.d' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'attention<5,1,384,384,8,48>:quantized_final_output:rsc.wadr' added to design 'dut' for component 'attention<5,1,384,384,8,48>:quantized_final_output:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.clken' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.q' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.re' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.radr' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.we' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.d' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsc.wadr' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_q:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.clken' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.q' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.re' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.radr' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.we' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.d' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
Global signal 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsc.wadr' added to design 'dut' for component 'apply_rotary_pos_emb<1,8,48>:rotated_k:rsci' (LIB-3)
# Info: Running transformation 'schedule' on solution 'dut.v5': elapsed time 29.78 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'dut.v5': elapsed time 55.61 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-15)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'dut.v5': elapsed time 60.30 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 65339, Real ops = 707, Vars = 990 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'dut.v5' (SOL-8)
Performing FSM extraction... (FSM-1)
Creating shared register 'GEMM_3D_FLOAT_LOOP_1#1:i(3:0).sva(2:0)' for variables 'GEMM_3D_FLOAT_LOOP_1#1:i(3:0).sva(2:0), GEMM_3D_FLOAT_LOOP_1:i(3:0).sva(2:0), RESHAPE_2D_TO_3D_LOOP_2#1:i(3:0).sva(2:0), RESHAPE_2D_TO_3D_LOOP_2#2:i(3:0).sva(2:0), CACHE_UPDATE_LOOP_1#1:i(3:0).sva(2:0), SF_LOOP_1:h(3:0).sva(2:0), SOFTMAX_LOOP_3:k(2:0).sva, SOFTMAX_LOOP_3:k(2:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_3:ko(2:0).sva' (8 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4#1:l(2:0).sva' for variables 'GEMM_3D_FLOAT_LOOP_4#1:l(2:0).sva, GEMM_3D_FLOAT_LOOP_4#1:l(2:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_3#1:ko(2:0).sva, LINEAR_FORWARD_NO_MUL_LOOP_3#3:ko(2:0).sva, CACHE_UPDATE_LOOP_2:j(2:0).sva, QUANTIZE_ACTIVATION_LOOP_3#1:jo(2:0).sva, QUANTIZE_ACTIVATION_LOOP_3:jo(2:0).sva, SOFTMAX_LOOP_4:k(2:0).sva, SF_LOOP_3:d(2:0).sva#1' (8 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_1:i(3:0).sva(2:0)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_1:i(3:0).sva(2:0), APPLY_ROTARY_POS_EMB_LOOP_4:i(3:0).sva(2:0), ATTN_2D_LOOP_2:h(3:0).sva(2:0), CACHE_UPDATE_LOOP_1:i(3:0).sva(2:0), RESHAPE_2D_TO_3D_LOOP_2:i(3:0).sva(2:0), SOFTMAX_LOOP_1:i(3:0).sva(2:0), TRANSPOSE_LAST_TWO_DIMS_LOOP_1:i(3:0).sva(2:0), LINEAR_FORWARD_NO_MUL_LOOP_5#1:l(2:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_5#3:l(2:0).sva#1, QUANTIZE_ACTIVATION_LOOP_5#1:k(2:0).sva#1, QUANTIZE_ACTIVATION_LOOP_5:k(2:0).sva#1, SF_LOOP_3:acc#61.cse' (11 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_2#1:j(2:0).sva' for variables 'CACHE_UPDATE_LOOP_2#1:j(2:0).sva, GEMM_3D_FLOAT_LOOP_3:k(2:0).sva, LINEAR_FORWARD_NO_MUL_LOOP_3#2:ko(2:0).sva, SF_LOOP_3:d(2:0).sva, SOFTMAX_LOOP_5:k(2:0).sva, TRANSPOSE_LAST_TWO_DIMS_LOOP_2:j(2:0).sva, APPLY_ROTARY_POS_EMB_LOOP_3:acc#30.psp.sva, SOFTMAX_LOOP_4:k(2:0).sva#1' (7 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3#1:qif:acc#3.psp' for variables 'CACHE_UPDATE_LOOP_3#1:qif:acc#3.psp, LINEAR_FORWARD_NO_MUL_LOOP_5#2:l(2:0).sva#1, SF_LOOP_3:acc#69.psp, SF_LOOP_3:acc#91.psp, SOFTMAX_LOOP_5:k(2:0).sva#1' (4 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3:qif:acc#3.psp' for variables 'CACHE_UPDATE_LOOP_3:qif:acc#3.psp, LINEAR_FORWARD_NO_MUL_LOOP_5:l(2:0).sva#1, SF_LOOP_3:acc#81.psp' (2 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_3:acc#36.cse.sva' for variables 'APPLY_ROTARY_POS_EMB_LOOP_3:acc#36.cse.sva, CACHE_UPDATE_LOOP_3#1:acc#17.sdt, SF_LOOP_3:acc#80.psp' (2 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_3:acc#37.cse.sva' for variables 'APPLY_ROTARY_POS_EMB_LOOP_3:acc#37.cse.sva, CACHE_UPDATE_LOOP_3:acc#17.sdt, SF_LOOP_3:acc#84.psp' (2 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:acc#28.sdt' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:acc#28.sdt, ATTN_2D_LOOP_3:acc#12.sdt, GEMM_3D_FLOAT_LOOP_3#1:acc#6.sdt, GEMM_3D_FLOAT_LOOP_3:acc#6.sdt, LINEAR_FORWARD_NO_MUL_LOOP_4#1:ki(4:0).sva(3:0), LINEAR_FORWARD_NO_MUL_LOOP_4#3:ki(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_4#1:ji(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_4:ji(4:0).sva(3:0), RESHAPE_2D_TO_3D_LOOP_3#1:acc#10.sdt, RESHAPE_2D_TO_3D_LOOP_3#2:acc#10.sdt, SF_LOOP_3:acc#59.psp, SOFTMAX_LOOP_4:x:acc#4.sdt, SOFTMAX_LOOP_5:acc#5.sdt, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#22.psp, compute_sqrt#1:for:i(3:0).sva, compute_sqrt#1:for:i(3:0).sva#1, compute_sqrt:for:i(3:0).sva, compute_sqrt:for:i(3:0).sva#1' (17 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:acc#29.psp' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:acc#29.psp, ATTN_2D_LOOP_3:acc#13.psp, GEMM_3D_FLOAT_LOOP_3#1:acc#7.psp, GEMM_3D_FLOAT_LOOP_3:acc#7.psp, LINEAR_FORWARD_NO_MUL_LOOP_4#2:ki(4:0).sva(3:0), RESHAPE_2D_TO_3D_LOOP_3#1:acc#11.psp, RESHAPE_2D_TO_3D_LOOP_3#2:acc#11.psp, SF_LOOP_3:acc#63.cse, SOFTMAX_LOOP_4:x:acc.psp, SOFTMAX_LOOP_5:acc#6.psp' (9 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_4:ki(4:0).sva(3:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_4:ki(4:0).sva(3:0), RESHAPE_2D_TO_3D_LOOP_3:acc#10.sdt, SF_LOOP_3:acc#8.sdt' (2 registers deleted). (FSM-3)
Creating shared register 'INIT_2D_MEM_LOOP_2#1:asn.psp' for variables 'INIT_2D_MEM_LOOP_2#1:asn.psp, INIT_2D_MEM_LOOP_2#3:asn.psp, drf(output).sdt#1.sva, drf(output).sdt#3.sva, APPLY_ROTARY_POS_EMB_LOOP_6:asn#2.itm, GEMM_3D_FLOAT_LOOP_4#1:asn.itm#1, GEMM_3D_FLOAT_LOOP_4:asn.itm#1, softmax<1,8,6>:max_val.sva, softmax<1,8,6>:max_val.sva.dfm' (8 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_3:asn.psp' for variables 'GEMM_3D_FLOAT_LOOP_3:asn.psp, GEMM_3D_FLOAT_LOOP_4#1:asn#4.itm, GEMM_3D_FLOAT_LOOP_4:asn#4.itm, QUANTIZE_ACTIVATION_LOOP_1:scale.sva, RMS_NORM_LOOP_1#2:slc(attention<5,1,384,384,8,48>:attn_output_2D,*40)(39-0).cse.sva, SOFTMAX_LOOP_4:x.sva, QUANTIZE_ACTIVATION_LOOP_5#1:quant_val:asn.itm, RMS_NORM_LOOP_2#2:asn.itm, RMS_NORM_LOOP_2:asn.itm, APPLY_ROTARY_POS_EMB_LOOP_6:asn#1.itm, SF_LOOP_3:slc(attention<5,1,384,384,8,48>:attn_weights,*40)(39-0).psp.sva, attention_max<attn_fixed_t>#1:conc.psp, attention_max<attn_fixed_t>:attention_max<attn_fixed_t>:and.mut, compute_sqrt#1:guess.sva#1, compute_sqrt:guess.sva#1' (14 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4#1:asn.itm' for variables 'GEMM_3D_FLOAT_LOOP_4#1:asn.itm, GEMM_3D_FLOAT_LOOP_4:asn.itm, softmax<1,8,6>:sum.sva, rms_norm<384>#1:variance#1.sva, rms_norm<384>:variance#1.sva, rms_norm<384>#1:variance#1.sva#1, rms_norm<384>:variance#1.sva#1, rms_norm<384>#1:variance.sva, rms_norm<384>:variance.sva, QUANTIZE_ACTIVATION_LOOP_5:quant_val:asn.itm, APPLY_ROTARY_POS_EMB_LOOP_6:asn.itm#1, LINEAR_FORWARD_NO_MUL_LOOP_2:asn.itm, drf(output).sdt.sva' (12 registers deleted). (FSM-3)
Creating shared register 'INIT_2D_MEM_LOOP_2#2:asn.psp' for variables 'INIT_2D_MEM_LOOP_2#2:asn.psp, drf(output).sdt#2.sva, APPLY_ROTARY_POS_EMB_LOOP_6:asn.itm' (2 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:k(5:0).sva' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:k(5:0).sva, ATTN_2D_LOOP_3:d(5:0).sva, CACHE_UPDATE_LOOP_3#1:k(5:0).sva, GEMM_3D_FLOAT_LOOP_3#1:k(5:0).sva, RESHAPE_2D_TO_3D_LOOP_3#1:k(5:0).sva, RESHAPE_2D_TO_3D_LOOP_3#2:k(5:0).sva, GEMM_3D_FLOAT_LOOP_4:l(5:0).sva, GEMM_3D_FLOAT_LOOP_4:l(5:0).sva#1, SF_LOOP_3:acc#88.psp' (8 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3:k(5:0).sva' for variables 'CACHE_UPDATE_LOOP_3:k(5:0).sva, RESHAPE_2D_TO_3D_LOOP_3:k(5:0).sva, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:k(5:0).sva, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:k(5:0).sva#1' (3 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:k(5:0).sva#1' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:k(5:0).sva#1, ATTN_2D_LOOP_3:d(5:0).sva#1, CACHE_UPDATE_LOOP_3#1:k(5:0).sva#1, RESHAPE_2D_TO_3D_LOOP_3#1:k(5:0).sva#1, RESHAPE_2D_TO_3D_LOOP_3#2:k(5:0).sva#1' (4 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:slc(APPLY_ROTARY_POS_EMB_LOOP_6:acc)(2).itm' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:slc(APPLY_ROTARY_POS_EMB_LOOP_6:acc)(2).itm, ATTN_2D_LOOP_3:slc(ATTN_2D_LOOP_3:acc)(2).itm, GEMM_3D_FLOAT_LOOP_4#1:slc(GEMM_3D_FLOAT_LOOP_4#1:acc)(2).itm, GEMM_3D_FLOAT_LOOP_4:slc(GEMM_3D_FLOAT_LOOP_4:acc)(2).itm, LINEAR_FORWARD_NO_MUL_LOOP_2#3:slc(LINEAR_FORWARD_NO_MUL_LOOP_2#3:acc)(2).itm, RMS_NORM_LOOP_1#2:slc(RMS_NORM_LOOP_1#2:acc)(2).itm, RMS_NORM_LOOP_2#2:slc(RMS_NORM_LOOP_2#2:acc)(2).itm, RMS_NORM_LOOP_2:slc(RMS_NORM_LOOP_2:acc)(2).itm, SF_LOOP_3:slc(SF_LOOP_3:acc)(2).itm, SOFTMAX_LOOP_3:slc(SOFTMAX_LOOP_3:acc)(2).itm, SOFTMAX_LOOP_4:slc(SOFTMAX_LOOP_4:acc)(2).itm, SOFTMAX_LOOP_5:slc(SOFTMAX_LOOP_5:acc)(2).itm, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:slc(TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc)(2).itm, compute_sqrt#1:for:slc(compute_sqrt#1:for:acc)(3).itm, compute_sqrt:for:slc(compute_sqrt:for:acc)(3).itm, for#1:for:slc(for#1:for:acc)(2).itm' (15 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3:CACHE_UPDATE_LOOP_3:nor.itm' for variables 'CACHE_UPDATE_LOOP_3:CACHE_UPDATE_LOOP_3:nor.itm, INIT_2D_MEM_LOOP_2:and#1.itm, LINEAR_FORWARD_NO_MUL_LOOP_2:LINEAR_FORWARD_NO_MUL_LOOP_2:nor.itm, LINEAR_FORWARD_NO_MUL_LOOP_5#1:or.itm, LINEAR_FORWARD_NO_MUL_LOOP_5:LINEAR_FORWARD_NO_MUL_LOOP_5:and#1.itm, LINEAR_FORWARD_NO_MUL_LOOP_5:and#1.itm, RESHAPE_2D_TO_3D_LOOP_3#2:not.itm, RESHAPE_2D_TO_3D_LOOP_3:RESHAPE_2D_TO_3D_LOOP_3:nor.itm, RMS_NORM_LOOP_2#2:unequal.tmp, RMS_NORM_LOOP_2:unequal.tmp, for:for:for:for:nor.itm' (10 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:mux#4.itm' for variables 'RMS_NORM_LOOP_2#2:mux#4.itm, RMS_NORM_LOOP_2:mux#4.itm, QUANTIZE_ACTIVATION_LOOP_2#1:j(8:0).sva, QUANTIZE_ACTIVATION_LOOP_2:j(8:0).sva, LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(8:0).sva, for#1:for:j(8:0).sva, for#1:for:j(8:0).sva#1, attention<5,1,384,384,8,48>:k_proj_re:vinit.ndx.sva, output:vinit.ndx.sva, INIT_2D_MEM_LOOP_2#1:acc.itm, INIT_2D_MEM_LOOP_2#3:acc.itm' (10 registers deleted). (FSM-3)
Creating shared register 'INIT_2D_MEM_LOOP_2#2:acc.itm' for variables 'INIT_2D_MEM_LOOP_2#2:acc.itm, attention<5,1,384,384,8,48>:v_proj_re:vinit.ndx.sva, LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(8:0).sva, LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(8:0).sva, RMS_NORM_LOOP_2#2:i(8:0).sva, RMS_NORM_LOOP_2:i(8:0).sva, for:for:j(8:0).sva, for:for:j(8:0).sva#1, SF_LOOP_3:acc#82.psp, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#17.sdt' (9 registers deleted). (FSM-3)
Creating shared register 'INIT_2D_MEM_LOOP_2:acc.itm' for variables 'INIT_2D_MEM_LOOP_2:acc.itm, attention<5,1,384,384,8,48>:q_proj_re:vinit.ndx.sva, LINEAR_FORWARD_NO_MUL_LOOP_2:j(8:0).sva, RMS_NORM_LOOP_1#1:i(8:0).sva, RMS_NORM_LOOP_1#2:i(8:0).sva, RMS_NORM_LOOP_1#1:i(8:0).sva#1, RMS_NORM_LOOP_1#2:i(8:0).sva#1, RMS_NORM_LOOP_2#2:acc#3.itm, RMS_NORM_LOOP_2:acc#3.itm' (8 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(8:0).sva#1' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(8:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(8:0).sva#1, RMS_NORM_LOOP_2#2:i(8:0).sva#1, RMS_NORM_LOOP_2:i(8:0).sva#1' (3 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_5#1:l(2:0).sva(1:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_5#1:l(2:0).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_5#3:l(2:0).sva(1:0), QUANTIZE_ACTIVATION_LOOP_5#1:k(2:0).sva(1:0), QUANTIZE_ACTIVATION_LOOP_5:k(2:0).sva(1:0), SF_LOOP_3:acc#70.psp, SF_LOOP_3:acc#89.psp' (5 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_5#1:weight_val:LINEAR_FORWARD_NO_MUL_LOOP_5#1:weight_val:slc(LINEAR_FORWARD_NO_MUL_LOOP_4#1:packed_val,LINEAR_FORWARD_NO_MUL_LOOP_5#1:weight_val:conc#1*1)(1-0).svs' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_5#1:weight_val:LINEAR_FORWARD_NO_MUL_LOOP_5#1:weight_val:slc(LINEAR_FORWARD_NO_MUL_LOOP_4#1:packed_val,LINEAR_FORWARD_NO_MUL_LOOP_5#1:weight_val:conc#1*1)(1-0).svs, LINEAR_FORWARD_NO_MUL_LOOP_5#3:weight_val:LINEAR_FORWARD_NO_MUL_LOOP_5#3:weight_val:slc(LINEAR_FORWARD_NO_MUL_LOOP_4#3:packed_val,LINEAR_FORWARD_NO_MUL_LOOP_5#3:weight_val:conc#1*1)(1-0).svs, LINEAR_FORWARD_NO_MUL_LOOP_5#2:l(2:0).sva(1:0), SF_LOOP_3:acc#83.psp' (3 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2.dfr.sva' for variables 'RMS_NORM_LOOP_2#2.dfr.sva, RMS_NORM_LOOP_2.dfr.sva, compute_sqrt#1:guess.sva(39:30), compute_sqrt:guess.sva(39:30)' (3 registers deleted). (FSM-3)
Creating shared register 'operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm' for variables 'operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm, operator_<40,24,true,AC_TRN,AC_WRAP>#3:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm, SF_LOOP_3:mul#16.itm' (2 registers deleted). (FSM-3)
Creating shared register 'operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#1:acc.itm' for variables 'operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#1:acc.itm, operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#2:acc.itm, operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#3:acc.itm, operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>:acc.itm' (3 registers deleted). (FSM-3)
Creating shared register 'operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#1:acc.itm' for variables 'operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#1:acc.itm, operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#2:acc.itm, operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>#3:acc.itm, operator+=<40,24,true,AC_TRN,AC_WRAP,8,true>:acc.itm, APPLY_ROTARY_POS_EMB_LOOP_6:sinval:slc(sin_tab,*40)(39-0).psp.sva, RMS_NORM_LOOP_2#2:read_rom(ln_weight.rom_map_1).itm, RMS_NORM_LOOP_2:read_rom(ln_weight_in.rom_map_1).itm, LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(8:0).sva#1, SF_LOOP_3:acc#22.itm, SF_LOOP_3:acc#24.itm' (5 registers deleted). (FSM-3)
Creating shared register 'operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm' for variables 'operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm, operator_<40,24,true,AC_TRN,AC_WRAP>#3:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm, SF_LOOP_3:mul#16.itm, APPLY_ROTARY_POS_EMB_LOOP_6:cosval:slc(cos_tab,*40)(39-0).psp.sva, INIT_2D_MEM_LOOP_2:acc.itm, attention<5,1,384,384,8,48>:q_proj_re:vinit.ndx.sva, LINEAR_FORWARD_NO_MUL_LOOP_2:j(8:0).sva, RMS_NORM_LOOP_1#1:i(8:0).sva, RMS_NORM_LOOP_1#2:i(8:0).sva, RMS_NORM_LOOP_1#1:i(8:0).sva#1, RMS_NORM_LOOP_1#2:i(8:0).sva#1, RMS_NORM_LOOP_2#2:acc#3.itm, RMS_NORM_LOOP_2:acc#3.itm' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'dut.v5': elapsed time 29.97 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'dut.v5': elapsed time 32.80 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 8935, Real ops = 3281, Vars = 1245 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'dut.v5' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'dut.v5': elapsed time 10.75 seconds, memory usage 2842416kB, peak memory usage 2899776kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 9310, Real ops = 3374, Vars = 8126 (SOL-21)
# Info: Starting transformation 'extract' on solution 'dut.v5' (SOL-8)
Report written to file 'rtl.rpt'
ROM component 'mgc_rom(33,960,17,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(34,384,12,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(35,960,17,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(36,384,13,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(37,36864,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(38,36864,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(39,36864,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(40,1920,40,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(41,1920,40,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(42,36864,8,1)' initialization mode: inline_init. (MEM-76)
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_dut.vhdl ()
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: ./rtl_dutmgc_rom_33_960_17_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_34_384_12_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_35_960_17_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_36_384_13_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_37_36864_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_38_36864_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_39_36864_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_40_1920_40_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_41_1920_40_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_42_36864_8_1.vhdl
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: ./rtl_dutmgc_rom_33_960_17_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_34_384_12_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_35_960_17_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_36_384_13_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_37_36864_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_38_36864_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_39_36864_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_40_1920_40_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_41_1920_40_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_42_36864_8_1.vhdl
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/concat_sim_rtl.vhdl
Generating SCVerify testbench files
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
ROM component 'mgc_rom(33,960,17,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(34,384,12,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(35,960,17,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(36,384,13,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(37,36864,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(38,36864,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(39,36864,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(40,1920,40,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(41,1920,40,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(42,36864,8,1)' initialization mode: inline_init. (MEM-76)
Generating SCVerify ccs_wrapper_dut.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: ./rtl_dutmgc_rom_33_960_17_1.v
Add dependent file: ./rtl_dutmgc_rom_34_384_12_1.v
Add dependent file: ./rtl_dutmgc_rom_35_960_17_1.v
Add dependent file: ./rtl_dutmgc_rom_36_384_13_1.v
Add dependent file: ./rtl_dutmgc_rom_37_36864_8_1.v
Add dependent file: ./rtl_dutmgc_rom_38_36864_8_1.v
Add dependent file: ./rtl_dutmgc_rom_39_36864_8_1.v
Add dependent file: ./rtl_dutmgc_rom_40_1920_40_1.v
Add dependent file: ./rtl_dutmgc_rom_41_1920_40_1.v
Add dependent file: ./rtl_dutmgc_rom_42_36864_8_1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/concat_rtl.v
order file name is: rtl.v_order_sim.txt
# Info: Running transformation 'extract' on solution 'dut.v5': elapsed time 26.97 seconds, memory usage 2973488kB, peak memory usage 2973488kB (SOL-15)
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: ./rtl_dutmgc_rom_33_960_17_1.v
Add dependent file: ./rtl_dutmgc_rom_34_384_12_1.v
Add dependent file: ./rtl_dutmgc_rom_35_960_17_1.v
Add dependent file: ./rtl_dutmgc_rom_36_384_13_1.v
Add dependent file: ./rtl_dutmgc_rom_37_36864_8_1.v
Add dependent file: ./rtl_dutmgc_rom_38_36864_8_1.v
Add dependent file: ./rtl_dutmgc_rom_39_36864_8_1.v
Add dependent file: ./rtl_dutmgc_rom_40_1920_40_1.v
Add dependent file: ./rtl_dutmgc_rom_41_1920_40_1.v
Add dependent file: ./rtl_dutmgc_rom_42_36864_8_1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/as4329/ece6775-final/Catapult/tmp_ecelinux/Catapult/dut.v5/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'dut.v5': elapsed time 33.33 seconds, memory usage 2973488kB, peak memory usage 2973488kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 9326, Real ops = 3472, Vars = 1338 (SOL-21)
