
QSPI_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e820  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  0800eab8  0800eab8  0000fab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800eb58  0800eb58  0000fb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800eb60  0800eb60  0000fb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800eb64  0800eb64  0000fb64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000100  24000000  0800eb68  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00024b90  24000100  0800ec68  00010100  2**2
                  ALLOC
  8 ._user_heap_stack 0000c000  24024c90  0800ec68  00010c90  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010100  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024eef  00000000  00000000  0001012e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004cac  00000000  00000000  0003501d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ad8  00000000  00000000  00039cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014ba  00000000  00000000  0003b7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c102  00000000  00000000  0003cc62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00026f86  00000000  00000000  00078d64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016ac61  00000000  00000000  0009fcea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020a94b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000719c  00000000  00000000  0020a990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  00211b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000100 	.word	0x24000100
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800eaa0 	.word	0x0800eaa0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000104 	.word	0x24000104
 80002d4:	0800eaa0 	.word	0x0800eaa0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800060a:	f000 fa07 	bl	8000a1c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f000 febf 	bl	8001390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f84b 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f971 	bl	80008fc <MX_GPIO_Init>
  MX_QUADSPI_Init();
 800061a:	f000 f8c1 	bl	80007a0 <MX_QUADSPI_Init>
  MX_TIM7_Init();
 800061e:	f000 f8eb 	bl	80007f8 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8000622:	f000 f91f 	bl	8000864 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000626:	f00d fcb1 	bl	800df8c <MX_USB_DEVICE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(_flags.write_busy==1)
 800062a:	4b1d      	ldr	r3, [pc, #116]	@ (80006a0 <main+0x9c>)
 800062c:	685b      	ldr	r3, [r3, #4]
 800062e:	2b01      	cmp	r3, #1
 8000630:	d123      	bne.n	800067a <main+0x76>
	  {uint32_t tmp=check_._sizes[0].blk_len;
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <main+0xa0>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	607b      	str	r3, [r7, #4]
		  do{
		  CSP_QSPI_EraseSector(check_._sizes[0].blk_addr*4096+check_._sizes[0].blk_len*4096);
 8000638:	4b1a      	ldr	r3, [pc, #104]	@ (80006a4 <main+0xa0>)
 800063a:	685a      	ldr	r2, [r3, #4]
 800063c:	4b19      	ldr	r3, [pc, #100]	@ (80006a4 <main+0xa0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4413      	add	r3, r2
 8000642:	031b      	lsls	r3, r3, #12
 8000644:	4618      	mov	r0, r3
 8000646:	f000 fac9 	bl	8000bdc <CSP_QSPI_EraseSector>
		  check_._sizes[0].blk_len--;
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <main+0xa0>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	3b01      	subs	r3, #1
 8000650:	4a14      	ldr	r2, [pc, #80]	@ (80006a4 <main+0xa0>)
 8000652:	6013      	str	r3, [r2, #0]
	  }while(check_._sizes[0].blk_len>0);
 8000654:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <main+0xa0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d1ed      	bne.n	8000638 <main+0x34>
		  HAL_Delay(1);
 800065c:	2001      	movs	r0, #1
 800065e:	f000 ff29 	bl	80014b4 <HAL_Delay>
		   CSP_QSPI_WriteMemory(arr,check_._sizes[0].blk_addr*4096,4096*tmp);
 8000662:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <main+0xa0>)
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	0319      	lsls	r1, r3, #12
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	031b      	lsls	r3, r3, #12
 800066c:	461a      	mov	r2, r3
 800066e:	480e      	ldr	r0, [pc, #56]	@ (80006a8 <main+0xa4>)
 8000670:	f000 fafc 	bl	8000c6c <CSP_QSPI_WriteMemory>
		   _flags.write_busy=0;
 8000674:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <main+0x9c>)
 8000676:	2200      	movs	r2, #0
 8000678:	605a      	str	r2, [r3, #4]

	  }
	  if(_flags.read_busy==1){
 800067a:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <main+0x9c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	2b01      	cmp	r3, #1
 8000680:	d1d3      	bne.n	800062a <main+0x26>

		  CSP_QSPI_Read(arr, check_._sizes[1].blk_addr*4096, 4096*check_._sizes[1].blk_len);
 8000682:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <main+0xa0>)
 8000684:	691b      	ldr	r3, [r3, #16]
 8000686:	0319      	lsls	r1, r3, #12
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <main+0xa0>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	031b      	lsls	r3, r3, #12
 800068e:	461a      	mov	r2, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <main+0xa4>)
 8000692:	f000 fb77 	bl	8000d84 <CSP_QSPI_Read>
		  _flags.read_busy=2;
 8000696:	4b02      	ldr	r3, [pc, #8]	@ (80006a0 <main+0x9c>)
 8000698:	2202      	movs	r2, #2
 800069a:	601a      	str	r2, [r3, #0]
	  if(_flags.write_busy==1)
 800069c:	e7c5      	b.n	800062a <main+0x26>
 800069e:	bf00      	nop
 80006a0:	2400011c 	.word	0x2400011c
 80006a4:	24000734 	.word	0x24000734
 80006a8:	24003734 	.word	0x24003734

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b09c      	sub	sp, #112	@ 0x70
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006b6:	224c      	movs	r2, #76	@ 0x4c
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f00e f9b6 	bl	800ea2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2220      	movs	r2, #32
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f00e f9b0 	bl	800ea2c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006cc:	2002      	movs	r0, #2
 80006ce:	f003 faa3 	bl	8003c18 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d2:	2300      	movs	r3, #0
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	4b30      	ldr	r3, [pc, #192]	@ (8000798 <SystemClock_Config+0xec>)
 80006d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006da:	4a2f      	ldr	r2, [pc, #188]	@ (8000798 <SystemClock_Config+0xec>)
 80006dc:	f023 0301 	bic.w	r3, r3, #1
 80006e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000798 <SystemClock_Config+0xec>)
 80006e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	4b2b      	ldr	r3, [pc, #172]	@ (800079c <SystemClock_Config+0xf0>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	4a2a      	ldr	r2, [pc, #168]	@ (800079c <SystemClock_Config+0xf0>)
 80006f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006f6:	6193      	str	r3, [r2, #24]
 80006f8:	4b28      	ldr	r3, [pc, #160]	@ (800079c <SystemClock_Config+0xf0>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000700:	603b      	str	r3, [r7, #0]
 8000702:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000704:	bf00      	nop
 8000706:	4b25      	ldr	r3, [pc, #148]	@ (800079c <SystemClock_Config+0xf0>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800070e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000712:	d1f8      	bne.n	8000706 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000714:	2301      	movs	r3, #1
 8000716:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000718:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800071c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071e:	2302      	movs	r3, #2
 8000720:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000722:	2302      	movs	r3, #2
 8000724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000726:	2305      	movs	r3, #5
 8000728:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800072a:	23a0      	movs	r3, #160	@ 0xa0
 800072c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800072e:	2302      	movs	r3, #2
 8000730:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000732:	2302      	movs	r3, #2
 8000734:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000736:	2302      	movs	r3, #2
 8000738:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800073a:	2308      	movs	r3, #8
 800073c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800073e:	2300      	movs	r3, #0
 8000740:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800074a:	4618      	mov	r0, r3
 800074c:	f003 ff02 	bl	8004554 <HAL_RCC_OscConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000756:	f000 f98d 	bl	8000a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075a:	233f      	movs	r3, #63	@ 0x3f
 800075c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075e:	2303      	movs	r3, #3
 8000760:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000766:	2308      	movs	r3, #8
 8000768:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800076a:	2340      	movs	r3, #64	@ 0x40
 800076c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800076e:	2340      	movs	r3, #64	@ 0x40
 8000770:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000776:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000778:	2340      	movs	r3, #64	@ 0x40
 800077a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2102      	movs	r1, #2
 8000780:	4618      	mov	r0, r3
 8000782:	f004 fb41 	bl	8004e08 <HAL_RCC_ClockConfig>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800078c:	f000 f972 	bl	8000a74 <Error_Handler>
  }
}
 8000790:	bf00      	nop
 8000792:	3770      	adds	r7, #112	@ 0x70
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	58000400 	.word	0x58000400
 800079c:	58024800 	.word	0x58024800

080007a0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80007a4:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007a6:	4a13      	ldr	r2, [pc, #76]	@ (80007f4 <MX_QUADSPI_Init+0x54>)
 80007a8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007b2:	2204      	movs	r2, #4
 80007b4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007b8:	2210      	movs	r2, #16
 80007ba:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 22;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007be:	2216      	movs	r2, #22
 80007c0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80007c8:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80007d4:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80007da:	4805      	ldr	r0, [pc, #20]	@ (80007f0 <MX_QUADSPI_Init+0x50>)
 80007dc:	f003 fa66 	bl	8003cac <HAL_QSPI_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80007e6:	f000 f945 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	24000124 	.word	0x24000124
 80007f4:	52005000 	.word	0x52005000

080007f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000808:	4b14      	ldr	r3, [pc, #80]	@ (800085c <MX_TIM7_Init+0x64>)
 800080a:	4a15      	ldr	r2, [pc, #84]	@ (8000860 <MX_TIM7_Init+0x68>)
 800080c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 199;
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <MX_TIM7_Init+0x64>)
 8000810:	22c7      	movs	r2, #199	@ 0xc7
 8000812:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000814:	4b11      	ldr	r3, [pc, #68]	@ (800085c <MX_TIM7_Init+0x64>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 800081a:	4b10      	ldr	r3, [pc, #64]	@ (800085c <MX_TIM7_Init+0x64>)
 800081c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000820:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000822:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <MX_TIM7_Init+0x64>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000828:	480c      	ldr	r0, [pc, #48]	@ (800085c <MX_TIM7_Init+0x64>)
 800082a:	f006 fca5 	bl	8007178 <HAL_TIM_Base_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000834:	f000 f91e 	bl	8000a74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000838:	2300      	movs	r3, #0
 800083a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4619      	mov	r1, r3
 8000844:	4805      	ldr	r0, [pc, #20]	@ (800085c <MX_TIM7_Init+0x64>)
 8000846:	f006 fec7 	bl	80075d8 <HAL_TIMEx_MasterConfigSynchronization>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000850:	f000 f910 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	24000170 	.word	0x24000170
 8000860:	40001400 	.word	0x40001400

08000864 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800086a:	4a23      	ldr	r2, [pc, #140]	@ (80008f8 <MX_USART1_UART_Init+0x94>)
 800086c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b1d      	ldr	r3, [pc, #116]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089a:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ac:	4811      	ldr	r0, [pc, #68]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008ae:	f006 ff3f 	bl	8007730 <HAL_UART_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008b8:	f000 f8dc 	bl	8000a74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008c0:	f008 fb98 	bl	8008ff4 <HAL_UARTEx_SetTxFifoThreshold>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008ca:	f000 f8d3 	bl	8000a74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008d2:	f008 fbcd 	bl	8009070 <HAL_UARTEx_SetRxFifoThreshold>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008dc:	f000 f8ca 	bl	8000a74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_USART1_UART_Init+0x90>)
 80008e2:	f008 fb4e 	bl	8008f82 <HAL_UARTEx_DisableFifoMode>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008ec:	f000 f8c2 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	240001bc 	.word	0x240001bc
 80008f8:	40011000 	.word	0x40011000

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08c      	sub	sp, #48	@ 0x30
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000912:	4b3f      	ldr	r3, [pc, #252]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000918:	4a3d      	ldr	r2, [pc, #244]	@ (8000a10 <MX_GPIO_Init+0x114>)
 800091a:	f043 0310 	orr.w	r3, r3, #16
 800091e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000922:	4b3b      	ldr	r3, [pc, #236]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000928:	f003 0310 	and.w	r3, r3, #16
 800092c:	61bb      	str	r3, [r7, #24]
 800092e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000930:	4b37      	ldr	r3, [pc, #220]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000936:	4a36      	ldr	r2, [pc, #216]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000940:	4b33      	ldr	r3, [pc, #204]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	617b      	str	r3, [r7, #20]
 800094c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800094e:	4b30      	ldr	r3, [pc, #192]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000954:	4a2e      	ldr	r2, [pc, #184]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800095a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800095e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096c:	4b28      	ldr	r3, [pc, #160]	@ (8000a10 <MX_GPIO_Init+0x114>)
 800096e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000972:	4a27      	ldr	r2, [pc, #156]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000974:	f043 0302 	orr.w	r3, r3, #2
 8000978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097c:	4b24      	ldr	r3, [pc, #144]	@ (8000a10 <MX_GPIO_Init+0x114>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800098a:	4b21      	ldr	r3, [pc, #132]	@ (8000a10 <MX_GPIO_Init+0x114>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	4a1f      	ldr	r2, [pc, #124]	@ (8000a10 <MX_GPIO_Init+0x114>)
 8000992:	f043 0308 	orr.w	r3, r3, #8
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <MX_GPIO_Init+0x114>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	f003 0308 	and.w	r3, r3, #8
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b19      	ldr	r3, [pc, #100]	@ (8000a10 <MX_GPIO_Init+0x114>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	4a18      	ldr	r2, [pc, #96]	@ (8000a10 <MX_GPIO_Init+0x114>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b8:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <MX_GPIO_Init+0x114>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2108      	movs	r1, #8
 80009ca:	4812      	ldr	r0, [pc, #72]	@ (8000a14 <MX_GPIO_Init+0x118>)
 80009cc:	f001 fe3e 	bl	800264c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 80009d0:	2308      	movs	r3, #8
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	480b      	ldr	r0, [pc, #44]	@ (8000a14 <MX_GPIO_Init+0x118>)
 80009e8:	f001 fc80 	bl	80022ec <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_BUTTON_Pin */
  GPIO_InitStruct.Pin = EXT_BUTTON_Pin;
 80009ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009f6:	2302      	movs	r3, #2
 80009f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(EXT_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_GPIO_Init+0x11c>)
 8000a02:	f001 fc73 	bl	80022ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a06:	bf00      	nop
 8000a08:	3730      	adds	r7, #48	@ 0x30
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	58024400 	.word	0x58024400
 8000a14:	58021000 	.word	0x58021000
 8000a18:	58020800 	.word	0x58020800

08000a1c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a22:	463b      	mov	r3, r7
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000a2e:	f000 fe81 	bl	8001734 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a32:	2301      	movs	r3, #1
 8000a34:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a3e:	231f      	movs	r3, #31
 8000a40:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000a42:	2387      	movs	r3, #135	@ 0x87
 8000a44:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000a52:	2301      	movs	r3, #1
 8000a54:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000a56:	2300      	movs	r3, #0
 8000a58:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a5e:	463b      	mov	r3, r7
 8000a60:	4618      	mov	r0, r3
 8000a62:	f000 fe9f 	bl	80017a4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a66:	2004      	movs	r0, #4
 8000a68:	f000 fe7c 	bl	8001764 <HAL_MPU_Enable>

}
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
}
 8000a7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <Error_Handler+0x8>

08000a80 <QSPI_AutoPollingMemReady>:

	return HAL_OK;

}

uint8_t QSPI_AutoPollingMemReady(void) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b096      	sub	sp, #88	@ 0x58
 8000a84:	af00      	add	r7, sp, #0

	QSPI_CommandTypeDef sCommand = { 0 };
 8000a86:	f107 031c 	add.w	r3, r7, #28
 8000a8a:	2238      	movs	r2, #56	@ 0x38
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f00d ffcc 	bl	800ea2c <memset>
	QSPI_AutoPollingTypeDef sConfig = { 0 };
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]
 8000aa2:	615a      	str	r2, [r3, #20]
	HAL_StatusTypeDef ret;

	/* Configure automatic polling mode to wait for memory ready ------ */
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000aa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa8:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.Instruction = READ_STATUS_REG_CMD;
 8000aaa:	2305      	movs	r3, #5
 8000aac:	61fb      	str	r3, [r7, #28]
	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.DataMode = QSPI_DATA_1_LINE;
 8000ab6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000aba:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	653b      	str	r3, [r7, #80]	@ 0x50

	sConfig.Match = 0x00;
 8000acc:	2300      	movs	r3, #0
 8000ace:	607b      	str	r3, [r7, #4]
	sConfig.Mask = 0x01;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
	sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	617b      	str	r3, [r7, #20]
	sConfig.StatusBytesSize = 1;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	613b      	str	r3, [r7, #16]
	sConfig.Interval = 0x10;
 8000adc:	2310      	movs	r3, #16
 8000ade:	60fb      	str	r3, [r7, #12]
	sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000ae0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ae4:	61bb      	str	r3, [r7, #24]
	if ((ret = HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 8000ae6:	1d3a      	adds	r2, r7, #4
 8000ae8:	f107 011c 	add.w	r1, r7, #28
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295
 8000af0:	4808      	ldr	r0, [pc, #32]	@ (8000b14 <QSPI_AutoPollingMemReady+0x94>)
 8000af2:	f003 fadc 	bl	80040ae <HAL_QSPI_AutoPolling>
 8000af6:	4603      	mov	r3, r0
 8000af8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8000afc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d002      	beq.n	8000b0a <QSPI_AutoPollingMemReady+0x8a>
			HAL_MAX_DELAY)) != HAL_OK) {
		return ret;
 8000b04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b08:	e000      	b.n	8000b0c <QSPI_AutoPollingMemReady+0x8c>
	}
	return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3758      	adds	r7, #88	@ 0x58
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	24000124 	.word	0x24000124

08000b18 <QSPI_WriteEnable>:

static uint8_t QSPI_WriteEnable(void) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b096      	sub	sp, #88	@ 0x58
 8000b1c:	af00      	add	r7, sp, #0
	QSPI_CommandTypeDef sCommand = { 0 };
 8000b1e:	f107 031c 	add.w	r3, r7, #28
 8000b22:	2238      	movs	r2, #56	@ 0x38
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f00d ff80 	bl	800ea2c <memset>
	QSPI_AutoPollingTypeDef sConfig = { 0 };
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
 8000b36:	60da      	str	r2, [r3, #12]
 8000b38:	611a      	str	r2, [r3, #16]
 8000b3a:	615a      	str	r2, [r3, #20]
	HAL_StatusTypeDef ret;

	/* Enable write operations ------------------------------------------ */
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000b3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b40:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.Instruction = WRITE_ENABLE_CMD;
 8000b42:	2306      	movs	r3, #6
 8000b44:	61fb      	str	r3, [r7, #28]
	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.DataMode = QSPI_DATA_NONE;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	653b      	str	r3, [r7, #80]	@ 0x50

	if ((ret = HAL_QSPI_Command(&hqspi, &sCommand,
 8000b62:	f107 031c 	add.w	r3, r7, #28
 8000b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	481a      	ldr	r0, [pc, #104]	@ (8000bd8 <QSPI_WriteEnable+0xc0>)
 8000b6e:	f003 f911 	bl	8003d94 <HAL_QSPI_Command>
 8000b72:	4603      	mov	r3, r0
 8000b74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8000b78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d002      	beq.n	8000b86 <QSPI_WriteEnable+0x6e>
			HAL_QPSI_TIMEOUT_DEFAULT_VALUE)) != HAL_OK) {
		return ret;
 8000b80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b84:	e024      	b.n	8000bd0 <QSPI_WriteEnable+0xb8>
	}

	/* Configure automatic polling mode to wait for write enabling ---- */
	sConfig.Match = 0x02;
 8000b86:	2302      	movs	r3, #2
 8000b88:	607b      	str	r3, [r7, #4]
	sConfig.Mask = 0x02;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	60bb      	str	r3, [r7, #8]
	sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	617b      	str	r3, [r7, #20]
	sConfig.StatusBytesSize = 1;
 8000b92:	2301      	movs	r3, #1
 8000b94:	613b      	str	r3, [r7, #16]
	sConfig.Interval = 0x10;
 8000b96:	2310      	movs	r3, #16
 8000b98:	60fb      	str	r3, [r7, #12]
	sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000b9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b9e:	61bb      	str	r3, [r7, #24]

	sCommand.Instruction = READ_STATUS_REG_CMD;
 8000ba0:	2305      	movs	r3, #5
 8000ba2:	61fb      	str	r3, [r7, #28]
	sCommand.DataMode = QSPI_DATA_1_LINE;
 8000ba4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ba8:	643b      	str	r3, [r7, #64]	@ 0x40

	if ((ret = HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 8000baa:	1d3a      	adds	r2, r7, #4
 8000bac:	f107 011c 	add.w	r1, r7, #28
 8000bb0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000bb4:	4808      	ldr	r0, [pc, #32]	@ (8000bd8 <QSPI_WriteEnable+0xc0>)
 8000bb6:	f003 fa7a 	bl	80040ae <HAL_QSPI_AutoPolling>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8000bc0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <QSPI_WriteEnable+0xb6>
			HAL_QPSI_TIMEOUT_DEFAULT_VALUE)) != HAL_OK) {
		return ret;
 8000bc8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bcc:	e000      	b.n	8000bd0 <QSPI_WriteEnable+0xb8>
	}
	return HAL_OK;
 8000bce:	2300      	movs	r3, #0
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3758      	adds	r7, #88	@ 0x58
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	24000124 	.word	0x24000124

08000bdc <CSP_QSPI_EraseSector>:
		return ret;
	}
	return HAL_OK;
}

uint8_t CSP_QSPI_EraseSector(uint32_t EraseStartAddress) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b090      	sub	sp, #64	@ 0x40
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

	QSPI_CommandTypeDef sCommand;

	EraseStartAddress = EraseStartAddress- (EraseStartAddress % MEMORY_SECTOR_SIZE);
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c64 <CSP_QSPI_EraseSector+0x88>)
 8000be8:	4013      	ands	r3, r2
 8000bea:	607b      	str	r3, [r7, #4]

	/* Erasing Sequence -------------------------------------------------- */
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000bec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bf0:	623b      	str	r3, [r7, #32]
	sCommand.Instruction = SECTOR_ERASE_CMD;
 8000bf2:	2320      	movs	r3, #32
 8000bf4:	60bb      	str	r3, [r7, #8]
	sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 8000bf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8000bfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c00:	617b      	str	r3, [r7, #20]
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62bb      	str	r3, [r7, #40]	@ 0x28
	sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	63fb      	str	r3, [r7, #60]	@ 0x3c

	sCommand.DataMode = QSPI_DATA_NONE;
 8000c12:	2300      	movs	r3, #0
 8000c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DummyCycles = 0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61fb      	str	r3, [r7, #28]


		sCommand.Address = (EraseStartAddress & 0x0FFFFFFF);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000c20:	60fb      	str	r3, [r7, #12]

		if (QSPI_WriteEnable() != HAL_OK) {
 8000c22:	f7ff ff79 	bl	8000b18 <QSPI_WriteEnable>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <CSP_QSPI_EraseSector+0x54>
			return HAL_ERROR;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	e014      	b.n	8000c5a <CSP_QSPI_EraseSector+0x7e>
		}

		if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8000c30:	f107 0308 	add.w	r3, r7, #8
 8000c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c38:	4619      	mov	r1, r3
 8000c3a:	480b      	ldr	r0, [pc, #44]	@ (8000c68 <CSP_QSPI_EraseSector+0x8c>)
 8000c3c:	f003 f8aa 	bl	8003d94 <HAL_QSPI_Command>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <CSP_QSPI_EraseSector+0x6e>
				!= HAL_OK) {
			return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e007      	b.n	8000c5a <CSP_QSPI_EraseSector+0x7e>
		}


		if (QSPI_AutoPollingMemReady() != HAL_OK) {
 8000c4a:	f7ff ff19 	bl	8000a80 <QSPI_AutoPollingMemReady>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <CSP_QSPI_EraseSector+0x7c>
			return HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e000      	b.n	8000c5a <CSP_QSPI_EraseSector+0x7e>
		}


	return HAL_OK;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3740      	adds	r7, #64	@ 0x40
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	fffff000 	.word	0xfffff000
 8000c68:	24000124 	.word	0x24000124

08000c6c <CSP_QSPI_WriteMemory>:

uint8_t CSP_QSPI_WriteMemory(uint8_t *buffer, uint32_t address,
		uint32_t buffer_size) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b096      	sub	sp, #88	@ 0x58
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]

	QSPI_CommandTypeDef sCommand;
	uint32_t end_addr, current_size, current_addr;

	/* Calculation of the size between the write address and the end of the page */
	current_addr = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	653b      	str	r3, [r7, #80]	@ 0x50

	//
	while (current_addr <= address) {
 8000c7c:	e003      	b.n	8000c86 <CSP_QSPI_WriteMemory+0x1a>
		current_addr += MEMORY_PAGE_SIZE;
 8000c7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000c84:	653b      	str	r3, [r7, #80]	@ 0x50
	while (current_addr <= address) {
 8000c86:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d9f7      	bls.n	8000c7e <CSP_QSPI_WriteMemory+0x12>
	}
	current_size = current_addr - address;
 8000c8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	657b      	str	r3, [r7, #84]	@ 0x54

	/* Check if the size of the data is less than the remaining place in the page */
	if (current_size > buffer_size) {
 8000c96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d901      	bls.n	8000ca2 <CSP_QSPI_WriteMemory+0x36>
		current_size = buffer_size;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	/* Initialize the adress variables */
	current_addr = address;
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	653b      	str	r3, [r7, #80]	@ 0x50
	end_addr = address + buffer_size;
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4413      	add	r3, r2
 8000cac:	64fb      	str	r3, [r7, #76]	@ 0x4c

	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000cae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.Instruction = QUAD_IN_FAST_PROG_CMD;
 8000cb4:	2332      	movs	r3, #50	@ 0x32
 8000cb6:	617b      	str	r3, [r7, #20]
	sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 8000cb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cbc:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8000cbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cc2:	623b      	str	r3, [r7, #32]
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DataMode = QSPI_DATA_4_LINES;
 8000cd4:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.NbData = buffer_size;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address = address;
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	61bb      	str	r3, [r7, #24]
	sCommand.DummyCycles = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Perform the write page by page */
	do {
		sCommand.Address = current_addr;
 8000ce6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ce8:	61bb      	str	r3, [r7, #24]
		sCommand.NbData = current_size;
 8000cea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000cec:	63fb      	str	r3, [r7, #60]	@ 0x3c

		if (current_size == 0) {
 8000cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d101      	bne.n	8000cf8 <CSP_QSPI_WriteMemory+0x8c>
			return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	e03f      	b.n	8000d78 <CSP_QSPI_WriteMemory+0x10c>
		}

		/* Enable write operations */
		if (QSPI_WriteEnable() != HAL_OK) {
 8000cf8:	f7ff ff0e 	bl	8000b18 <QSPI_WriteEnable>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <CSP_QSPI_WriteMemory+0x9a>
			return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e038      	b.n	8000d78 <CSP_QSPI_WriteMemory+0x10c>
		}

		/* Configure the command */
		if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8000d06:	f107 0314 	add.w	r3, r7, #20
 8000d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d0e:	4619      	mov	r1, r3
 8000d10:	481b      	ldr	r0, [pc, #108]	@ (8000d80 <CSP_QSPI_WriteMemory+0x114>)
 8000d12:	f003 f83f 	bl	8003d94 <HAL_QSPI_Command>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <CSP_QSPI_WriteMemory+0xb4>
				!= HAL_OK) {

			return HAL_ERROR;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e02b      	b.n	8000d78 <CSP_QSPI_WriteMemory+0x10c>
		}

		/* Transmission of the data */
		if (HAL_QSPI_Transmit(&hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8000d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d24:	68f9      	ldr	r1, [r7, #12]
 8000d26:	4816      	ldr	r0, [pc, #88]	@ (8000d80 <CSP_QSPI_WriteMemory+0x114>)
 8000d28:	f003 f892 	bl	8003e50 <HAL_QSPI_Transmit>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <CSP_QSPI_WriteMemory+0xca>
				!= HAL_OK) {

			return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e020      	b.n	8000d78 <CSP_QSPI_WriteMemory+0x10c>
		}

		/* Configure automatic polling mode to wait for end of program */
		if (QSPI_AutoPollingMemReady() != HAL_OK) {
 8000d36:	f7ff fea3 	bl	8000a80 <QSPI_AutoPollingMemReady>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <CSP_QSPI_WriteMemory+0xd8>
			return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e019      	b.n	8000d78 <CSP_QSPI_WriteMemory+0x10c>
		}

		/* Update the address and size variables for next page programming */
		current_addr += current_size;
 8000d44:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d48:	4413      	add	r3, r2
 8000d4a:	653b      	str	r3, [r7, #80]	@ 0x50
		buffer += current_size;
 8000d4c:	68fa      	ldr	r2, [r7, #12]
 8000d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000d50:	4413      	add	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]
		current_size =
				((current_addr + MEMORY_PAGE_SIZE) > end_addr) ?
 8000d54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d56:	f503 7380 	add.w	r3, r3, #256	@ 0x100
						(end_addr - current_addr) : MEMORY_PAGE_SIZE;
 8000d5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d203      	bcs.n	8000d68 <CSP_QSPI_WriteMemory+0xfc>
 8000d60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	e001      	b.n	8000d6c <CSP_QSPI_WriteMemory+0x100>
 8000d68:	f44f 7380 	mov.w	r3, #256	@ 0x100
		current_size =
 8000d6c:	657b      	str	r3, [r7, #84]	@ 0x54
	} while (current_addr <= end_addr);
 8000d6e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d9b7      	bls.n	8000ce6 <CSP_QSPI_WriteMemory+0x7a>

	return HAL_OK;
 8000d76:	2300      	movs	r3, #0

}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3758      	adds	r7, #88	@ 0x58
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	24000124 	.word	0x24000124

08000d84 <CSP_QSPI_Read>:
	}

	return HAL_OK;
}

uint8_t CSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b092      	sub	sp, #72	@ 0x48
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
	QSPI_CommandTypeDef s_command;

	/* Initialize the read command */
	s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000d90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d94:	62bb      	str	r3, [r7, #40]	@ 0x28
	s_command.Instruction = QUAD_IN_OUT_FAST_READ_CMD;
 8000d96:	23eb      	movs	r3, #235	@ 0xeb
 8000d98:	613b      	str	r3, [r7, #16]
	s_command.AddressMode = QSPI_ADDRESS_4_LINES;
 8000d9a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	s_command.AddressSize = QSPI_ADDRESS_24_BITS;
 8000da0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000da4:	61fb      	str	r3, [r7, #28]
	s_command.Address = ReadAddr;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	617b      	str	r3, [r7, #20]
	s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	633b      	str	r3, [r7, #48]	@ 0x30
	s_command.DataMode = QSPI_DATA_4_LINES;
 8000dae:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000db2:	637b      	str	r3, [r7, #52]	@ 0x34
	s_command.DummyCycles = 6U;
 8000db4:	2306      	movs	r3, #6
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
	s_command.NbData = Size;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	63bb      	str	r3, [r7, #56]	@ 0x38
	s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	643b      	str	r3, [r7, #64]	@ 0x40
	s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	647b      	str	r3, [r7, #68]	@ 0x44

	/* Configure the command */
	if (HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4816      	ldr	r0, [pc, #88]	@ (8000e2c <CSP_QSPI_Read+0xa8>)
 8000dd4:	f002 ffde 	bl	8003d94 <HAL_QSPI_Command>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <CSP_QSPI_Read+0x5e>
			!= HAL_OK) {
		return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e01f      	b.n	8000e22 <CSP_QSPI_Read+0x9e>
	}

	/* Set S# timing for Read command */
	MODIFY_REG(hqspi.Instance->DCR, QUADSPI_DCR_CSHT,
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <CSP_QSPI_Read+0xa8>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000dec:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <CSP_QSPI_Read+0xa8>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000df4:	605a      	str	r2, [r3, #4]
			QSPI_CS_HIGH_TIME_5_CYCLE);

	/* Reception of the data */
	if (HAL_QSPI_Receive(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8000df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dfa:	68f9      	ldr	r1, [r7, #12]
 8000dfc:	480b      	ldr	r0, [pc, #44]	@ (8000e2c <CSP_QSPI_Read+0xa8>)
 8000dfe:	f003 f8b9 	bl	8003f74 <HAL_QSPI_Receive>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <CSP_QSPI_Read+0x88>
			!= HAL_OK) {
		return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e00a      	b.n	8000e22 <CSP_QSPI_Read+0x9e>
	}

	/* Restore S# timing for nonRead commands */
	MODIFY_REG(hqspi.Instance->DCR, QUADSPI_DCR_CSHT,
 8000e0c:	4b07      	ldr	r3, [pc, #28]	@ (8000e2c <CSP_QSPI_Read+0xa8>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000e16:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <CSP_QSPI_Read+0xa8>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f442 62a0 	orr.w	r2, r2, #1280	@ 0x500
 8000e1e:	605a      	str	r2, [r3, #4]
			QSPI_CS_HIGH_TIME_6_CYCLE);

	return HAL_OK;
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3748      	adds	r7, #72	@ 0x48
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	24000124 	.word	0x24000124

08000e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e36:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <HAL_MspInit+0x30>)
 8000e38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e3c:	4a08      	ldr	r2, [pc, #32]	@ (8000e60 <HAL_MspInit+0x30>)
 8000e3e:	f043 0302 	orr.w	r3, r3, #2
 8000e42:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e46:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <HAL_MspInit+0x30>)
 8000e48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	58024400 	.word	0x58024400

08000e64 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b0bc      	sub	sp, #240	@ 0xf0
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e7c:	f107 0318 	add.w	r3, r7, #24
 8000e80:	22c0      	movs	r2, #192	@ 0xc0
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f00d fdd1 	bl	800ea2c <memset>
  if(hqspi->Instance==QUADSPI)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a55      	ldr	r2, [pc, #340]	@ (8000fe4 <HAL_QSPI_MspInit+0x180>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	f040 80a3 	bne.w	8000fdc <HAL_QSPI_MspInit+0x178>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000e96:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000e9a:	f04f 0300 	mov.w	r3, #0
 8000e9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea6:	f107 0318 	add.w	r3, r7, #24
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f004 fb38 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000eb6:	f7ff fddd 	bl	8000a74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000eba:	4b4b      	ldr	r3, [pc, #300]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000ebc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ec0:	4a49      	ldr	r2, [pc, #292]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000ec2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ec6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000eca:	4b47      	ldr	r3, [pc, #284]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000ecc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ed0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ed8:	4b43      	ldr	r3, [pc, #268]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ede:	4a42      	ldr	r2, [pc, #264]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000ee0:	f043 0310 	orr.w	r3, r3, #16
 8000ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee8:	4b3f      	ldr	r3, [pc, #252]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eee:	f003 0310 	and.w	r3, r3, #16
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efc:	4a3a      	ldr	r2, [pc, #232]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000efe:	f043 0302 	orr.w	r3, r3, #2
 8000f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f06:	4b38      	ldr	r3, [pc, #224]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f14:	4b34      	ldr	r3, [pc, #208]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1a:	4a33      	ldr	r2, [pc, #204]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000f1c:	f043 0308 	orr.w	r3, r3, #8
 8000f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f24:	4b30      	ldr	r3, [pc, #192]	@ (8000fe8 <HAL_QSPI_MspInit+0x184>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2a:	f003 0308 	and.w	r3, r3, #8
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f32:	2304      	movs	r3, #4
 8000f34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000f4a:	2309      	movs	r3, #9
 8000f4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f50:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f54:	4619      	mov	r1, r3
 8000f56:	4825      	ldr	r0, [pc, #148]	@ (8000fec <HAL_QSPI_MspInit+0x188>)
 8000f58:	f001 f9c8 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000f74:	2309      	movs	r3, #9
 8000f76:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f7e:	4619      	mov	r1, r3
 8000f80:	481b      	ldr	r0, [pc, #108]	@ (8000ff0 <HAL_QSPI_MspInit+0x18c>)
 8000f82:	f001 f9b3 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000f86:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000f8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000fa0:	2309      	movs	r3, #9
 8000fa2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fa6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000faa:	4619      	mov	r1, r3
 8000fac:	4811      	ldr	r0, [pc, #68]	@ (8000ff4 <HAL_QSPI_MspInit+0x190>)
 8000fae:	f001 f99d 	bl	80022ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fb2:	2340      	movs	r3, #64	@ 0x40
 8000fb4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000fca:	230a      	movs	r3, #10
 8000fcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4806      	ldr	r0, [pc, #24]	@ (8000ff0 <HAL_QSPI_MspInit+0x18c>)
 8000fd8:	f001 f988 	bl	80022ec <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8000fdc:	bf00      	nop
 8000fde:	37f0      	adds	r7, #240	@ 0xf0
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	52005000 	.word	0x52005000
 8000fe8:	58024400 	.word	0x58024400
 8000fec:	58021000 	.word	0x58021000
 8000ff0:	58020400 	.word	0x58020400
 8000ff4:	58020c00 	.word	0x58020c00

08000ff8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a0e      	ldr	r2, [pc, #56]	@ (8001040 <HAL_TIM_Base_MspInit+0x48>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d116      	bne.n	8001038 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <HAL_TIM_Base_MspInit+0x4c>)
 800100c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001010:	4a0c      	ldr	r2, [pc, #48]	@ (8001044 <HAL_TIM_Base_MspInit+0x4c>)
 8001012:	f043 0320 	orr.w	r3, r3, #32
 8001016:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_TIM_Base_MspInit+0x4c>)
 800101c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001020:	f003 0320 	and.w	r3, r3, #32
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001028:	2200      	movs	r2, #0
 800102a:	2100      	movs	r1, #0
 800102c:	2037      	movs	r0, #55	@ 0x37
 800102e:	f000 fb4c 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001032:	2037      	movs	r0, #55	@ 0x37
 8001034:	f000 fb63 	bl	80016fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40001400 	.word	0x40001400
 8001044:	58024400 	.word	0x58024400

08001048 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b0ba      	sub	sp, #232	@ 0xe8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001060:	f107 0310 	add.w	r3, r7, #16
 8001064:	22c0      	movs	r2, #192	@ 0xc0
 8001066:	2100      	movs	r1, #0
 8001068:	4618      	mov	r0, r3
 800106a:	f00d fcdf 	bl	800ea2c <memset>
  if(huart->Instance==USART1)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a2b      	ldr	r2, [pc, #172]	@ (8001120 <HAL_UART_MspInit+0xd8>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d14e      	bne.n	8001116 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001078:	f04f 0201 	mov.w	r2, #1
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001084:	2300      	movs	r3, #0
 8001086:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800108a:	f107 0310 	add.w	r3, r7, #16
 800108e:	4618      	mov	r0, r3
 8001090:	f004 fa46 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800109a:	f7ff fceb 	bl	8000a74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800109e:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <HAL_UART_MspInit+0xdc>)
 80010a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001124 <HAL_UART_MspInit+0xdc>)
 80010a6:	f043 0310 	orr.w	r3, r3, #16
 80010aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80010ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <HAL_UART_MspInit+0xdc>)
 80010b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010b4:	f003 0310 	and.w	r3, r3, #16
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <HAL_UART_MspInit+0xdc>)
 80010be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c2:	4a18      	ldr	r2, [pc, #96]	@ (8001124 <HAL_UART_MspInit+0xdc>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010cc:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <HAL_UART_MspInit+0xdc>)
 80010ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010da:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010f4:	2307      	movs	r3, #7
 80010f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010fe:	4619      	mov	r1, r3
 8001100:	4809      	ldr	r0, [pc, #36]	@ (8001128 <HAL_UART_MspInit+0xe0>)
 8001102:	f001 f8f3 	bl	80022ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	2100      	movs	r1, #0
 800110a:	2025      	movs	r0, #37	@ 0x25
 800110c:	f000 fadd 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001110:	2025      	movs	r0, #37	@ 0x25
 8001112:	f000 faf4 	bl	80016fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001116:	bf00      	nop
 8001118:	37e8      	adds	r7, #232	@ 0xe8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40011000 	.word	0x40011000
 8001124:	58024400 	.word	0x58024400
 8001128:	58020000 	.word	0x58020000

0800112c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <NMI_Handler+0x4>

08001134 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <HardFault_Handler+0x4>

0800113c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <MemManage_Handler+0x4>

08001144 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <BusFault_Handler+0x4>

0800114c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <UsageFault_Handler+0x4>

08001154 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001182:	f000 f977 	bl	8001474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001190:	4802      	ldr	r0, [pc, #8]	@ (800119c <USART1_IRQHandler+0x10>)
 8001192:	f006 fb1d 	bl	80077d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	240001bc 	.word	0x240001bc

080011a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80011a4:	4802      	ldr	r0, [pc, #8]	@ (80011b0 <TIM7_IRQHandler+0x10>)
 80011a6:	f006 f83e 	bl	8007226 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	24000170 	.word	0x24000170

080011b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80011b8:	4802      	ldr	r0, [pc, #8]	@ (80011c4 <OTG_FS_IRQHandler+0x10>)
 80011ba:	f001 fba1 	bl	8002900 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	24023734 	.word	0x24023734

080011c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011cc:	4b43      	ldr	r3, [pc, #268]	@ (80012dc <SystemInit+0x114>)
 80011ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011d2:	4a42      	ldr	r2, [pc, #264]	@ (80012dc <SystemInit+0x114>)
 80011d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011dc:	4b40      	ldr	r3, [pc, #256]	@ (80012e0 <SystemInit+0x118>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 030f 	and.w	r3, r3, #15
 80011e4:	2b06      	cmp	r3, #6
 80011e6:	d807      	bhi.n	80011f8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011e8:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <SystemInit+0x118>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f023 030f 	bic.w	r3, r3, #15
 80011f0:	4a3b      	ldr	r2, [pc, #236]	@ (80012e0 <SystemInit+0x118>)
 80011f2:	f043 0307 	orr.w	r3, r3, #7
 80011f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011f8:	4b3a      	ldr	r3, [pc, #232]	@ (80012e4 <SystemInit+0x11c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a39      	ldr	r2, [pc, #228]	@ (80012e4 <SystemInit+0x11c>)
 80011fe:	f043 0301 	orr.w	r3, r3, #1
 8001202:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001204:	4b37      	ldr	r3, [pc, #220]	@ (80012e4 <SystemInit+0x11c>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800120a:	4b36      	ldr	r3, [pc, #216]	@ (80012e4 <SystemInit+0x11c>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	4935      	ldr	r1, [pc, #212]	@ (80012e4 <SystemInit+0x11c>)
 8001210:	4b35      	ldr	r3, [pc, #212]	@ (80012e8 <SystemInit+0x120>)
 8001212:	4013      	ands	r3, r2
 8001214:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001216:	4b32      	ldr	r3, [pc, #200]	@ (80012e0 <SystemInit+0x118>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0308 	and.w	r3, r3, #8
 800121e:	2b00      	cmp	r3, #0
 8001220:	d007      	beq.n	8001232 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001222:	4b2f      	ldr	r3, [pc, #188]	@ (80012e0 <SystemInit+0x118>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f023 030f 	bic.w	r3, r3, #15
 800122a:	4a2d      	ldr	r2, [pc, #180]	@ (80012e0 <SystemInit+0x118>)
 800122c:	f043 0307 	orr.w	r3, r3, #7
 8001230:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001232:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <SystemInit+0x11c>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001238:	4b2a      	ldr	r3, [pc, #168]	@ (80012e4 <SystemInit+0x11c>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800123e:	4b29      	ldr	r3, [pc, #164]	@ (80012e4 <SystemInit+0x11c>)
 8001240:	2200      	movs	r2, #0
 8001242:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001244:	4b27      	ldr	r3, [pc, #156]	@ (80012e4 <SystemInit+0x11c>)
 8001246:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <SystemInit+0x124>)
 8001248:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800124a:	4b26      	ldr	r3, [pc, #152]	@ (80012e4 <SystemInit+0x11c>)
 800124c:	4a28      	ldr	r2, [pc, #160]	@ (80012f0 <SystemInit+0x128>)
 800124e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001250:	4b24      	ldr	r3, [pc, #144]	@ (80012e4 <SystemInit+0x11c>)
 8001252:	4a28      	ldr	r2, [pc, #160]	@ (80012f4 <SystemInit+0x12c>)
 8001254:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001256:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <SystemInit+0x11c>)
 8001258:	2200      	movs	r2, #0
 800125a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800125c:	4b21      	ldr	r3, [pc, #132]	@ (80012e4 <SystemInit+0x11c>)
 800125e:	4a25      	ldr	r2, [pc, #148]	@ (80012f4 <SystemInit+0x12c>)
 8001260:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001262:	4b20      	ldr	r3, [pc, #128]	@ (80012e4 <SystemInit+0x11c>)
 8001264:	2200      	movs	r2, #0
 8001266:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001268:	4b1e      	ldr	r3, [pc, #120]	@ (80012e4 <SystemInit+0x11c>)
 800126a:	4a22      	ldr	r2, [pc, #136]	@ (80012f4 <SystemInit+0x12c>)
 800126c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <SystemInit+0x11c>)
 8001270:	2200      	movs	r2, #0
 8001272:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001274:	4b1b      	ldr	r3, [pc, #108]	@ (80012e4 <SystemInit+0x11c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a1a      	ldr	r2, [pc, #104]	@ (80012e4 <SystemInit+0x11c>)
 800127a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800127e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001280:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <SystemInit+0x11c>)
 8001282:	2200      	movs	r2, #0
 8001284:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001286:	4b1c      	ldr	r3, [pc, #112]	@ (80012f8 <SystemInit+0x130>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4b1c      	ldr	r3, [pc, #112]	@ (80012fc <SystemInit+0x134>)
 800128c:	4013      	ands	r3, r2
 800128e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001292:	d202      	bcs.n	800129a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001294:	4b1a      	ldr	r3, [pc, #104]	@ (8001300 <SystemInit+0x138>)
 8001296:	2201      	movs	r2, #1
 8001298:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800129a:	4b12      	ldr	r3, [pc, #72]	@ (80012e4 <SystemInit+0x11c>)
 800129c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d113      	bne.n	80012d0 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012a8:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <SystemInit+0x11c>)
 80012aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012ae:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <SystemInit+0x11c>)
 80012b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <SystemInit+0x13c>)
 80012ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80012be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <SystemInit+0x11c>)
 80012c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012c6:	4a07      	ldr	r2, [pc, #28]	@ (80012e4 <SystemInit+0x11c>)
 80012c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	e000ed00 	.word	0xe000ed00
 80012e0:	52002000 	.word	0x52002000
 80012e4:	58024400 	.word	0x58024400
 80012e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80012ec:	02020200 	.word	0x02020200
 80012f0:	01ff0000 	.word	0x01ff0000
 80012f4:	01010280 	.word	0x01010280
 80012f8:	5c001000 	.word	0x5c001000
 80012fc:	ffff0000 	.word	0xffff0000
 8001300:	51008108 	.word	0x51008108
 8001304:	52004000 	.word	0x52004000

08001308 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <ExitRun0Mode+0x2c>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	4a08      	ldr	r2, [pc, #32]	@ (8001334 <ExitRun0Mode+0x2c>)
 8001312:	f043 0302 	orr.w	r3, r3, #2
 8001316:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001318:	bf00      	nop
 800131a:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <ExitRun0Mode+0x2c>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0f9      	beq.n	800131a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001326:	bf00      	nop
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	58024800 	.word	0x58024800

08001338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001338:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001374 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800133c:	f7ff ffe4 	bl	8001308 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001340:	f7ff ff42 	bl	80011c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001344:	480c      	ldr	r0, [pc, #48]	@ (8001378 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001346:	490d      	ldr	r1, [pc, #52]	@ (800137c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001348:	4a0d      	ldr	r2, [pc, #52]	@ (8001380 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800134a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800134c:	e002      	b.n	8001354 <LoopCopyDataInit>

0800134e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001352:	3304      	adds	r3, #4

08001354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001358:	d3f9      	bcc.n	800134e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135a:	4a0a      	ldr	r2, [pc, #40]	@ (8001384 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800135c:	4c0a      	ldr	r4, [pc, #40]	@ (8001388 <LoopFillZerobss+0x22>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001360:	e001      	b.n	8001366 <LoopFillZerobss>

08001362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001364:	3204      	adds	r2, #4

08001366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001368:	d3fb      	bcc.n	8001362 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136a:	f00d fb67 	bl	800ea3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800136e:	f7ff f949 	bl	8000604 <main>
  bx  lr
 8001372:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001374:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001378:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800137c:	24000100 	.word	0x24000100
  ldr r2, =_sidata
 8001380:	0800eb68 	.word	0x0800eb68
  ldr r2, =_sbss
 8001384:	24000100 	.word	0x24000100
  ldr r4, =_ebss
 8001388:	24024c90 	.word	0x24024c90

0800138c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800138c:	e7fe      	b.n	800138c <ADC3_IRQHandler>
	...

08001390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001396:	2003      	movs	r0, #3
 8001398:	f000 f98c 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800139c:	f003 feea 	bl	8005174 <HAL_RCC_GetSysClockFreq>
 80013a0:	4602      	mov	r2, r0
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <HAL_Init+0x68>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	0a1b      	lsrs	r3, r3, #8
 80013a8:	f003 030f 	and.w	r3, r3, #15
 80013ac:	4913      	ldr	r1, [pc, #76]	@ (80013fc <HAL_Init+0x6c>)
 80013ae:	5ccb      	ldrb	r3, [r1, r3]
 80013b0:	f003 031f 	and.w	r3, r3, #31
 80013b4:	fa22 f303 	lsr.w	r3, r2, r3
 80013b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013ba:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <HAL_Init+0x68>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	4a0e      	ldr	r2, [pc, #56]	@ (80013fc <HAL_Init+0x6c>)
 80013c4:	5cd3      	ldrb	r3, [r2, r3]
 80013c6:	f003 031f 	and.w	r3, r3, #31
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	fa22 f303 	lsr.w	r3, r2, r3
 80013d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001400 <HAL_Init+0x70>)
 80013d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001404 <HAL_Init+0x74>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013da:	200f      	movs	r0, #15
 80013dc:	f000 f814 	bl	8001408 <HAL_InitTick>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e002      	b.n	80013f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013ea:	f7ff fd21 	bl	8000e30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	58024400 	.word	0x58024400
 80013fc:	0800eafc 	.word	0x0800eafc
 8001400:	24000004 	.word	0x24000004
 8001404:	24000000 	.word	0x24000000

08001408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001410:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <HAL_InitTick+0x60>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e021      	b.n	8001460 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800141c:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_InitTick+0x64>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <HAL_InitTick+0x60>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142a:	fbb3 f3f1 	udiv	r3, r3, r1
 800142e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001432:	4618      	mov	r0, r3
 8001434:	f000 f971 	bl	800171a <HAL_SYSTICK_Config>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e00e      	b.n	8001460 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d80a      	bhi.n	800145e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001448:	2200      	movs	r2, #0
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	f04f 30ff 	mov.w	r0, #4294967295
 8001450:	f000 f93b 	bl	80016ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001454:	4a06      	ldr	r2, [pc, #24]	@ (8001470 <HAL_InitTick+0x68>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145a:	2300      	movs	r3, #0
 800145c:	e000      	b.n	8001460 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	2400000c 	.word	0x2400000c
 800146c:	24000000 	.word	0x24000000
 8001470:	24000008 	.word	0x24000008

08001474 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_IncTick+0x20>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_IncTick+0x24>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4413      	add	r3, r2
 8001484:	4a04      	ldr	r2, [pc, #16]	@ (8001498 <HAL_IncTick+0x24>)
 8001486:	6013      	str	r3, [r2, #0]
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2400000c 	.word	0x2400000c
 8001498:	24000250 	.word	0x24000250

0800149c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  return uwTick;
 80014a0:	4b03      	ldr	r3, [pc, #12]	@ (80014b0 <HAL_GetTick+0x14>)
 80014a2:	681b      	ldr	r3, [r3, #0]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	24000250 	.word	0x24000250

080014b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014bc:	f7ff ffee 	bl	800149c <HAL_GetTick>
 80014c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014cc:	d005      	beq.n	80014da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ce:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <HAL_Delay+0x44>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4413      	add	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014da:	bf00      	nop
 80014dc:	f7ff ffde 	bl	800149c <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d8f7      	bhi.n	80014dc <HAL_Delay+0x28>
  {
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	2400000c 	.word	0x2400000c

080014fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <HAL_GetREVID+0x14>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	0c1b      	lsrs	r3, r3, #16
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	5c001000 	.word	0x5c001000

08001514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001524:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <__NVIC_SetPriorityGrouping+0x40>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001530:	4013      	ands	r3, r2
 8001532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	4313      	orrs	r3, r2
 8001540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001542:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <__NVIC_SetPriorityGrouping+0x40>)
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	60d3      	str	r3, [r2, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000ed00 	.word	0xe000ed00
 8001558:	05fa0000 	.word	0x05fa0000

0800155c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001560:	4b04      	ldr	r3, [pc, #16]	@ (8001574 <__NVIC_GetPriorityGrouping+0x18>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	f003 0307 	and.w	r3, r3, #7
}
 800156a:	4618      	mov	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001582:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001586:	2b00      	cmp	r3, #0
 8001588:	db0b      	blt.n	80015a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	f003 021f 	and.w	r2, r3, #31
 8001590:	4907      	ldr	r1, [pc, #28]	@ (80015b0 <__NVIC_EnableIRQ+0x38>)
 8001592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	2001      	movs	r0, #1
 800159a:	fa00 f202 	lsl.w	r2, r0, r2
 800159e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db0a      	blt.n	80015de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	490c      	ldr	r1, [pc, #48]	@ (8001600 <__NVIC_SetPriority+0x4c>)
 80015ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015dc:	e00a      	b.n	80015f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4908      	ldr	r1, [pc, #32]	@ (8001604 <__NVIC_SetPriority+0x50>)
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	3b04      	subs	r3, #4
 80015ec:	0112      	lsls	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	440b      	add	r3, r1
 80015f2:	761a      	strb	r2, [r3, #24]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000e100 	.word	0xe000e100
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001608:	b480      	push	{r7}
 800160a:	b089      	sub	sp, #36	@ 0x24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2b04      	cmp	r3, #4
 8001624:	bf28      	it	cs
 8001626:	2304      	movcs	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3304      	adds	r3, #4
 800162e:	2b06      	cmp	r3, #6
 8001630:	d902      	bls.n	8001638 <NVIC_EncodePriority+0x30>
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3b03      	subs	r3, #3
 8001636:	e000      	b.n	800163a <NVIC_EncodePriority+0x32>
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 32ff 	mov.w	r2, #4294967295
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	401a      	ands	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001650:	f04f 31ff 	mov.w	r1, #4294967295
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43d9      	mvns	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	4313      	orrs	r3, r2
         );
}
 8001662:	4618      	mov	r0, r3
 8001664:	3724      	adds	r7, #36	@ 0x24
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001680:	d301      	bcc.n	8001686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2301      	movs	r3, #1
 8001684:	e00f      	b.n	80016a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <SysTick_Config+0x40>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168e:	210f      	movs	r1, #15
 8001690:	f04f 30ff 	mov.w	r0, #4294967295
 8001694:	f7ff ff8e 	bl	80015b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <SysTick_Config+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <SysTick_Config+0x40>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff ff29 	bl	8001514 <__NVIC_SetPriorityGrouping>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	4603      	mov	r3, r0
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016d8:	f7ff ff40 	bl	800155c <__NVIC_GetPriorityGrouping>
 80016dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	6978      	ldr	r0, [r7, #20]
 80016e4:	f7ff ff90 	bl	8001608 <NVIC_EncodePriority>
 80016e8:	4602      	mov	r2, r0
 80016ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ee:	4611      	mov	r1, r2
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ff5f 	bl	80015b4 <__NVIC_SetPriority>
}
 80016f6:	bf00      	nop
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001708:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff33 	bl	8001578 <__NVIC_EnableIRQ>
}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff ffa4 	bl	8001670 <SysTick_Config>
 8001728:	4603      	mov	r3, r0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001738:	f3bf 8f5f 	dmb	sy
}
 800173c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <HAL_MPU_Disable+0x28>)
 8001740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001742:	4a06      	ldr	r2, [pc, #24]	@ (800175c <HAL_MPU_Disable+0x28>)
 8001744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001748:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_MPU_Disable+0x2c>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00
 8001760:	e000ed90 	.word	0xe000ed90

08001764 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800176c:	4a0b      	ldr	r2, [pc, #44]	@ (800179c <HAL_MPU_Enable+0x38>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001776:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <HAL_MPU_Enable+0x3c>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	4a09      	ldr	r2, [pc, #36]	@ (80017a0 <HAL_MPU_Enable+0x3c>)
 800177c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001780:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001782:	f3bf 8f4f 	dsb	sy
}
 8001786:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001788:	f3bf 8f6f 	isb	sy
}
 800178c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed90 	.word	0xe000ed90
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	785a      	ldrb	r2, [r3, #1]
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017b2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	4a19      	ldr	r2, [pc, #100]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017c0:	4a17      	ldr	r2, [pc, #92]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7b1b      	ldrb	r3, [r3, #12]
 80017cc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7adb      	ldrb	r3, [r3, #11]
 80017d2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7a9b      	ldrb	r3, [r3, #10]
 80017da:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	7b5b      	ldrb	r3, [r3, #13]
 80017e2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	7b9b      	ldrb	r3, [r3, #14]
 80017ea:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	7bdb      	ldrb	r3, [r3, #15]
 80017f2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	7a5b      	ldrb	r3, [r3, #9]
 80017fa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7a1b      	ldrb	r3, [r3, #8]
 8001802:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001804:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800180c:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800180e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001810:	6113      	str	r3, [r2, #16]
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000ed90 	.word	0xe000ed90

08001824 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800182c:	f7ff fe36 	bl	800149c <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e2dc      	b.n	8001df6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d008      	beq.n	800185a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2280      	movs	r2, #128	@ 0x80
 800184c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e2cd      	b.n	8001df6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a76      	ldr	r2, [pc, #472]	@ (8001a38 <HAL_DMA_Abort+0x214>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d04a      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a74      	ldr	r2, [pc, #464]	@ (8001a3c <HAL_DMA_Abort+0x218>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d045      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a73      	ldr	r2, [pc, #460]	@ (8001a40 <HAL_DMA_Abort+0x21c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d040      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a71      	ldr	r2, [pc, #452]	@ (8001a44 <HAL_DMA_Abort+0x220>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d03b      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a70      	ldr	r2, [pc, #448]	@ (8001a48 <HAL_DMA_Abort+0x224>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d036      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a6e      	ldr	r2, [pc, #440]	@ (8001a4c <HAL_DMA_Abort+0x228>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d031      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a50 <HAL_DMA_Abort+0x22c>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d02c      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a6b      	ldr	r2, [pc, #428]	@ (8001a54 <HAL_DMA_Abort+0x230>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d027      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a6a      	ldr	r2, [pc, #424]	@ (8001a58 <HAL_DMA_Abort+0x234>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d022      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a68      	ldr	r2, [pc, #416]	@ (8001a5c <HAL_DMA_Abort+0x238>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d01d      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a67      	ldr	r2, [pc, #412]	@ (8001a60 <HAL_DMA_Abort+0x23c>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d018      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a65      	ldr	r2, [pc, #404]	@ (8001a64 <HAL_DMA_Abort+0x240>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d013      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a64      	ldr	r2, [pc, #400]	@ (8001a68 <HAL_DMA_Abort+0x244>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d00e      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a62      	ldr	r2, [pc, #392]	@ (8001a6c <HAL_DMA_Abort+0x248>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d009      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a61      	ldr	r2, [pc, #388]	@ (8001a70 <HAL_DMA_Abort+0x24c>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d004      	beq.n	80018fa <HAL_DMA_Abort+0xd6>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a74 <HAL_DMA_Abort+0x250>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d101      	bne.n	80018fe <HAL_DMA_Abort+0xda>
 80018fa:	2301      	movs	r3, #1
 80018fc:	e000      	b.n	8001900 <HAL_DMA_Abort+0xdc>
 80018fe:	2300      	movs	r3, #0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d013      	beq.n	800192c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f022 021e 	bic.w	r2, r2, #30
 8001912:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001922:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	e00a      	b.n	8001942 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f022 020e 	bic.w	r2, r2, #14
 800193a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a3c      	ldr	r2, [pc, #240]	@ (8001a38 <HAL_DMA_Abort+0x214>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d072      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a3a      	ldr	r2, [pc, #232]	@ (8001a3c <HAL_DMA_Abort+0x218>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d06d      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a39      	ldr	r2, [pc, #228]	@ (8001a40 <HAL_DMA_Abort+0x21c>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d068      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a37      	ldr	r2, [pc, #220]	@ (8001a44 <HAL_DMA_Abort+0x220>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d063      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a36      	ldr	r2, [pc, #216]	@ (8001a48 <HAL_DMA_Abort+0x224>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d05e      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a34      	ldr	r2, [pc, #208]	@ (8001a4c <HAL_DMA_Abort+0x228>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d059      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a33      	ldr	r2, [pc, #204]	@ (8001a50 <HAL_DMA_Abort+0x22c>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d054      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a31      	ldr	r2, [pc, #196]	@ (8001a54 <HAL_DMA_Abort+0x230>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d04f      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a30      	ldr	r2, [pc, #192]	@ (8001a58 <HAL_DMA_Abort+0x234>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d04a      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a2e      	ldr	r2, [pc, #184]	@ (8001a5c <HAL_DMA_Abort+0x238>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d045      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001a60 <HAL_DMA_Abort+0x23c>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d040      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001a64 <HAL_DMA_Abort+0x240>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d03b      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a2a      	ldr	r2, [pc, #168]	@ (8001a68 <HAL_DMA_Abort+0x244>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d036      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a28      	ldr	r2, [pc, #160]	@ (8001a6c <HAL_DMA_Abort+0x248>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d031      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a27      	ldr	r2, [pc, #156]	@ (8001a70 <HAL_DMA_Abort+0x24c>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d02c      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a25      	ldr	r2, [pc, #148]	@ (8001a74 <HAL_DMA_Abort+0x250>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d027      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a24      	ldr	r2, [pc, #144]	@ (8001a78 <HAL_DMA_Abort+0x254>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d022      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a22      	ldr	r2, [pc, #136]	@ (8001a7c <HAL_DMA_Abort+0x258>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d01d      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a21      	ldr	r2, [pc, #132]	@ (8001a80 <HAL_DMA_Abort+0x25c>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d018      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a1f      	ldr	r2, [pc, #124]	@ (8001a84 <HAL_DMA_Abort+0x260>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d013      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a88 <HAL_DMA_Abort+0x264>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d00e      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1c      	ldr	r2, [pc, #112]	@ (8001a8c <HAL_DMA_Abort+0x268>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d009      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a1b      	ldr	r2, [pc, #108]	@ (8001a90 <HAL_DMA_Abort+0x26c>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d004      	beq.n	8001a32 <HAL_DMA_Abort+0x20e>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a19      	ldr	r2, [pc, #100]	@ (8001a94 <HAL_DMA_Abort+0x270>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d132      	bne.n	8001a98 <HAL_DMA_Abort+0x274>
 8001a32:	2301      	movs	r3, #1
 8001a34:	e031      	b.n	8001a9a <HAL_DMA_Abort+0x276>
 8001a36:	bf00      	nop
 8001a38:	40020010 	.word	0x40020010
 8001a3c:	40020028 	.word	0x40020028
 8001a40:	40020040 	.word	0x40020040
 8001a44:	40020058 	.word	0x40020058
 8001a48:	40020070 	.word	0x40020070
 8001a4c:	40020088 	.word	0x40020088
 8001a50:	400200a0 	.word	0x400200a0
 8001a54:	400200b8 	.word	0x400200b8
 8001a58:	40020410 	.word	0x40020410
 8001a5c:	40020428 	.word	0x40020428
 8001a60:	40020440 	.word	0x40020440
 8001a64:	40020458 	.word	0x40020458
 8001a68:	40020470 	.word	0x40020470
 8001a6c:	40020488 	.word	0x40020488
 8001a70:	400204a0 	.word	0x400204a0
 8001a74:	400204b8 	.word	0x400204b8
 8001a78:	58025408 	.word	0x58025408
 8001a7c:	5802541c 	.word	0x5802541c
 8001a80:	58025430 	.word	0x58025430
 8001a84:	58025444 	.word	0x58025444
 8001a88:	58025458 	.word	0x58025458
 8001a8c:	5802546c 	.word	0x5802546c
 8001a90:	58025480 	.word	0x58025480
 8001a94:	58025494 	.word	0x58025494
 8001a98:	2300      	movs	r3, #0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d007      	beq.n	8001aae <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001aac:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a6d      	ldr	r2, [pc, #436]	@ (8001c68 <HAL_DMA_Abort+0x444>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d04a      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a6b      	ldr	r2, [pc, #428]	@ (8001c6c <HAL_DMA_Abort+0x448>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d045      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a6a      	ldr	r2, [pc, #424]	@ (8001c70 <HAL_DMA_Abort+0x44c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d040      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a68      	ldr	r2, [pc, #416]	@ (8001c74 <HAL_DMA_Abort+0x450>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d03b      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a67      	ldr	r2, [pc, #412]	@ (8001c78 <HAL_DMA_Abort+0x454>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d036      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a65      	ldr	r2, [pc, #404]	@ (8001c7c <HAL_DMA_Abort+0x458>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d031      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a64      	ldr	r2, [pc, #400]	@ (8001c80 <HAL_DMA_Abort+0x45c>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d02c      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a62      	ldr	r2, [pc, #392]	@ (8001c84 <HAL_DMA_Abort+0x460>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d027      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a61      	ldr	r2, [pc, #388]	@ (8001c88 <HAL_DMA_Abort+0x464>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d022      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a5f      	ldr	r2, [pc, #380]	@ (8001c8c <HAL_DMA_Abort+0x468>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d01d      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a5e      	ldr	r2, [pc, #376]	@ (8001c90 <HAL_DMA_Abort+0x46c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d018      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a5c      	ldr	r2, [pc, #368]	@ (8001c94 <HAL_DMA_Abort+0x470>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d013      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a5b      	ldr	r2, [pc, #364]	@ (8001c98 <HAL_DMA_Abort+0x474>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d00e      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a59      	ldr	r2, [pc, #356]	@ (8001c9c <HAL_DMA_Abort+0x478>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d009      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a58      	ldr	r2, [pc, #352]	@ (8001ca0 <HAL_DMA_Abort+0x47c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d004      	beq.n	8001b4e <HAL_DMA_Abort+0x32a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a56      	ldr	r2, [pc, #344]	@ (8001ca4 <HAL_DMA_Abort+0x480>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d108      	bne.n	8001b60 <HAL_DMA_Abort+0x33c>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0201 	bic.w	r2, r2, #1
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	e007      	b.n	8001b70 <HAL_DMA_Abort+0x34c>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 0201 	bic.w	r2, r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001b70:	e013      	b.n	8001b9a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b72:	f7ff fc93 	bl	800149c <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b05      	cmp	r3, #5
 8001b7e:	d90c      	bls.n	8001b9a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2220      	movs	r2, #32
 8001b84:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2203      	movs	r2, #3
 8001b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e12d      	b.n	8001df6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1e5      	bne.n	8001b72 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a2f      	ldr	r2, [pc, #188]	@ (8001c68 <HAL_DMA_Abort+0x444>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d04a      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8001c6c <HAL_DMA_Abort+0x448>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d045      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a2c      	ldr	r2, [pc, #176]	@ (8001c70 <HAL_DMA_Abort+0x44c>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d040      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a2a      	ldr	r2, [pc, #168]	@ (8001c74 <HAL_DMA_Abort+0x450>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d03b      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a29      	ldr	r2, [pc, #164]	@ (8001c78 <HAL_DMA_Abort+0x454>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d036      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a27      	ldr	r2, [pc, #156]	@ (8001c7c <HAL_DMA_Abort+0x458>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d031      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a26      	ldr	r2, [pc, #152]	@ (8001c80 <HAL_DMA_Abort+0x45c>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d02c      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a24      	ldr	r2, [pc, #144]	@ (8001c84 <HAL_DMA_Abort+0x460>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d027      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a23      	ldr	r2, [pc, #140]	@ (8001c88 <HAL_DMA_Abort+0x464>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d022      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a21      	ldr	r2, [pc, #132]	@ (8001c8c <HAL_DMA_Abort+0x468>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d01d      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a20      	ldr	r2, [pc, #128]	@ (8001c90 <HAL_DMA_Abort+0x46c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d018      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a1e      	ldr	r2, [pc, #120]	@ (8001c94 <HAL_DMA_Abort+0x470>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d013      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a1d      	ldr	r2, [pc, #116]	@ (8001c98 <HAL_DMA_Abort+0x474>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d00e      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001c9c <HAL_DMA_Abort+0x478>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d009      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a1a      	ldr	r2, [pc, #104]	@ (8001ca0 <HAL_DMA_Abort+0x47c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d004      	beq.n	8001c46 <HAL_DMA_Abort+0x422>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a18      	ldr	r2, [pc, #96]	@ (8001ca4 <HAL_DMA_Abort+0x480>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <HAL_DMA_Abort+0x426>
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <HAL_DMA_Abort+0x428>
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d02b      	beq.n	8001ca8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c54:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	223f      	movs	r2, #63	@ 0x3f
 8001c60:	409a      	lsls	r2, r3
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	e02a      	b.n	8001cbe <HAL_DMA_Abort+0x49a>
 8001c68:	40020010 	.word	0x40020010
 8001c6c:	40020028 	.word	0x40020028
 8001c70:	40020040 	.word	0x40020040
 8001c74:	40020058 	.word	0x40020058
 8001c78:	40020070 	.word	0x40020070
 8001c7c:	40020088 	.word	0x40020088
 8001c80:	400200a0 	.word	0x400200a0
 8001c84:	400200b8 	.word	0x400200b8
 8001c88:	40020410 	.word	0x40020410
 8001c8c:	40020428 	.word	0x40020428
 8001c90:	40020440 	.word	0x40020440
 8001c94:	40020458 	.word	0x40020458
 8001c98:	40020470 	.word	0x40020470
 8001c9c:	40020488 	.word	0x40020488
 8001ca0:	400204a0 	.word	0x400204a0
 8001ca4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cac:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cb2:	f003 031f 	and.w	r3, r3, #31
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a4f      	ldr	r2, [pc, #316]	@ (8001e00 <HAL_DMA_Abort+0x5dc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d072      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4d      	ldr	r2, [pc, #308]	@ (8001e04 <HAL_DMA_Abort+0x5e0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d06d      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a4c      	ldr	r2, [pc, #304]	@ (8001e08 <HAL_DMA_Abort+0x5e4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d068      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a4a      	ldr	r2, [pc, #296]	@ (8001e0c <HAL_DMA_Abort+0x5e8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d063      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a49      	ldr	r2, [pc, #292]	@ (8001e10 <HAL_DMA_Abort+0x5ec>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d05e      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a47      	ldr	r2, [pc, #284]	@ (8001e14 <HAL_DMA_Abort+0x5f0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d059      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a46      	ldr	r2, [pc, #280]	@ (8001e18 <HAL_DMA_Abort+0x5f4>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d054      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a44      	ldr	r2, [pc, #272]	@ (8001e1c <HAL_DMA_Abort+0x5f8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04f      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a43      	ldr	r2, [pc, #268]	@ (8001e20 <HAL_DMA_Abort+0x5fc>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d04a      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a41      	ldr	r2, [pc, #260]	@ (8001e24 <HAL_DMA_Abort+0x600>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d045      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a40      	ldr	r2, [pc, #256]	@ (8001e28 <HAL_DMA_Abort+0x604>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d040      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a3e      	ldr	r2, [pc, #248]	@ (8001e2c <HAL_DMA_Abort+0x608>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d03b      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a3d      	ldr	r2, [pc, #244]	@ (8001e30 <HAL_DMA_Abort+0x60c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d036      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a3b      	ldr	r2, [pc, #236]	@ (8001e34 <HAL_DMA_Abort+0x610>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d031      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a3a      	ldr	r2, [pc, #232]	@ (8001e38 <HAL_DMA_Abort+0x614>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d02c      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a38      	ldr	r2, [pc, #224]	@ (8001e3c <HAL_DMA_Abort+0x618>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d027      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a37      	ldr	r2, [pc, #220]	@ (8001e40 <HAL_DMA_Abort+0x61c>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d022      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a35      	ldr	r2, [pc, #212]	@ (8001e44 <HAL_DMA_Abort+0x620>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d01d      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a34      	ldr	r2, [pc, #208]	@ (8001e48 <HAL_DMA_Abort+0x624>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d018      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a32      	ldr	r2, [pc, #200]	@ (8001e4c <HAL_DMA_Abort+0x628>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d013      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a31      	ldr	r2, [pc, #196]	@ (8001e50 <HAL_DMA_Abort+0x62c>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00e      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a2f      	ldr	r2, [pc, #188]	@ (8001e54 <HAL_DMA_Abort+0x630>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d009      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a2e      	ldr	r2, [pc, #184]	@ (8001e58 <HAL_DMA_Abort+0x634>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d004      	beq.n	8001dae <HAL_DMA_Abort+0x58a>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a2c      	ldr	r2, [pc, #176]	@ (8001e5c <HAL_DMA_Abort+0x638>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d101      	bne.n	8001db2 <HAL_DMA_Abort+0x58e>
 8001dae:	2301      	movs	r3, #1
 8001db0:	e000      	b.n	8001db4 <HAL_DMA_Abort+0x590>
 8001db2:	2300      	movs	r3, #0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d015      	beq.n	8001de4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001dc0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00c      	beq.n	8001de4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001dd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dd8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001de2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40020010 	.word	0x40020010
 8001e04:	40020028 	.word	0x40020028
 8001e08:	40020040 	.word	0x40020040
 8001e0c:	40020058 	.word	0x40020058
 8001e10:	40020070 	.word	0x40020070
 8001e14:	40020088 	.word	0x40020088
 8001e18:	400200a0 	.word	0x400200a0
 8001e1c:	400200b8 	.word	0x400200b8
 8001e20:	40020410 	.word	0x40020410
 8001e24:	40020428 	.word	0x40020428
 8001e28:	40020440 	.word	0x40020440
 8001e2c:	40020458 	.word	0x40020458
 8001e30:	40020470 	.word	0x40020470
 8001e34:	40020488 	.word	0x40020488
 8001e38:	400204a0 	.word	0x400204a0
 8001e3c:	400204b8 	.word	0x400204b8
 8001e40:	58025408 	.word	0x58025408
 8001e44:	5802541c 	.word	0x5802541c
 8001e48:	58025430 	.word	0x58025430
 8001e4c:	58025444 	.word	0x58025444
 8001e50:	58025458 	.word	0x58025458
 8001e54:	5802546c 	.word	0x5802546c
 8001e58:	58025480 	.word	0x58025480
 8001e5c:	58025494 	.word	0x58025494

08001e60 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e237      	b.n	80022e2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d004      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2280      	movs	r2, #128	@ 0x80
 8001e82:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e22c      	b.n	80022e2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a5c      	ldr	r2, [pc, #368]	@ (8002000 <HAL_DMA_Abort_IT+0x1a0>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d04a      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a5b      	ldr	r2, [pc, #364]	@ (8002004 <HAL_DMA_Abort_IT+0x1a4>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d045      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a59      	ldr	r2, [pc, #356]	@ (8002008 <HAL_DMA_Abort_IT+0x1a8>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d040      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a58      	ldr	r2, [pc, #352]	@ (800200c <HAL_DMA_Abort_IT+0x1ac>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d03b      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a56      	ldr	r2, [pc, #344]	@ (8002010 <HAL_DMA_Abort_IT+0x1b0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d036      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a55      	ldr	r2, [pc, #340]	@ (8002014 <HAL_DMA_Abort_IT+0x1b4>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d031      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a53      	ldr	r2, [pc, #332]	@ (8002018 <HAL_DMA_Abort_IT+0x1b8>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d02c      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a52      	ldr	r2, [pc, #328]	@ (800201c <HAL_DMA_Abort_IT+0x1bc>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d027      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a50      	ldr	r2, [pc, #320]	@ (8002020 <HAL_DMA_Abort_IT+0x1c0>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d022      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a4f      	ldr	r2, [pc, #316]	@ (8002024 <HAL_DMA_Abort_IT+0x1c4>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d01d      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a4d      	ldr	r2, [pc, #308]	@ (8002028 <HAL_DMA_Abort_IT+0x1c8>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d018      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a4c      	ldr	r2, [pc, #304]	@ (800202c <HAL_DMA_Abort_IT+0x1cc>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d013      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a4a      	ldr	r2, [pc, #296]	@ (8002030 <HAL_DMA_Abort_IT+0x1d0>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00e      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a49      	ldr	r2, [pc, #292]	@ (8002034 <HAL_DMA_Abort_IT+0x1d4>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d009      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a47      	ldr	r2, [pc, #284]	@ (8002038 <HAL_DMA_Abort_IT+0x1d8>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d004      	beq.n	8001f28 <HAL_DMA_Abort_IT+0xc8>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a46      	ldr	r2, [pc, #280]	@ (800203c <HAL_DMA_Abort_IT+0x1dc>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_DMA_Abort_IT+0xcc>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <HAL_DMA_Abort_IT+0xce>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8086 	beq.w	8002040 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2204      	movs	r2, #4
 8001f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a2f      	ldr	r2, [pc, #188]	@ (8002000 <HAL_DMA_Abort_IT+0x1a0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d04a      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002004 <HAL_DMA_Abort_IT+0x1a4>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d045      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a2c      	ldr	r2, [pc, #176]	@ (8002008 <HAL_DMA_Abort_IT+0x1a8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d040      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a2b      	ldr	r2, [pc, #172]	@ (800200c <HAL_DMA_Abort_IT+0x1ac>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d03b      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a29      	ldr	r2, [pc, #164]	@ (8002010 <HAL_DMA_Abort_IT+0x1b0>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d036      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a28      	ldr	r2, [pc, #160]	@ (8002014 <HAL_DMA_Abort_IT+0x1b4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d031      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a26      	ldr	r2, [pc, #152]	@ (8002018 <HAL_DMA_Abort_IT+0x1b8>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d02c      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a25      	ldr	r2, [pc, #148]	@ (800201c <HAL_DMA_Abort_IT+0x1bc>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d027      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a23      	ldr	r2, [pc, #140]	@ (8002020 <HAL_DMA_Abort_IT+0x1c0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d022      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a22      	ldr	r2, [pc, #136]	@ (8002024 <HAL_DMA_Abort_IT+0x1c4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d01d      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a20      	ldr	r2, [pc, #128]	@ (8002028 <HAL_DMA_Abort_IT+0x1c8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d018      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a1f      	ldr	r2, [pc, #124]	@ (800202c <HAL_DMA_Abort_IT+0x1cc>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d013      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8002030 <HAL_DMA_Abort_IT+0x1d0>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d00e      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8002034 <HAL_DMA_Abort_IT+0x1d4>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d009      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8002038 <HAL_DMA_Abort_IT+0x1d8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d004      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x17c>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a19      	ldr	r2, [pc, #100]	@ (800203c <HAL_DMA_Abort_IT+0x1dc>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d108      	bne.n	8001fee <HAL_DMA_Abort_IT+0x18e>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 0201 	bic.w	r2, r2, #1
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	e178      	b.n	80022e0 <HAL_DMA_Abort_IT+0x480>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 0201 	bic.w	r2, r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	e16f      	b.n	80022e0 <HAL_DMA_Abort_IT+0x480>
 8002000:	40020010 	.word	0x40020010
 8002004:	40020028 	.word	0x40020028
 8002008:	40020040 	.word	0x40020040
 800200c:	40020058 	.word	0x40020058
 8002010:	40020070 	.word	0x40020070
 8002014:	40020088 	.word	0x40020088
 8002018:	400200a0 	.word	0x400200a0
 800201c:	400200b8 	.word	0x400200b8
 8002020:	40020410 	.word	0x40020410
 8002024:	40020428 	.word	0x40020428
 8002028:	40020440 	.word	0x40020440
 800202c:	40020458 	.word	0x40020458
 8002030:	40020470 	.word	0x40020470
 8002034:	40020488 	.word	0x40020488
 8002038:	400204a0 	.word	0x400204a0
 800203c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 020e 	bic.w	r2, r2, #14
 800204e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a6c      	ldr	r2, [pc, #432]	@ (8002208 <HAL_DMA_Abort_IT+0x3a8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d04a      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a6b      	ldr	r2, [pc, #428]	@ (800220c <HAL_DMA_Abort_IT+0x3ac>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d045      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a69      	ldr	r2, [pc, #420]	@ (8002210 <HAL_DMA_Abort_IT+0x3b0>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d040      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a68      	ldr	r2, [pc, #416]	@ (8002214 <HAL_DMA_Abort_IT+0x3b4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d03b      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a66      	ldr	r2, [pc, #408]	@ (8002218 <HAL_DMA_Abort_IT+0x3b8>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d036      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a65      	ldr	r2, [pc, #404]	@ (800221c <HAL_DMA_Abort_IT+0x3bc>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d031      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a63      	ldr	r2, [pc, #396]	@ (8002220 <HAL_DMA_Abort_IT+0x3c0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d02c      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a62      	ldr	r2, [pc, #392]	@ (8002224 <HAL_DMA_Abort_IT+0x3c4>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d027      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a60      	ldr	r2, [pc, #384]	@ (8002228 <HAL_DMA_Abort_IT+0x3c8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d022      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a5f      	ldr	r2, [pc, #380]	@ (800222c <HAL_DMA_Abort_IT+0x3cc>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d01d      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a5d      	ldr	r2, [pc, #372]	@ (8002230 <HAL_DMA_Abort_IT+0x3d0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d018      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a5c      	ldr	r2, [pc, #368]	@ (8002234 <HAL_DMA_Abort_IT+0x3d4>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a5a      	ldr	r2, [pc, #360]	@ (8002238 <HAL_DMA_Abort_IT+0x3d8>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d00e      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a59      	ldr	r2, [pc, #356]	@ (800223c <HAL_DMA_Abort_IT+0x3dc>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d009      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a57      	ldr	r2, [pc, #348]	@ (8002240 <HAL_DMA_Abort_IT+0x3e0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d004      	beq.n	80020f0 <HAL_DMA_Abort_IT+0x290>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a56      	ldr	r2, [pc, #344]	@ (8002244 <HAL_DMA_Abort_IT+0x3e4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d108      	bne.n	8002102 <HAL_DMA_Abort_IT+0x2a2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0201 	bic.w	r2, r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	e007      	b.n	8002112 <HAL_DMA_Abort_IT+0x2b2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a3c      	ldr	r2, [pc, #240]	@ (8002208 <HAL_DMA_Abort_IT+0x3a8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d072      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a3a      	ldr	r2, [pc, #232]	@ (800220c <HAL_DMA_Abort_IT+0x3ac>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d06d      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a39      	ldr	r2, [pc, #228]	@ (8002210 <HAL_DMA_Abort_IT+0x3b0>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d068      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a37      	ldr	r2, [pc, #220]	@ (8002214 <HAL_DMA_Abort_IT+0x3b4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d063      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a36      	ldr	r2, [pc, #216]	@ (8002218 <HAL_DMA_Abort_IT+0x3b8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d05e      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a34      	ldr	r2, [pc, #208]	@ (800221c <HAL_DMA_Abort_IT+0x3bc>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d059      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a33      	ldr	r2, [pc, #204]	@ (8002220 <HAL_DMA_Abort_IT+0x3c0>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d054      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a31      	ldr	r2, [pc, #196]	@ (8002224 <HAL_DMA_Abort_IT+0x3c4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d04f      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a30      	ldr	r2, [pc, #192]	@ (8002228 <HAL_DMA_Abort_IT+0x3c8>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d04a      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a2e      	ldr	r2, [pc, #184]	@ (800222c <HAL_DMA_Abort_IT+0x3cc>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d045      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a2d      	ldr	r2, [pc, #180]	@ (8002230 <HAL_DMA_Abort_IT+0x3d0>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d040      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a2b      	ldr	r2, [pc, #172]	@ (8002234 <HAL_DMA_Abort_IT+0x3d4>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d03b      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a2a      	ldr	r2, [pc, #168]	@ (8002238 <HAL_DMA_Abort_IT+0x3d8>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d036      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a28      	ldr	r2, [pc, #160]	@ (800223c <HAL_DMA_Abort_IT+0x3dc>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d031      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a27      	ldr	r2, [pc, #156]	@ (8002240 <HAL_DMA_Abort_IT+0x3e0>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d02c      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a25      	ldr	r2, [pc, #148]	@ (8002244 <HAL_DMA_Abort_IT+0x3e4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d027      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a24      	ldr	r2, [pc, #144]	@ (8002248 <HAL_DMA_Abort_IT+0x3e8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d022      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a22      	ldr	r2, [pc, #136]	@ (800224c <HAL_DMA_Abort_IT+0x3ec>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d01d      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a21      	ldr	r2, [pc, #132]	@ (8002250 <HAL_DMA_Abort_IT+0x3f0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d018      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002254 <HAL_DMA_Abort_IT+0x3f4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d013      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1e      	ldr	r2, [pc, #120]	@ (8002258 <HAL_DMA_Abort_IT+0x3f8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d00e      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a1c      	ldr	r2, [pc, #112]	@ (800225c <HAL_DMA_Abort_IT+0x3fc>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d009      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002260 <HAL_DMA_Abort_IT+0x400>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d004      	beq.n	8002202 <HAL_DMA_Abort_IT+0x3a2>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a19      	ldr	r2, [pc, #100]	@ (8002264 <HAL_DMA_Abort_IT+0x404>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d132      	bne.n	8002268 <HAL_DMA_Abort_IT+0x408>
 8002202:	2301      	movs	r3, #1
 8002204:	e031      	b.n	800226a <HAL_DMA_Abort_IT+0x40a>
 8002206:	bf00      	nop
 8002208:	40020010 	.word	0x40020010
 800220c:	40020028 	.word	0x40020028
 8002210:	40020040 	.word	0x40020040
 8002214:	40020058 	.word	0x40020058
 8002218:	40020070 	.word	0x40020070
 800221c:	40020088 	.word	0x40020088
 8002220:	400200a0 	.word	0x400200a0
 8002224:	400200b8 	.word	0x400200b8
 8002228:	40020410 	.word	0x40020410
 800222c:	40020428 	.word	0x40020428
 8002230:	40020440 	.word	0x40020440
 8002234:	40020458 	.word	0x40020458
 8002238:	40020470 	.word	0x40020470
 800223c:	40020488 	.word	0x40020488
 8002240:	400204a0 	.word	0x400204a0
 8002244:	400204b8 	.word	0x400204b8
 8002248:	58025408 	.word	0x58025408
 800224c:	5802541c 	.word	0x5802541c
 8002250:	58025430 	.word	0x58025430
 8002254:	58025444 	.word	0x58025444
 8002258:	58025458 	.word	0x58025458
 800225c:	5802546c 	.word	0x5802546c
 8002260:	58025480 	.word	0x58025480
 8002264:	58025494 	.word	0x58025494
 8002268:	2300      	movs	r3, #0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d028      	beq.n	80022c0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002278:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800227c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002288:	f003 031f 	and.w	r3, r3, #31
 800228c:	2201      	movs	r2, #1
 800228e:	409a      	lsls	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800229c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00c      	beq.n	80022c0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80022be:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop

080022ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b089      	sub	sp, #36	@ 0x24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80022fa:	4b89      	ldr	r3, [pc, #548]	@ (8002520 <HAL_GPIO_Init+0x234>)
 80022fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80022fe:	e194      	b.n	800262a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2101      	movs	r1, #1
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	4013      	ands	r3, r2
 800230e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	2b00      	cmp	r3, #0
 8002314:	f000 8186 	beq.w	8002624 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b01      	cmp	r3, #1
 8002322:	d005      	beq.n	8002330 <HAL_GPIO_Init+0x44>
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d130      	bne.n	8002392 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	2203      	movs	r2, #3
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4013      	ands	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	68da      	ldr	r2, [r3, #12]
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	4313      	orrs	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002366:	2201      	movs	r2, #1
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43db      	mvns	r3, r3
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	4013      	ands	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	091b      	lsrs	r3, r3, #4
 800237c:	f003 0201 	and.w	r2, r3, #1
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4313      	orrs	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	2b03      	cmp	r3, #3
 800239c:	d017      	beq.n	80023ce <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	2203      	movs	r2, #3
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43db      	mvns	r3, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4013      	ands	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	689a      	ldr	r2, [r3, #8]
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d123      	bne.n	8002422 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	08da      	lsrs	r2, r3, #3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3208      	adds	r2, #8
 80023e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	220f      	movs	r2, #15
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4013      	ands	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	691a      	ldr	r2, [r3, #16]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	f003 0307 	and.w	r3, r3, #7
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	08da      	lsrs	r2, r3, #3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3208      	adds	r2, #8
 800241c:	69b9      	ldr	r1, [r7, #24]
 800241e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	2203      	movs	r2, #3
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	4013      	ands	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 0203 	and.w	r2, r3, #3
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 80e0 	beq.w	8002624 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002464:	4b2f      	ldr	r3, [pc, #188]	@ (8002524 <HAL_GPIO_Init+0x238>)
 8002466:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800246a:	4a2e      	ldr	r2, [pc, #184]	@ (8002524 <HAL_GPIO_Init+0x238>)
 800246c:	f043 0302 	orr.w	r3, r3, #2
 8002470:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002474:	4b2b      	ldr	r3, [pc, #172]	@ (8002524 <HAL_GPIO_Init+0x238>)
 8002476:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002482:	4a29      	ldr	r2, [pc, #164]	@ (8002528 <HAL_GPIO_Init+0x23c>)
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	089b      	lsrs	r3, r3, #2
 8002488:	3302      	adds	r3, #2
 800248a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	f003 0303 	and.w	r3, r3, #3
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	220f      	movs	r2, #15
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43db      	mvns	r3, r3
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	4013      	ands	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a20      	ldr	r2, [pc, #128]	@ (800252c <HAL_GPIO_Init+0x240>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d052      	beq.n	8002554 <HAL_GPIO_Init+0x268>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002530 <HAL_GPIO_Init+0x244>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d031      	beq.n	800251a <HAL_GPIO_Init+0x22e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a1e      	ldr	r2, [pc, #120]	@ (8002534 <HAL_GPIO_Init+0x248>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d02b      	beq.n	8002516 <HAL_GPIO_Init+0x22a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002538 <HAL_GPIO_Init+0x24c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d025      	beq.n	8002512 <HAL_GPIO_Init+0x226>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a1c      	ldr	r2, [pc, #112]	@ (800253c <HAL_GPIO_Init+0x250>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d01f      	beq.n	800250e <HAL_GPIO_Init+0x222>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002540 <HAL_GPIO_Init+0x254>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d019      	beq.n	800250a <HAL_GPIO_Init+0x21e>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002544 <HAL_GPIO_Init+0x258>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d013      	beq.n	8002506 <HAL_GPIO_Init+0x21a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a19      	ldr	r2, [pc, #100]	@ (8002548 <HAL_GPIO_Init+0x25c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d00d      	beq.n	8002502 <HAL_GPIO_Init+0x216>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a18      	ldr	r2, [pc, #96]	@ (800254c <HAL_GPIO_Init+0x260>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d007      	beq.n	80024fe <HAL_GPIO_Init+0x212>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <HAL_GPIO_Init+0x264>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d101      	bne.n	80024fa <HAL_GPIO_Init+0x20e>
 80024f6:	2309      	movs	r3, #9
 80024f8:	e02d      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 80024fa:	230a      	movs	r3, #10
 80024fc:	e02b      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 80024fe:	2308      	movs	r3, #8
 8002500:	e029      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 8002502:	2307      	movs	r3, #7
 8002504:	e027      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 8002506:	2306      	movs	r3, #6
 8002508:	e025      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 800250a:	2305      	movs	r3, #5
 800250c:	e023      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 800250e:	2304      	movs	r3, #4
 8002510:	e021      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 8002512:	2303      	movs	r3, #3
 8002514:	e01f      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 8002516:	2302      	movs	r3, #2
 8002518:	e01d      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 800251a:	2301      	movs	r3, #1
 800251c:	e01b      	b.n	8002556 <HAL_GPIO_Init+0x26a>
 800251e:	bf00      	nop
 8002520:	58000080 	.word	0x58000080
 8002524:	58024400 	.word	0x58024400
 8002528:	58000400 	.word	0x58000400
 800252c:	58020000 	.word	0x58020000
 8002530:	58020400 	.word	0x58020400
 8002534:	58020800 	.word	0x58020800
 8002538:	58020c00 	.word	0x58020c00
 800253c:	58021000 	.word	0x58021000
 8002540:	58021400 	.word	0x58021400
 8002544:	58021800 	.word	0x58021800
 8002548:	58021c00 	.word	0x58021c00
 800254c:	58022000 	.word	0x58022000
 8002550:	58022400 	.word	0x58022400
 8002554:	2300      	movs	r3, #0
 8002556:	69fa      	ldr	r2, [r7, #28]
 8002558:	f002 0203 	and.w	r2, r2, #3
 800255c:	0092      	lsls	r2, r2, #2
 800255e:	4093      	lsls	r3, r2
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4313      	orrs	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002566:	4938      	ldr	r1, [pc, #224]	@ (8002648 <HAL_GPIO_Init+0x35c>)
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	3302      	adds	r3, #2
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	43db      	mvns	r3, r3
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	4013      	ands	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800259a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80025a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	4013      	ands	r3, r2
 80025b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80025c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	43db      	mvns	r3, r3
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4013      	ands	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	43db      	mvns	r3, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4013      	ands	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	3301      	adds	r3, #1
 8002628:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa22 f303 	lsr.w	r3, r2, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	f47f ae63 	bne.w	8002300 <HAL_GPIO_Init+0x14>
  }
}
 800263a:	bf00      	nop
 800263c:	bf00      	nop
 800263e:	3724      	adds	r7, #36	@ 0x24
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	58000400 	.word	0x58000400

0800264c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	807b      	strh	r3, [r7, #2]
 8002658:	4613      	mov	r3, r2
 800265a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800265c:	787b      	ldrb	r3, [r7, #1]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002662:	887a      	ldrh	r2, [r7, #2]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002668:	e003      	b.n	8002672 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800266a:	887b      	ldrh	r3, [r7, #2]
 800266c:	041a      	lsls	r2, r3, #16
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	619a      	str	r2, [r3, #24]
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b086      	sub	sp, #24
 8002682:	af02      	add	r7, sp, #8
 8002684:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0fe      	b.n	800288e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d106      	bne.n	80026aa <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f00b fe5b 	bl	800e360 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2203      	movs	r2, #3
 80026ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f006 fe8b 	bl	80093d2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7c1a      	ldrb	r2, [r3, #16]
 80026c4:	f88d 2000 	strb.w	r2, [sp]
 80026c8:	3304      	adds	r3, #4
 80026ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026cc:	f006 fd5c 	bl	8009188 <USB_CoreInit>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d005      	beq.n	80026e2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2202      	movs	r2, #2
 80026da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e0d5      	b.n	800288e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f006 fe83 	bl	80093f4 <USB_SetCurrentMode>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d005      	beq.n	8002700 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2202      	movs	r2, #2
 80026f8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0c6      	b.n	800288e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002700:	2300      	movs	r3, #0
 8002702:	73fb      	strb	r3, [r7, #15]
 8002704:	e04a      	b.n	800279c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002706:	7bfa      	ldrb	r2, [r7, #15]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	4413      	add	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	440b      	add	r3, r1
 8002714:	3315      	adds	r3, #21
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800271a:	7bfa      	ldrb	r2, [r7, #15]
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4413      	add	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	440b      	add	r3, r1
 8002728:	3314      	adds	r3, #20
 800272a:	7bfa      	ldrb	r2, [r7, #15]
 800272c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800272e:	7bfa      	ldrb	r2, [r7, #15]
 8002730:	7bfb      	ldrb	r3, [r7, #15]
 8002732:	b298      	uxth	r0, r3
 8002734:	6879      	ldr	r1, [r7, #4]
 8002736:	4613      	mov	r3, r2
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	440b      	add	r3, r1
 8002740:	332e      	adds	r3, #46	@ 0x2e
 8002742:	4602      	mov	r2, r0
 8002744:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002746:	7bfa      	ldrb	r2, [r7, #15]
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	4413      	add	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	3318      	adds	r3, #24
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800275a:	7bfa      	ldrb	r2, [r7, #15]
 800275c:	6879      	ldr	r1, [r7, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4413      	add	r3, r2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	440b      	add	r3, r1
 8002768:	331c      	adds	r3, #28
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800276e:	7bfa      	ldrb	r2, [r7, #15]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	3320      	adds	r3, #32
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002782:	7bfa      	ldrb	r2, [r7, #15]
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4413      	add	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	440b      	add	r3, r1
 8002790:	3324      	adds	r3, #36	@ 0x24
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	3301      	adds	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	791b      	ldrb	r3, [r3, #4]
 80027a0:	7bfa      	ldrb	r2, [r7, #15]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d3af      	bcc.n	8002706 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027a6:	2300      	movs	r3, #0
 80027a8:	73fb      	strb	r3, [r7, #15]
 80027aa:	e044      	b.n	8002836 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027ac:	7bfa      	ldrb	r2, [r7, #15]
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	4413      	add	r3, r2
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	440b      	add	r3, r1
 80027ba:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80027be:	2200      	movs	r2, #0
 80027c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80027c2:	7bfa      	ldrb	r2, [r7, #15]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	4413      	add	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80027d4:	7bfa      	ldrb	r2, [r7, #15]
 80027d6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027ee:	7bfa      	ldrb	r2, [r7, #15]
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4413      	add	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	440b      	add	r3, r1
 80027fc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002804:	7bfa      	ldrb	r2, [r7, #15]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	4413      	add	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800281a:	7bfa      	ldrb	r2, [r7, #15]
 800281c:	6879      	ldr	r1, [r7, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	00db      	lsls	r3, r3, #3
 8002822:	4413      	add	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	440b      	add	r3, r1
 8002828:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002830:	7bfb      	ldrb	r3, [r7, #15]
 8002832:	3301      	adds	r3, #1
 8002834:	73fb      	strb	r3, [r7, #15]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	791b      	ldrb	r3, [r3, #4]
 800283a:	7bfa      	ldrb	r2, [r7, #15]
 800283c:	429a      	cmp	r2, r3
 800283e:	d3b5      	bcc.n	80027ac <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	7c1a      	ldrb	r2, [r3, #16]
 8002848:	f88d 2000 	strb.w	r2, [sp]
 800284c:	3304      	adds	r3, #4
 800284e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002850:	f006 fe1c 	bl	800948c <USB_DevInit>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d005      	beq.n	8002866 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2202      	movs	r2, #2
 800285e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e013      	b.n	800288e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	7b1b      	ldrb	r3, [r3, #12]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d102      	bne.n	8002882 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f001 f99b 	bl	8003bb8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f007 fe5f 	bl	800a54a <USB_DevDisconnect>

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d101      	bne.n	80028b2 <HAL_PCD_Start+0x1c>
 80028ae:	2302      	movs	r3, #2
 80028b0:	e022      	b.n	80028f8 <HAL_PCD_Start+0x62>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d009      	beq.n	80028da <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d105      	bne.n	80028da <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f006 fd66 	bl	80093b0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f007 fe0d 	bl	800a508 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	b08d      	sub	sp, #52	@ 0x34
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800290e:	6a3b      	ldr	r3, [r7, #32]
 8002910:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f007 fecb 	bl	800a6b2 <USB_GetMode>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 84b9 	bne.w	8003296 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f007 fe2f 	bl	800a58c <USB_ReadInterrupts>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 84af 	beq.w	8003294 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	0a1b      	lsrs	r3, r3, #8
 8002940:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f007 fe1c 	bl	800a58c <USB_ReadInterrupts>
 8002954:	4603      	mov	r3, r0
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b02      	cmp	r3, #2
 800295c:	d107      	bne.n	800296e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695a      	ldr	r2, [r3, #20]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f002 0202 	and.w	r2, r2, #2
 800296c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f007 fe0a 	bl	800a58c <USB_ReadInterrupts>
 8002978:	4603      	mov	r3, r0
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	2b10      	cmp	r3, #16
 8002980:	d161      	bne.n	8002a46 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	699a      	ldr	r2, [r3, #24]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0210 	bic.w	r2, r2, #16
 8002990:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002992:	6a3b      	ldr	r3, [r7, #32]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	f003 020f 	and.w	r2, r3, #15
 800299e:	4613      	mov	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	4413      	add	r3, r2
 80029ae:	3304      	adds	r3, #4
 80029b0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80029b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80029bc:	d124      	bne.n	8002a08 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80029c4:	4013      	ands	r3, r2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d035      	beq.n	8002a36 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029d8:	b29b      	uxth	r3, r3
 80029da:	461a      	mov	r2, r3
 80029dc:	6a38      	ldr	r0, [r7, #32]
 80029de:	f007 fc41 	bl	800a264 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	091b      	lsrs	r3, r3, #4
 80029ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029ee:	441a      	add	r2, r3
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	695a      	ldr	r2, [r3, #20]
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	091b      	lsrs	r3, r3, #4
 80029fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a00:	441a      	add	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	615a      	str	r2, [r3, #20]
 8002a06:	e016      	b.n	8002a36 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002a0e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a12:	d110      	bne.n	8002a36 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	6a38      	ldr	r0, [r7, #32]
 8002a20:	f007 fc20 	bl	800a264 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	695a      	ldr	r2, [r3, #20]
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	091b      	lsrs	r3, r3, #4
 8002a2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a30:	441a      	add	r2, r3
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	699a      	ldr	r2, [r3, #24]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f042 0210 	orr.w	r2, r2, #16
 8002a44:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f007 fd9e 	bl	800a58c <USB_ReadInterrupts>
 8002a50:	4603      	mov	r3, r0
 8002a52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a5a:	f040 80a7 	bne.w	8002bac <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f007 fda3 	bl	800a5b2 <USB_ReadDevAllOutEpInterrupt>
 8002a6c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002a6e:	e099      	b.n	8002ba4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f000 808e 	beq.w	8002b98 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f007 fdc7 	bl	800a61a <USB_ReadDevOutEPInterrupt>
 8002a8c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00c      	beq.n	8002ab2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	015a      	lsls	r2, r3, #5
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002aaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 fefd 	bl	80038ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	f003 0308 	and.w	r3, r3, #8
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00c      	beq.n	8002ad6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abe:	015a      	lsls	r2, r3, #5
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ac8:	461a      	mov	r2, r3
 8002aca:	2308      	movs	r3, #8
 8002acc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002ace:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 ffd3 	bl	8003a7c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	f003 0310 	and.w	r3, r3, #16
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae2:	015a      	lsls	r2, r3, #5
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aec:	461a      	mov	r2, r3
 8002aee:	2310      	movs	r3, #16
 8002af0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d030      	beq.n	8002b5e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b04:	2b80      	cmp	r3, #128	@ 0x80
 8002b06:	d109      	bne.n	8002b1c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	69fa      	ldr	r2, [r7, #28]
 8002b12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b1a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b1e:	4613      	mov	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	4413      	add	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3304      	adds	r3, #4
 8002b30:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	78db      	ldrb	r3, [r3, #3]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d108      	bne.n	8002b4c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	4619      	mov	r1, r3
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f00b fd3e 	bl	800e5c8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4e:	015a      	lsls	r2, r3, #5
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	4413      	add	r3, r2
 8002b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b58:	461a      	mov	r2, r3
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	f003 0320 	and.w	r3, r3, #32
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d008      	beq.n	8002b7a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6a:	015a      	lsls	r2, r3, #5
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	4413      	add	r3, r2
 8002b70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b74:	461a      	mov	r2, r3
 8002b76:	2320      	movs	r3, #32
 8002b78:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d009      	beq.n	8002b98 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b86:	015a      	lsls	r2, r3, #5
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b90:	461a      	mov	r2, r3
 8002b92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b96:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba0:	085b      	lsrs	r3, r3, #1
 8002ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f47f af62 	bne.w	8002a70 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f007 fceb 	bl	800a58c <USB_ReadInterrupts>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002bc0:	f040 80db 	bne.w	8002d7a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f007 fd0c 	bl	800a5e6 <USB_ReadDevAllInEpInterrupt>
 8002bce:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002bd4:	e0cd      	b.n	8002d72 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f000 80c2 	beq.w	8002d66 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f007 fd32 	bl	800a656 <USB_ReadDevInEPInterrupt>
 8002bf2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d057      	beq.n	8002cae <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	f003 030f 	and.w	r3, r3, #15
 8002c04:	2201      	movs	r2, #1
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69f9      	ldr	r1, [r7, #28]
 8002c1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002c1e:	4013      	ands	r3, r2
 8002c20:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c24:	015a      	lsls	r2, r3, #5
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	4413      	add	r3, r2
 8002c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c2e:	461a      	mov	r2, r3
 8002c30:	2301      	movs	r3, #1
 8002c32:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	799b      	ldrb	r3, [r3, #6]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d132      	bne.n	8002ca2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c40:	4613      	mov	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	4413      	add	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	3320      	adds	r3, #32
 8002c4c:	6819      	ldr	r1, [r3, #0]
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c52:	4613      	mov	r3, r2
 8002c54:	00db      	lsls	r3, r3, #3
 8002c56:	4413      	add	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4403      	add	r3, r0
 8002c5c:	331c      	adds	r3, #28
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4419      	add	r1, r3
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c66:	4613      	mov	r3, r2
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	4403      	add	r3, r0
 8002c70:	3320      	adds	r3, #32
 8002c72:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d113      	bne.n	8002ca2 <HAL_PCD_IRQHandler+0x3a2>
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7e:	4613      	mov	r3, r2
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	4413      	add	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	3324      	adds	r3, #36	@ 0x24
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d108      	bne.n	8002ca2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	f007 fd3b 	bl	800a718 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f00b fc08 	bl	800e4be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d008      	beq.n	8002cca <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	015a      	lsls	r2, r3, #5
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	2308      	movs	r3, #8
 8002cc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d008      	beq.n	8002ce6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd6:	015a      	lsls	r2, r3, #5
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	4413      	add	r3, r2
 8002cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	2310      	movs	r3, #16
 8002ce4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d008      	beq.n	8002d02 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf2:	015a      	lsls	r2, r3, #5
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	2340      	movs	r3, #64	@ 0x40
 8002d00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d023      	beq.n	8002d54 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002d0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d0e:	6a38      	ldr	r0, [r7, #32]
 8002d10:	f006 fd1a 	bl	8009748 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d16:	4613      	mov	r3, r2
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	3310      	adds	r3, #16
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	4413      	add	r3, r2
 8002d24:	3304      	adds	r3, #4
 8002d26:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	78db      	ldrb	r3, [r3, #3]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d108      	bne.n	8002d42 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2200      	movs	r2, #0
 8002d34:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f00b fc55 	bl	800e5ec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	015a      	lsls	r2, r3, #5
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	4413      	add	r3, r2
 8002d4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d4e:	461a      	mov	r2, r3
 8002d50:	2302      	movs	r3, #2
 8002d52:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002d5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 fd17 	bl	8003794 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	3301      	adds	r3, #1
 8002d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d6e:	085b      	lsrs	r3, r3, #1
 8002d70:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f47f af2e 	bne.w	8002bd6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f007 fc04 	bl	800a58c <USB_ReadInterrupts>
 8002d84:	4603      	mov	r3, r0
 8002d86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d8e:	d122      	bne.n	8002dd6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	69fa      	ldr	r2, [r7, #28]
 8002d9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d9e:	f023 0301 	bic.w	r3, r3, #1
 8002da2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d108      	bne.n	8002dc0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002db6:	2100      	movs	r1, #0
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 ff21 	bl	8003c00 <HAL_PCDEx_LPM_Callback>
 8002dbe:	e002      	b.n	8002dc6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f00b fbf3 	bl	800e5ac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695a      	ldr	r2, [r3, #20]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002dd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f007 fbd6 	bl	800a58c <USB_ReadInterrupts>
 8002de0:	4603      	mov	r3, r0
 8002de2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002de6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dea:	d112      	bne.n	8002e12 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d102      	bne.n	8002e02 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f00b fbaf 	bl	800e560 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	695a      	ldr	r2, [r3, #20]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002e10:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f007 fbb8 	bl	800a58c <USB_ReadInterrupts>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e26:	d121      	bne.n	8002e6c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695a      	ldr	r2, [r3, #20]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002e36:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d111      	bne.n	8002e66 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e50:	089b      	lsrs	r3, r3, #2
 8002e52:	f003 020f 	and.w	r2, r3, #15
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 fece 	bl	8003c00 <HAL_PCDEx_LPM_Callback>
 8002e64:	e002      	b.n	8002e6c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f00b fb7a 	bl	800e560 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f007 fb8b 	bl	800a58c <USB_ReadInterrupts>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e80:	f040 80b7 	bne.w	8002ff2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	69fa      	ldr	r2, [r7, #28]
 8002e8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e92:	f023 0301 	bic.w	r3, r3, #1
 8002e96:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2110      	movs	r1, #16
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f006 fc52 	bl	8009748 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ea8:	e046      	b.n	8002f38 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eac:	015a      	lsls	r2, r3, #5
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ebc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec0:	015a      	lsls	r2, r3, #5
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ece:	0151      	lsls	r1, r2, #5
 8002ed0:	69fa      	ldr	r2, [r7, #28]
 8002ed2:	440a      	add	r2, r1
 8002ed4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002ed8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002edc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ee0:	015a      	lsls	r2, r3, #5
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eea:	461a      	mov	r2, r3
 8002eec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ef0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f02:	0151      	lsls	r1, r2, #5
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	440a      	add	r2, r1
 8002f08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002f0c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002f10:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f14:	015a      	lsls	r2, r3, #5
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	4413      	add	r3, r2
 8002f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f22:	0151      	lsls	r1, r2, #5
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	440a      	add	r2, r1
 8002f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002f2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002f30:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f34:	3301      	adds	r3, #1
 8002f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	791b      	ldrb	r3, [r3, #4]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d3b2      	bcc.n	8002eaa <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	69fa      	ldr	r2, [r7, #28]
 8002f4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f52:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002f56:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	7bdb      	ldrb	r3, [r3, #15]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d016      	beq.n	8002f8e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f6a:	69fa      	ldr	r2, [r7, #28]
 8002f6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f70:	f043 030b 	orr.w	r3, r3, #11
 8002f74:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f86:	f043 030b 	orr.w	r3, r3, #11
 8002f8a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f8c:	e015      	b.n	8002fba <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f94:	695a      	ldr	r2, [r3, #20]
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	69fa      	ldr	r2, [r7, #28]
 8002fb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fb4:	f043 030b 	orr.w	r3, r3, #11
 8002fb8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	69fa      	ldr	r2, [r7, #28]
 8002fc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fc8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002fcc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6818      	ldr	r0, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002fdc:	461a      	mov	r2, r3
 8002fde:	f007 fb9b 	bl	800a718 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695a      	ldr	r2, [r3, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ff0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f007 fac8 	bl	800a58c <USB_ReadInterrupts>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003002:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003006:	d123      	bne.n	8003050 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f007 fb5f 	bl	800a6d0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4618      	mov	r0, r3
 8003018:	f006 fc0f 	bl	800983a <USB_GetDevSpeed>
 800301c:	4603      	mov	r3, r0
 800301e:	461a      	mov	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681c      	ldr	r4, [r3, #0]
 8003028:	f002 fa1e 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 800302c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003032:	461a      	mov	r2, r3
 8003034:	4620      	mov	r0, r4
 8003036:	f006 f919 	bl	800926c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f00b fa67 	bl	800e50e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	695a      	ldr	r2, [r3, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800304e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f007 fa99 	bl	800a58c <USB_ReadInterrupts>
 800305a:	4603      	mov	r3, r0
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b08      	cmp	r3, #8
 8003062:	d10a      	bne.n	800307a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f00b fa44 	bl	800e4f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695a      	ldr	r2, [r3, #20]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f002 0208 	and.w	r2, r2, #8
 8003078:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f007 fa84 	bl	800a58c <USB_ReadInterrupts>
 8003084:	4603      	mov	r3, r0
 8003086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800308a:	2b80      	cmp	r3, #128	@ 0x80
 800308c:	d123      	bne.n	80030d6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800308e:	6a3b      	ldr	r3, [r7, #32]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003096:	6a3b      	ldr	r3, [r7, #32]
 8003098:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800309a:	2301      	movs	r3, #1
 800309c:	627b      	str	r3, [r7, #36]	@ 0x24
 800309e:	e014      	b.n	80030ca <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d105      	bne.n	80030c4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	4619      	mov	r1, r3
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 fb0a 	bl	80036d8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c6:	3301      	adds	r3, #1
 80030c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	791b      	ldrb	r3, [r3, #4]
 80030ce:	461a      	mov	r2, r3
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d3e4      	bcc.n	80030a0 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f007 fa56 	bl	800a58c <USB_ReadInterrupts>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030ea:	d13c      	bne.n	8003166 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030ec:	2301      	movs	r3, #1
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80030f0:	e02b      	b.n	800314a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	015a      	lsls	r2, r3, #5
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	4413      	add	r3, r2
 80030fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003106:	4613      	mov	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	4413      	add	r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	440b      	add	r3, r1
 8003110:	3318      	adds	r3, #24
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d115      	bne.n	8003144 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003118:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800311a:	2b00      	cmp	r3, #0
 800311c:	da12      	bge.n	8003144 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003122:	4613      	mov	r3, r2
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	4413      	add	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	3317      	adds	r3, #23
 800312e:	2201      	movs	r2, #1
 8003130:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003134:	b2db      	uxtb	r3, r3
 8003136:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800313a:	b2db      	uxtb	r3, r3
 800313c:	4619      	mov	r1, r3
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 faca 	bl	80036d8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003146:	3301      	adds	r3, #1
 8003148:	627b      	str	r3, [r7, #36]	@ 0x24
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	791b      	ldrb	r3, [r3, #4]
 800314e:	461a      	mov	r2, r3
 8003150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003152:	4293      	cmp	r3, r2
 8003154:	d3cd      	bcc.n	80030f2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003164:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f007 fa0e 	bl	800a58c <USB_ReadInterrupts>
 8003170:	4603      	mov	r3, r0
 8003172:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003176:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800317a:	d156      	bne.n	800322a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800317c:	2301      	movs	r3, #1
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003180:	e045      	b.n	800320e <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003184:	015a      	lsls	r2, r3, #5
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	4413      	add	r3, r2
 800318a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003196:	4613      	mov	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	440b      	add	r3, r1
 80031a0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d12e      	bne.n	8003208 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80031aa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	da2b      	bge.n	8003208 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	0c1a      	lsrs	r2, r3, #16
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80031ba:	4053      	eors	r3, r2
 80031bc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d121      	bne.n	8003208 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031c8:	4613      	mov	r3, r2
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4413      	add	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80031d6:	2201      	movs	r2, #1
 80031d8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80031da:	6a3b      	ldr	r3, [r7, #32]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10a      	bne.n	8003208 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	69fa      	ldr	r2, [r7, #28]
 80031fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003200:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003204:	6053      	str	r3, [r2, #4]
            break;
 8003206:	e008      	b.n	800321a <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320a:	3301      	adds	r3, #1
 800320c:	627b      	str	r3, [r7, #36]	@ 0x24
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	791b      	ldrb	r3, [r3, #4]
 8003212:	461a      	mov	r2, r3
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	4293      	cmp	r3, r2
 8003218:	d3b3      	bcc.n	8003182 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695a      	ldr	r2, [r3, #20]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003228:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f007 f9ac 	bl	800a58c <USB_ReadInterrupts>
 8003234:	4603      	mov	r3, r0
 8003236:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800323a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800323e:	d10a      	bne.n	8003256 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f00b f9e5 	bl	800e610 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695a      	ldr	r2, [r3, #20]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003254:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f007 f996 	bl	800a58c <USB_ReadInterrupts>
 8003260:	4603      	mov	r3, r0
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b04      	cmp	r3, #4
 8003268:	d115      	bne.n	8003296 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f00b f9d5 	bl	800e62c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6859      	ldr	r1, [r3, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	430a      	orrs	r2, r1
 8003290:	605a      	str	r2, [r3, #4]
 8003292:	e000      	b.n	8003296 <HAL_PCD_IRQHandler+0x996>
      return;
 8003294:	bf00      	nop
    }
  }
}
 8003296:	3734      	adds	r7, #52	@ 0x34
 8003298:	46bd      	mov	sp, r7
 800329a:	bd90      	pop	{r4, r7, pc}

0800329c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_PCD_SetAddress+0x1a>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e012      	b.n	80032dc <HAL_PCD_SetAddress+0x40>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	78fa      	ldrb	r2, [r7, #3]
 80032ca:	4611      	mov	r1, r2
 80032cc:	4618      	mov	r0, r3
 80032ce:	f007 f8f5 	bl	800a4bc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	4608      	mov	r0, r1
 80032ee:	4611      	mov	r1, r2
 80032f0:	461a      	mov	r2, r3
 80032f2:	4603      	mov	r3, r0
 80032f4:	70fb      	strb	r3, [r7, #3]
 80032f6:	460b      	mov	r3, r1
 80032f8:	803b      	strh	r3, [r7, #0]
 80032fa:	4613      	mov	r3, r2
 80032fc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003302:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003306:	2b00      	cmp	r3, #0
 8003308:	da0f      	bge.n	800332a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800330a:	78fb      	ldrb	r3, [r7, #3]
 800330c:	f003 020f 	and.w	r2, r3, #15
 8003310:	4613      	mov	r3, r2
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	3310      	adds	r3, #16
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4413      	add	r3, r2
 800331e:	3304      	adds	r3, #4
 8003320:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2201      	movs	r2, #1
 8003326:	705a      	strb	r2, [r3, #1]
 8003328:	e00f      	b.n	800334a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800332a:	78fb      	ldrb	r3, [r7, #3]
 800332c:	f003 020f 	and.w	r2, r3, #15
 8003330:	4613      	mov	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4413      	add	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	4413      	add	r3, r2
 8003340:	3304      	adds	r3, #4
 8003342:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800334a:	78fb      	ldrb	r3, [r7, #3]
 800334c:	f003 030f 	and.w	r3, r3, #15
 8003350:	b2da      	uxtb	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003356:	883b      	ldrh	r3, [r7, #0]
 8003358:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	78ba      	ldrb	r2, [r7, #2]
 8003364:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	785b      	ldrb	r3, [r3, #1]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d004      	beq.n	8003378 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	461a      	mov	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003378:	78bb      	ldrb	r3, [r7, #2]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d102      	bne.n	8003384 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_PCD_EP_Open+0xae>
 800338e:	2302      	movs	r3, #2
 8003390:	e00e      	b.n	80033b0 <HAL_PCD_EP_Open+0xcc>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68f9      	ldr	r1, [r7, #12]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f006 fa6f 	bl	8009884 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80033ae:	7afb      	ldrb	r3, [r7, #11]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	460b      	mov	r3, r1
 80033c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80033c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	da0f      	bge.n	80033ec <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	f003 020f 	and.w	r2, r3, #15
 80033d2:	4613      	mov	r3, r2
 80033d4:	00db      	lsls	r3, r3, #3
 80033d6:	4413      	add	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	3310      	adds	r3, #16
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	4413      	add	r3, r2
 80033e0:	3304      	adds	r3, #4
 80033e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2201      	movs	r2, #1
 80033e8:	705a      	strb	r2, [r3, #1]
 80033ea:	e00f      	b.n	800340c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033ec:	78fb      	ldrb	r3, [r7, #3]
 80033ee:	f003 020f 	and.w	r2, r3, #15
 80033f2:	4613      	mov	r3, r2
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	4413      	add	r3, r2
 8003402:	3304      	adds	r3, #4
 8003404:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	b2da      	uxtb	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800341e:	2b01      	cmp	r3, #1
 8003420:	d101      	bne.n	8003426 <HAL_PCD_EP_Close+0x6e>
 8003422:	2302      	movs	r3, #2
 8003424:	e00e      	b.n	8003444 <HAL_PCD_EP_Close+0x8c>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68f9      	ldr	r1, [r7, #12]
 8003434:	4618      	mov	r0, r3
 8003436:	f006 faad 	bl	8009994 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	460b      	mov	r3, r1
 800345a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800345c:	7afb      	ldrb	r3, [r7, #11]
 800345e:	f003 020f 	and.w	r2, r3, #15
 8003462:	4613      	mov	r3, r2
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4413      	add	r3, r2
 8003472:	3304      	adds	r3, #4
 8003474:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2200      	movs	r2, #0
 8003486:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2200      	movs	r2, #0
 800348c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800348e:	7afb      	ldrb	r3, [r7, #11]
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	b2da      	uxtb	r2, r3
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	799b      	ldrb	r3, [r3, #6]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d102      	bne.n	80034a8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	799b      	ldrb	r3, [r3, #6]
 80034b0:	461a      	mov	r2, r3
 80034b2:	6979      	ldr	r1, [r7, #20]
 80034b4:	f006 fb4a 	bl	8009b4c <USB_EPStartXfer>

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3718      	adds	r7, #24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
 80034ca:	460b      	mov	r3, r1
 80034cc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	f003 020f 	and.w	r2, r3, #15
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	4613      	mov	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	4413      	add	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	440b      	add	r3, r1
 80034e0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80034e4:	681b      	ldr	r3, [r3, #0]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr

080034f2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b086      	sub	sp, #24
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	607a      	str	r2, [r7, #4]
 80034fc:	603b      	str	r3, [r7, #0]
 80034fe:	460b      	mov	r3, r1
 8003500:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003502:	7afb      	ldrb	r3, [r7, #11]
 8003504:	f003 020f 	and.w	r2, r3, #15
 8003508:	4613      	mov	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4413      	add	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	3310      	adds	r3, #16
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	4413      	add	r3, r2
 8003516:	3304      	adds	r3, #4
 8003518:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2200      	movs	r2, #0
 800352a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2201      	movs	r2, #1
 8003530:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003532:	7afb      	ldrb	r3, [r7, #11]
 8003534:	f003 030f 	and.w	r3, r3, #15
 8003538:	b2da      	uxtb	r2, r3
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	799b      	ldrb	r3, [r3, #6]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d102      	bne.n	800354c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6818      	ldr	r0, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	799b      	ldrb	r3, [r3, #6]
 8003554:	461a      	mov	r2, r3
 8003556:	6979      	ldr	r1, [r7, #20]
 8003558:	f006 faf8 	bl	8009b4c <USB_EPStartXfer>

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3718      	adds	r7, #24
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b084      	sub	sp, #16
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	460b      	mov	r3, r1
 8003570:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003572:	78fb      	ldrb	r3, [r7, #3]
 8003574:	f003 030f 	and.w	r3, r3, #15
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	7912      	ldrb	r2, [r2, #4]
 800357c:	4293      	cmp	r3, r2
 800357e:	d901      	bls.n	8003584 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e04f      	b.n	8003624 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003584:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003588:	2b00      	cmp	r3, #0
 800358a:	da0f      	bge.n	80035ac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800358c:	78fb      	ldrb	r3, [r7, #3]
 800358e:	f003 020f 	and.w	r2, r3, #15
 8003592:	4613      	mov	r3, r2
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	3310      	adds	r3, #16
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	4413      	add	r3, r2
 80035a0:	3304      	adds	r3, #4
 80035a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2201      	movs	r2, #1
 80035a8:	705a      	strb	r2, [r3, #1]
 80035aa:	e00d      	b.n	80035c8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	4613      	mov	r3, r2
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	4413      	add	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	4413      	add	r3, r2
 80035be:	3304      	adds	r3, #4
 80035c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2201      	movs	r2, #1
 80035cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	f003 030f 	and.w	r3, r3, #15
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d101      	bne.n	80035e8 <HAL_PCD_EP_SetStall+0x82>
 80035e4:	2302      	movs	r3, #2
 80035e6:	e01d      	b.n	8003624 <HAL_PCD_EP_SetStall+0xbe>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68f9      	ldr	r1, [r7, #12]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f006 fe8c 	bl	800a314 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80035fc:	78fb      	ldrb	r3, [r7, #3]
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	2b00      	cmp	r3, #0
 8003604:	d109      	bne.n	800361a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6818      	ldr	r0, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	7999      	ldrb	r1, [r3, #6]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003614:	461a      	mov	r2, r3
 8003616:	f007 f87f 	bl	800a718 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003638:	78fb      	ldrb	r3, [r7, #3]
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	7912      	ldrb	r2, [r2, #4]
 8003642:	4293      	cmp	r3, r2
 8003644:	d901      	bls.n	800364a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e042      	b.n	80036d0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800364a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800364e:	2b00      	cmp	r3, #0
 8003650:	da0f      	bge.n	8003672 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003652:	78fb      	ldrb	r3, [r7, #3]
 8003654:	f003 020f 	and.w	r2, r3, #15
 8003658:	4613      	mov	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	4413      	add	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	3310      	adds	r3, #16
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	4413      	add	r3, r2
 8003666:	3304      	adds	r3, #4
 8003668:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	705a      	strb	r2, [r3, #1]
 8003670:	e00f      	b.n	8003692 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003672:	78fb      	ldrb	r3, [r7, #3]
 8003674:	f003 020f 	and.w	r2, r3, #15
 8003678:	4613      	mov	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	4413      	add	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	4413      	add	r3, r2
 8003688:	3304      	adds	r3, #4
 800368a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d101      	bne.n	80036b2 <HAL_PCD_EP_ClrStall+0x86>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e00e      	b.n	80036d0 <HAL_PCD_EP_ClrStall+0xa4>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68f9      	ldr	r1, [r7, #12]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f006 fe95 	bl	800a3f0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80036e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	da0c      	bge.n	8003706 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	f003 020f 	and.w	r2, r3, #15
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	4413      	add	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	3310      	adds	r3, #16
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	4413      	add	r3, r2
 8003700:	3304      	adds	r3, #4
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	e00c      	b.n	8003720 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003706:	78fb      	ldrb	r3, [r7, #3]
 8003708:	f003 020f 	and.w	r2, r3, #15
 800370c:	4613      	mov	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	4413      	add	r3, r2
 800371c:	3304      	adds	r3, #4
 800371e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68f9      	ldr	r1, [r7, #12]
 8003726:	4618      	mov	r0, r3
 8003728:	f006 fcb4 	bl	800a094 <USB_EPStopXfer>
 800372c:	4603      	mov	r3, r0
 800372e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003730:	7afb      	ldrb	r3, [r7, #11]
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
 8003742:	460b      	mov	r3, r1
 8003744:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800374c:	2b01      	cmp	r3, #1
 800374e:	d101      	bne.n	8003754 <HAL_PCD_EP_Flush+0x1a>
 8003750:	2302      	movs	r3, #2
 8003752:	e01b      	b.n	800378c <HAL_PCD_EP_Flush+0x52>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 800375c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003760:	2b00      	cmp	r3, #0
 8003762:	da09      	bge.n	8003778 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	78fb      	ldrb	r3, [r7, #3]
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	4619      	mov	r1, r3
 8003770:	4610      	mov	r0, r2
 8003772:	f005 ffe9 	bl	8009748 <USB_FlushTxFifo>
 8003776:	e004      	b.n	8003782 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f006 f815 	bl	80097ac <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3708      	adds	r7, #8
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	@ 0x28
 8003798:	af02      	add	r7, sp, #8
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	4613      	mov	r3, r2
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	4413      	add	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	3310      	adds	r3, #16
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	4413      	add	r3, r2
 80037b8:	3304      	adds	r3, #4
 80037ba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	695a      	ldr	r2, [r3, #20]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d901      	bls.n	80037cc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e06b      	b.n	80038a4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	691a      	ldr	r2, [r3, #16]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	69fa      	ldr	r2, [r7, #28]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d902      	bls.n	80037e8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	3303      	adds	r3, #3
 80037ec:	089b      	lsrs	r3, r3, #2
 80037ee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037f0:	e02a      	b.n	8003848 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	691a      	ldr	r2, [r3, #16]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	69fa      	ldr	r2, [r7, #28]
 8003804:	429a      	cmp	r2, r3
 8003806:	d902      	bls.n	800380e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	3303      	adds	r3, #3
 8003812:	089b      	lsrs	r3, r3, #2
 8003814:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	68d9      	ldr	r1, [r3, #12]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	b2da      	uxtb	r2, r3
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	4603      	mov	r3, r0
 800382a:	6978      	ldr	r0, [r7, #20]
 800382c:	f006 fcdc 	bl	800a1e8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	441a      	add	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	695a      	ldr	r2, [r3, #20]
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	441a      	add	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	015a      	lsls	r2, r3, #5
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	4413      	add	r3, r2
 8003850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	429a      	cmp	r2, r3
 800385c:	d809      	bhi.n	8003872 <PCD_WriteEmptyTxFifo+0xde>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003866:	429a      	cmp	r2, r3
 8003868:	d203      	bcs.n	8003872 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1bf      	bne.n	80037f2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	429a      	cmp	r2, r3
 800387c:	d811      	bhi.n	80038a2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	f003 030f 	and.w	r3, r3, #15
 8003884:	2201      	movs	r2, #1
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003892:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	43db      	mvns	r3, r3
 8003898:	6939      	ldr	r1, [r7, #16]
 800389a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800389e:	4013      	ands	r3, r2
 80038a0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3720      	adds	r7, #32
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	333c      	adds	r3, #60	@ 0x3c
 80038c4:	3304      	adds	r3, #4
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	015a      	lsls	r2, r3, #5
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	799b      	ldrb	r3, [r3, #6]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d17b      	bne.n	80039da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d015      	beq.n	8003918 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	4a61      	ldr	r2, [pc, #388]	@ (8003a74 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	f240 80b9 	bls.w	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 80b3 	beq.w	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	015a      	lsls	r2, r3, #5
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	4413      	add	r3, r2
 800390a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800390e:	461a      	mov	r2, r3
 8003910:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003914:	6093      	str	r3, [r2, #8]
 8003916:	e0a7      	b.n	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f003 0320 	and.w	r3, r3, #32
 800391e:	2b00      	cmp	r3, #0
 8003920:	d009      	beq.n	8003936 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	015a      	lsls	r2, r3, #5
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	4413      	add	r3, r2
 800392a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800392e:	461a      	mov	r2, r3
 8003930:	2320      	movs	r3, #32
 8003932:	6093      	str	r3, [r2, #8]
 8003934:	e098      	b.n	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800393c:	2b00      	cmp	r3, #0
 800393e:	f040 8093 	bne.w	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	4a4b      	ldr	r2, [pc, #300]	@ (8003a74 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d90f      	bls.n	800396a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00a      	beq.n	800396a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	015a      	lsls	r2, r3, #5
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	4413      	add	r3, r2
 800395c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003960:	461a      	mov	r2, r3
 8003962:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003966:	6093      	str	r3, [r2, #8]
 8003968:	e07e      	b.n	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	4613      	mov	r3, r2
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	4413      	add	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	4413      	add	r3, r2
 800397c:	3304      	adds	r3, #4
 800397e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a1a      	ldr	r2, [r3, #32]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	0159      	lsls	r1, r3, #5
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	440b      	add	r3, r1
 800398c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003996:	1ad2      	subs	r2, r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d114      	bne.n	80039cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039b4:	461a      	mov	r2, r3
 80039b6:	2101      	movs	r1, #1
 80039b8:	f006 feae 	bl	800a718 <USB_EP0_OutStart>
 80039bc:	e006      	b.n	80039cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	441a      	add	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	4619      	mov	r1, r3
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f00a fd58 	bl	800e488 <HAL_PCD_DataOutStageCallback>
 80039d8:	e046      	b.n	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	4a26      	ldr	r2, [pc, #152]	@ (8003a78 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d124      	bne.n	8003a2c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00a      	beq.n	8003a02 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	015a      	lsls	r2, r3, #5
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	4413      	add	r3, r2
 80039f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039f8:	461a      	mov	r2, r3
 80039fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039fe:	6093      	str	r3, [r2, #8]
 8003a00:	e032      	b.n	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	015a      	lsls	r2, r3, #5
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	4413      	add	r3, r2
 8003a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a18:	461a      	mov	r2, r3
 8003a1a:	2320      	movs	r3, #32
 8003a1c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	4619      	mov	r1, r3
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f00a fd2f 	bl	800e488 <HAL_PCD_DataOutStageCallback>
 8003a2a:	e01d      	b.n	8003a68 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d114      	bne.n	8003a5c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	4613      	mov	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	4413      	add	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d108      	bne.n	8003a5c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6818      	ldr	r0, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a54:	461a      	mov	r2, r3
 8003a56:	2100      	movs	r1, #0
 8003a58:	f006 fe5e 	bl	800a718 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	4619      	mov	r1, r3
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f00a fd10 	bl	800e488 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	4f54300a 	.word	0x4f54300a
 8003a78:	4f54310a 	.word	0x4f54310a

08003a7c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	333c      	adds	r3, #60	@ 0x3c
 8003a94:	3304      	adds	r3, #4
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	015a      	lsls	r2, r3, #5
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	4a15      	ldr	r2, [pc, #84]	@ (8003b04 <PCD_EP_OutSetupPacket_int+0x88>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d90e      	bls.n	8003ad0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d009      	beq.n	8003ad0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	015a      	lsls	r2, r3, #5
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ac8:	461a      	mov	r2, r3
 8003aca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ace:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f00a fcc7 	bl	800e464 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b04 <PCD_EP_OutSetupPacket_int+0x88>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d90c      	bls.n	8003af8 <PCD_EP_OutSetupPacket_int+0x7c>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	799b      	ldrb	r3, [r3, #6]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d108      	bne.n	8003af8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003af0:	461a      	mov	r2, r3
 8003af2:	2101      	movs	r1, #1
 8003af4:	f006 fe10 	bl	800a718 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	4f54300a 	.word	0x4f54300a

08003b08 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	460b      	mov	r3, r1
 8003b12:	70fb      	strb	r3, [r7, #3]
 8003b14:	4613      	mov	r3, r2
 8003b16:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003b20:	78fb      	ldrb	r3, [r7, #3]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d107      	bne.n	8003b36 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003b26:	883b      	ldrh	r3, [r7, #0]
 8003b28:	0419      	lsls	r1, r3, #16
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b34:	e028      	b.n	8003b88 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3c:	0c1b      	lsrs	r3, r3, #16
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	4413      	add	r3, r2
 8003b42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003b44:	2300      	movs	r3, #0
 8003b46:	73fb      	strb	r3, [r7, #15]
 8003b48:	e00d      	b.n	8003b66 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	3340      	adds	r3, #64	@ 0x40
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	0c1b      	lsrs	r3, r3, #16
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	3301      	adds	r3, #1
 8003b64:	73fb      	strb	r3, [r7, #15]
 8003b66:	7bfa      	ldrb	r2, [r7, #15]
 8003b68:	78fb      	ldrb	r3, [r7, #3]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d3ec      	bcc.n	8003b4a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003b70:	883b      	ldrh	r3, [r7, #0]
 8003b72:	0418      	lsls	r0, r3, #16
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6819      	ldr	r1, [r3, #0]
 8003b78:	78fb      	ldrb	r3, [r7, #3]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	4302      	orrs	r2, r0
 8003b80:	3340      	adds	r3, #64	@ 0x40
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3714      	adds	r7, #20
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	887a      	ldrh	r2, [r7, #2]
 8003ba8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003be6:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_PCDEx_ActivateLPM+0x44>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr
 8003bfc:	10000003 	.word	0x10000003

08003c00 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003c20:	4b19      	ldr	r3, [pc, #100]	@ (8003c88 <HAL_PWREx_ConfigSupply+0x70>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d00a      	beq.n	8003c42 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003c2c:	4b16      	ldr	r3, [pc, #88]	@ (8003c88 <HAL_PWREx_ConfigSupply+0x70>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d001      	beq.n	8003c3e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e01f      	b.n	8003c7e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e01d      	b.n	8003c7e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003c42:	4b11      	ldr	r3, [pc, #68]	@ (8003c88 <HAL_PWREx_ConfigSupply+0x70>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f023 0207 	bic.w	r2, r3, #7
 8003c4a:	490f      	ldr	r1, [pc, #60]	@ (8003c88 <HAL_PWREx_ConfigSupply+0x70>)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003c52:	f7fd fc23 	bl	800149c <HAL_GetTick>
 8003c56:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c58:	e009      	b.n	8003c6e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003c5a:	f7fd fc1f 	bl	800149c <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c68:	d901      	bls.n	8003c6e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e007      	b.n	8003c7e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c6e:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <HAL_PWREx_ConfigSupply+0x70>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c7a:	d1ee      	bne.n	8003c5a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	58024800 	.word	0x58024800

08003c8c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003c90:	4b05      	ldr	r3, [pc, #20]	@ (8003ca8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	4a04      	ldr	r2, [pc, #16]	@ (8003ca8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003c96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c9a:	60d3      	str	r3, [r2, #12]
}
 8003c9c:	bf00      	nop
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	58024800 	.word	0x58024800

08003cac <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003cb4:	f7fd fbf2 	bl	800149c <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e05f      	b.n	8003d84 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d107      	bne.n	8003ce0 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7fd f8c7 	bl	8000e64 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003cd6:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 fa5e 	bl	800419c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	021a      	lsls	r2, r3, #8
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	2120      	movs	r1, #32
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 fa56 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003d10:	7afb      	ldrb	r3, [r7, #11]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d135      	bne.n	8003d82 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d8c <HAL_QSPI_Init+0xe0>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6852      	ldr	r2, [r2, #4]
 8003d24:	0611      	lsls	r1, r2, #24
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	68d2      	ldr	r2, [r2, #12]
 8003d2a:	4311      	orrs	r1, r2
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	69d2      	ldr	r2, [r2, #28]
 8003d30:	4311      	orrs	r1, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6a12      	ldr	r2, [r2, #32]
 8003d36:	4311      	orrs	r1, r2
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685a      	ldr	r2, [r3, #4]
 8003d46:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <HAL_QSPI_Init+0xe4>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6912      	ldr	r2, [r2, #16]
 8003d4e:	0411      	lsls	r1, r2, #16
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6952      	ldr	r2, [r2, #20]
 8003d54:	4311      	orrs	r1, r2
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	6992      	ldr	r2, [r2, #24]
 8003d5a:	4311      	orrs	r1, r2
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	6812      	ldr	r2, [r2, #0]
 8003d60:	430b      	orrs	r3, r1
 8003d62:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f042 0201 	orr.w	r2, r2, #1
 8003d72:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8003d82:	7afb      	ldrb	r3, [r7, #11]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	00ffff2f 	.word	0x00ffff2f
 8003d90:	ffe0f8fe 	.word	0xffe0f8fe

08003d94 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003da0:	f7fd fb7c 	bl	800149c <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_QSPI_Command+0x22>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e048      	b.n	8003e48 <HAL_QSPI_Command+0xb4>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d137      	bne.n	8003e3a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	2200      	movs	r2, #0
 8003de0:	2120      	movs	r1, #32
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 f9e8 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 8003de8:	4603      	mov	r3, r0
 8003dea:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003dec:	7dfb      	ldrb	r3, [r7, #23]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d125      	bne.n	8003e3e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003df2:	2200      	movs	r2, #0
 8003df4:	68b9      	ldr	r1, [r7, #8]
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 fa15 	bl	8004226 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d115      	bne.n	8003e30 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	2102      	movs	r1, #2
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f9d2 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8003e18:	7dfb      	ldrb	r3, [r7, #23]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10f      	bne.n	8003e3e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2202      	movs	r2, #2
 8003e24:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e2e:	e006      	b.n	8003e3e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e38:	e001      	b.n	8003e3e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8003e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b08a      	sub	sp, #40	@ 0x28
 8003e54:	af02      	add	r7, sp, #8
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003e60:	f7fd fb1c 	bl	800149c <HAL_GetTick>
 8003e64:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	3320      	adds	r3, #32
 8003e6c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_QSPI_Transmit+0x2e>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e076      	b.n	8003f6c <HAL_QSPI_Transmit+0x11c>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d165      	bne.n	8003f5e <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d056      	beq.n	8003f4c <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2212      	movs	r2, #18
 8003ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	68ba      	ldr	r2, [r7, #8]
 8003ec2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003ed2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8003ed4:	e01b      	b.n	8003f0e <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	2201      	movs	r2, #1
 8003ede:	2104      	movs	r1, #4
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f969 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003eea:	7ffb      	ldrb	r3, [r7, #31]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d113      	bne.n	8003f18 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	781a      	ldrb	r2, [r3, #0]
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f08:	1e5a      	subs	r2, r3, #1
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1df      	bne.n	8003ed6 <HAL_QSPI_Transmit+0x86>
 8003f16:	e000      	b.n	8003f1a <HAL_QSPI_Transmit+0xca>
          break;
 8003f18:	bf00      	nop
      }

      if (status == HAL_OK)
 8003f1a:	7ffb      	ldrb	r3, [r7, #31]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d110      	bne.n	8003f42 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	2201      	movs	r2, #1
 8003f28:	2102      	movs	r1, #2
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 f944 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 8003f30:	4603      	mov	r3, r0
 8003f32:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8003f34:	7ffb      	ldrb	r3, [r7, #31]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d103      	bne.n	8003f42 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f4a:	e00a      	b.n	8003f62 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f50:	f043 0208 	orr.w	r2, r3, #8
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	77fb      	strb	r3, [r7, #31]
 8003f5c:	e001      	b.n	8003f62 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003f5e:	2302      	movs	r3, #2
 8003f60:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8003f6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3720      	adds	r7, #32
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	@ 0x28
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f80:	2300      	movs	r3, #0
 8003f82:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003f84:	f7fd fa8a 	bl	800149c <HAL_GetTick>
 8003f88:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	3320      	adds	r3, #32
 8003f98:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d101      	bne.n	8003faa <HAL_QSPI_Receive+0x36>
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	e07d      	b.n	80040a6 <HAL_QSPI_Receive+0x132>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d16c      	bne.n	8004098 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d05d      	beq.n	8004086 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2222      	movs	r2, #34	@ 0x22
 8003fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004002:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800400c:	e01c      	b.n	8004048 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	2201      	movs	r2, #1
 8004016:	2106      	movs	r1, #6
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 f8cd 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 800401e:	4603      	mov	r3, r0
 8004020:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8004022:	7ffb      	ldrb	r3, [r7, #31]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d114      	bne.n	8004052 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	7812      	ldrb	r2, [r2, #0]
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004042:	1e5a      	subs	r2, r3, #1
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1de      	bne.n	800400e <HAL_QSPI_Receive+0x9a>
 8004050:	e000      	b.n	8004054 <HAL_QSPI_Receive+0xe0>
          break;
 8004052:	bf00      	nop
      }

      if (status == HAL_OK)
 8004054:	7ffb      	ldrb	r3, [r7, #31]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d110      	bne.n	800407c <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2201      	movs	r2, #1
 8004062:	2102      	movs	r1, #2
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 f8a7 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 800406a:	4603      	mov	r3, r0
 800406c:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800406e:	7ffb      	ldrb	r3, [r7, #31]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d103      	bne.n	800407c <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2202      	movs	r2, #2
 800407a:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004084:	e00a      	b.n	800409c <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408a:	f043 0208 	orr.w	r2, r3, #8
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	77fb      	strb	r3, [r7, #31]
 8004096:	e001      	b.n	800409c <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004098:	2302      	movs	r3, #2
 800409a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80040a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3720      	adds	r7, #32
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b088      	sub	sp, #32
 80040b2:	af02      	add	r7, sp, #8
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
 80040ba:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80040bc:	f7fd f9ee 	bl	800149c <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d101      	bne.n	80040d2 <HAL_QSPI_AutoPolling+0x24>
 80040ce:	2302      	movs	r3, #2
 80040d0:	e060      	b.n	8004194 <HAL_QSPI_AutoPolling+0xe6>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d14f      	bne.n	8004186 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2242      	movs	r2, #66	@ 0x42
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	2200      	movs	r2, #0
 80040fc:	2120      	movs	r1, #32
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f000 f85a 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 8004104:	4603      	mov	r3, r0
 8004106:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004108:	7dfb      	ldrb	r3, [r7, #23]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d13d      	bne.n	800418a <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6852      	ldr	r2, [r2, #4]
 8004120:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6892      	ldr	r2, [r2, #8]
 800412a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	431a      	orrs	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004144:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68da      	ldr	r2, [r3, #12]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800414e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004152:	68b9      	ldr	r1, [r7, #8]
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f000 f866 	bl	8004226 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2201      	movs	r2, #1
 8004162:	2108      	movs	r1, #8
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f827 	bl	80041b8 <QSPI_WaitFlagStateUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800416e:	7dfb      	ldrb	r3, [r7, #23]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10a      	bne.n	800418a <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2208      	movs	r2, #8
 800417a:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004184:	e001      	b.n	800418a <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8004186:	2302      	movs	r3, #2
 8004188:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8004192:	7dfb      	ldrb	r3, [r7, #23]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3718      	adds	r7, #24
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80041c8:	e01a      	b.n	8004200 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d0:	d016      	beq.n	8004200 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d2:	f7fd f963 	bl	800149c <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d302      	bcc.n	80041e8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10b      	bne.n	8004200 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2204      	movs	r2, #4
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f4:	f043 0201 	orr.w	r2, r3, #1
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e00e      	b.n	800421e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	4013      	ands	r3, r2
 800420a:	2b00      	cmp	r3, #0
 800420c:	bf14      	ite	ne
 800420e:	2301      	movne	r3, #1
 8004210:	2300      	moveq	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	461a      	mov	r2, r3
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	429a      	cmp	r2, r3
 800421a:	d1d6      	bne.n	80041ca <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8004226:	b480      	push	{r7}
 8004228:	b085      	sub	sp, #20
 800422a:	af00      	add	r7, sp, #0
 800422c:	60f8      	str	r0, [r7, #12]
 800422e:	60b9      	str	r1, [r7, #8]
 8004230:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	2b00      	cmp	r3, #0
 8004238:	d009      	beq.n	800424e <QSPI_Config+0x28>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004240:	d005      	beq.n	800424e <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	3a01      	subs	r2, #1
 800424c:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 80c1 	beq.w	80043da <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d063      	beq.n	8004328 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	6892      	ldr	r2, [r2, #8]
 8004268:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d031      	beq.n	80042d6 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	431a      	orrs	r2, r3
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004280:	431a      	orrs	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004286:	431a      	orrs	r2, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	049b      	lsls	r3, r3, #18
 800428e:	431a      	orrs	r2, r3
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	431a      	orrs	r2, r3
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	431a      	orrs	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	431a      	orrs	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	431a      	orrs	r2, r3
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	431a      	orrs	r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	ea42 0103 	orr.w	r1, r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	430a      	orrs	r2, r1
 80042be:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80042c6:	f000 813f 	beq.w	8004548 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	6852      	ldr	r2, [r2, #4]
 80042d2:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 80042d4:	e138      	b.n	8004548 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042de:	431a      	orrs	r2, r3
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e4:	431a      	orrs	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	431a      	orrs	r2, r3
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	049b      	lsls	r3, r3, #18
 80042f2:	431a      	orrs	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	431a      	orrs	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	431a      	orrs	r2, r3
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	431a      	orrs	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	431a      	orrs	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	ea42 0103 	orr.w	r1, r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	430a      	orrs	r2, r1
 800431c:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2200      	movs	r2, #0
 8004324:	619a      	str	r2, [r3, #24]
}
 8004326:	e10f      	b.n	8004548 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d02e      	beq.n	800438e <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	431a      	orrs	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800433e:	431a      	orrs	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004344:	431a      	orrs	r2, r3
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	049b      	lsls	r3, r3, #18
 800434c:	431a      	orrs	r2, r3
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	431a      	orrs	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	431a      	orrs	r2, r3
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	431a      	orrs	r2, r3
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	431a      	orrs	r2, r3
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	ea42 0103 	orr.w	r1, r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	430a      	orrs	r2, r1
 8004376:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800437e:	f000 80e3 	beq.w	8004548 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	6852      	ldr	r2, [r2, #4]
 800438a:	619a      	str	r2, [r3, #24]
}
 800438c:	e0dc      	b.n	8004548 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004396:	431a      	orrs	r2, r3
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800439c:	431a      	orrs	r2, r3
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	431a      	orrs	r2, r3
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	049b      	lsls	r3, r3, #18
 80043aa:	431a      	orrs	r2, r3
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	431a      	orrs	r2, r3
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	431a      	orrs	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	431a      	orrs	r2, r3
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	ea42 0103 	orr.w	r1, r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2200      	movs	r2, #0
 80043d6:	619a      	str	r2, [r3, #24]
}
 80043d8:	e0b6      	b.n	8004548 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d05d      	beq.n	800449e <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	6892      	ldr	r2, [r2, #8]
 80043ea:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d02e      	beq.n	8004452 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fc:	431a      	orrs	r2, r3
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004402:	431a      	orrs	r2, r3
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004408:	431a      	orrs	r2, r3
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	049b      	lsls	r3, r3, #18
 8004410:	431a      	orrs	r2, r3
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	431a      	orrs	r2, r3
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	431a      	orrs	r2, r3
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	431a      	orrs	r2, r3
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	431a      	orrs	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	ea42 0103 	orr.w	r1, r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	430a      	orrs	r2, r1
 800443a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004442:	f000 8081 	beq.w	8004548 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	6852      	ldr	r2, [r2, #4]
 800444e:	619a      	str	r2, [r3, #24]
}
 8004450:	e07a      	b.n	8004548 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445a:	431a      	orrs	r2, r3
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004460:	431a      	orrs	r2, r3
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	431a      	orrs	r2, r3
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	049b      	lsls	r3, r3, #18
 800446e:	431a      	orrs	r2, r3
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	431a      	orrs	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	431a      	orrs	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	431a      	orrs	r2, r3
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	ea42 0103 	orr.w	r1, r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	430a      	orrs	r2, r1
 8004492:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2200      	movs	r2, #0
 800449a:	619a      	str	r2, [r3, #24]
}
 800449c:	e054      	b.n	8004548 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d02a      	beq.n	80044fc <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	431a      	orrs	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044b4:	431a      	orrs	r2, r3
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ba:	431a      	orrs	r2, r3
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	695b      	ldr	r3, [r3, #20]
 80044c0:	049b      	lsls	r3, r3, #18
 80044c2:	431a      	orrs	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	431a      	orrs	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	ea42 0103 	orr.w	r1, r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044ee:	d02b      	beq.n	8004548 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	6852      	ldr	r2, [r2, #4]
 80044f8:	619a      	str	r2, [r3, #24]
}
 80044fa:	e025      	b.n	8004548 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	2b00      	cmp	r3, #0
 8004502:	d021      	beq.n	8004548 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450c:	431a      	orrs	r2, r3
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004512:	431a      	orrs	r2, r3
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	431a      	orrs	r2, r3
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	049b      	lsls	r3, r3, #18
 8004520:	431a      	orrs	r2, r3
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	431a      	orrs	r2, r3
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	431a      	orrs	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	ea42 0103 	orr.w	r1, r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	430a      	orrs	r2, r1
 800453e:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2200      	movs	r2, #0
 8004546:	619a      	str	r2, [r3, #24]
}
 8004548:	bf00      	nop
 800454a:	3714      	adds	r7, #20
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08c      	sub	sp, #48	@ 0x30
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d102      	bne.n	8004568 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	f000 bc48 	b.w	8004df8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 8088 	beq.w	8004686 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004576:	4b99      	ldr	r3, [pc, #612]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800457e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004580:	4b96      	ldr	r3, [pc, #600]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004584:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004588:	2b10      	cmp	r3, #16
 800458a:	d007      	beq.n	800459c <HAL_RCC_OscConfig+0x48>
 800458c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800458e:	2b18      	cmp	r3, #24
 8004590:	d111      	bne.n	80045b6 <HAL_RCC_OscConfig+0x62>
 8004592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004594:	f003 0303 	and.w	r3, r3, #3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d10c      	bne.n	80045b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800459c:	4b8f      	ldr	r3, [pc, #572]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d06d      	beq.n	8004684 <HAL_RCC_OscConfig+0x130>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d169      	bne.n	8004684 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f000 bc21 	b.w	8004df8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045be:	d106      	bne.n	80045ce <HAL_RCC_OscConfig+0x7a>
 80045c0:	4b86      	ldr	r3, [pc, #536]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a85      	ldr	r2, [pc, #532]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	e02e      	b.n	800462c <HAL_RCC_OscConfig+0xd8>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10c      	bne.n	80045f0 <HAL_RCC_OscConfig+0x9c>
 80045d6:	4b81      	ldr	r3, [pc, #516]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a80      	ldr	r2, [pc, #512]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	4b7e      	ldr	r3, [pc, #504]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a7d      	ldr	r2, [pc, #500]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045ec:	6013      	str	r3, [r2, #0]
 80045ee:	e01d      	b.n	800462c <HAL_RCC_OscConfig+0xd8>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045f8:	d10c      	bne.n	8004614 <HAL_RCC_OscConfig+0xc0>
 80045fa:	4b78      	ldr	r3, [pc, #480]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a77      	ldr	r2, [pc, #476]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004600:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	4b75      	ldr	r3, [pc, #468]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a74      	ldr	r2, [pc, #464]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 800460c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004610:	6013      	str	r3, [r2, #0]
 8004612:	e00b      	b.n	800462c <HAL_RCC_OscConfig+0xd8>
 8004614:	4b71      	ldr	r3, [pc, #452]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a70      	ldr	r2, [pc, #448]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 800461a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800461e:	6013      	str	r3, [r2, #0]
 8004620:	4b6e      	ldr	r3, [pc, #440]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a6d      	ldr	r2, [pc, #436]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004626:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800462a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d013      	beq.n	800465c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004634:	f7fc ff32 	bl	800149c <HAL_GetTick>
 8004638:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800463c:	f7fc ff2e 	bl	800149c <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b64      	cmp	r3, #100	@ 0x64
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e3d4      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800464e:	4b63      	ldr	r3, [pc, #396]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0f0      	beq.n	800463c <HAL_RCC_OscConfig+0xe8>
 800465a:	e014      	b.n	8004686 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465c:	f7fc ff1e 	bl	800149c <HAL_GetTick>
 8004660:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004664:	f7fc ff1a 	bl	800149c <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b64      	cmp	r3, #100	@ 0x64
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e3c0      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004676:	4b59      	ldr	r3, [pc, #356]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x110>
 8004682:	e000      	b.n	8004686 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 80ca 	beq.w	8004828 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004694:	4b51      	ldr	r3, [pc, #324]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800469c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800469e:	4b4f      	ldr	r3, [pc, #316]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80046a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d007      	beq.n	80046ba <HAL_RCC_OscConfig+0x166>
 80046aa:	6a3b      	ldr	r3, [r7, #32]
 80046ac:	2b18      	cmp	r3, #24
 80046ae:	d156      	bne.n	800475e <HAL_RCC_OscConfig+0x20a>
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d151      	bne.n	800475e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046ba:	4b48      	ldr	r3, [pc, #288]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0304 	and.w	r3, r3, #4
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d005      	beq.n	80046d2 <HAL_RCC_OscConfig+0x17e>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e392      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80046d2:	4b42      	ldr	r3, [pc, #264]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f023 0219 	bic.w	r2, r3, #25
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	493f      	ldr	r1, [pc, #252]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e4:	f7fc feda 	bl	800149c <HAL_GetTick>
 80046e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80046ea:	e008      	b.n	80046fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ec:	f7fc fed6 	bl	800149c <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e37c      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80046fe:	4b37      	ldr	r3, [pc, #220]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b00      	cmp	r3, #0
 8004708:	d0f0      	beq.n	80046ec <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800470a:	f7fc fef7 	bl	80014fc <HAL_GetREVID>
 800470e:	4603      	mov	r3, r0
 8004710:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004714:	4293      	cmp	r3, r2
 8004716:	d817      	bhi.n	8004748 <HAL_RCC_OscConfig+0x1f4>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	2b40      	cmp	r3, #64	@ 0x40
 800471e:	d108      	bne.n	8004732 <HAL_RCC_OscConfig+0x1de>
 8004720:	4b2e      	ldr	r3, [pc, #184]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004728:	4a2c      	ldr	r2, [pc, #176]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 800472a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800472e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004730:	e07a      	b.n	8004828 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004732:	4b2a      	ldr	r3, [pc, #168]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	031b      	lsls	r3, r3, #12
 8004740:	4926      	ldr	r1, [pc, #152]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004742:	4313      	orrs	r3, r2
 8004744:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004746:	e06f      	b.n	8004828 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004748:	4b24      	ldr	r3, [pc, #144]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	061b      	lsls	r3, r3, #24
 8004756:	4921      	ldr	r1, [pc, #132]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004758:	4313      	orrs	r3, r2
 800475a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800475c:	e064      	b.n	8004828 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d047      	beq.n	80047f6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004766:	4b1d      	ldr	r3, [pc, #116]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f023 0219 	bic.w	r2, r3, #25
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	491a      	ldr	r1, [pc, #104]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004774:	4313      	orrs	r3, r2
 8004776:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004778:	f7fc fe90 	bl	800149c <HAL_GetTick>
 800477c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800477e:	e008      	b.n	8004792 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004780:	f7fc fe8c 	bl	800149c <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b02      	cmp	r3, #2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e332      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0304 	and.w	r3, r3, #4
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0f0      	beq.n	8004780 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800479e:	f7fc fead 	bl	80014fc <HAL_GetREVID>
 80047a2:	4603      	mov	r3, r0
 80047a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d819      	bhi.n	80047e0 <HAL_RCC_OscConfig+0x28c>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2b40      	cmp	r3, #64	@ 0x40
 80047b2:	d108      	bne.n	80047c6 <HAL_RCC_OscConfig+0x272>
 80047b4:	4b09      	ldr	r3, [pc, #36]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80047bc:	4a07      	ldr	r2, [pc, #28]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80047be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047c2:	6053      	str	r3, [r2, #4]
 80047c4:	e030      	b.n	8004828 <HAL_RCC_OscConfig+0x2d4>
 80047c6:	4b05      	ldr	r3, [pc, #20]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	031b      	lsls	r3, r3, #12
 80047d4:	4901      	ldr	r1, [pc, #4]	@ (80047dc <HAL_RCC_OscConfig+0x288>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	604b      	str	r3, [r1, #4]
 80047da:	e025      	b.n	8004828 <HAL_RCC_OscConfig+0x2d4>
 80047dc:	58024400 	.word	0x58024400
 80047e0:	4b9a      	ldr	r3, [pc, #616]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	061b      	lsls	r3, r3, #24
 80047ee:	4997      	ldr	r1, [pc, #604]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	604b      	str	r3, [r1, #4]
 80047f4:	e018      	b.n	8004828 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047f6:	4b95      	ldr	r3, [pc, #596]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a94      	ldr	r2, [pc, #592]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80047fc:	f023 0301 	bic.w	r3, r3, #1
 8004800:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004802:	f7fc fe4b 	bl	800149c <HAL_GetTick>
 8004806:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004808:	e008      	b.n	800481c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800480a:	f7fc fe47 	bl	800149c <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e2ed      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800481c:	4b8b      	ldr	r3, [pc, #556]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0304 	and.w	r3, r3, #4
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1f0      	bne.n	800480a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 80a9 	beq.w	8004988 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004836:	4b85      	ldr	r3, [pc, #532]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800483e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004840:	4b82      	ldr	r3, [pc, #520]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004844:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	2b08      	cmp	r3, #8
 800484a:	d007      	beq.n	800485c <HAL_RCC_OscConfig+0x308>
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	2b18      	cmp	r3, #24
 8004850:	d13a      	bne.n	80048c8 <HAL_RCC_OscConfig+0x374>
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	2b01      	cmp	r3, #1
 800485a:	d135      	bne.n	80048c8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800485c:	4b7b      	ldr	r3, [pc, #492]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004864:	2b00      	cmp	r3, #0
 8004866:	d005      	beq.n	8004874 <HAL_RCC_OscConfig+0x320>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	69db      	ldr	r3, [r3, #28]
 800486c:	2b80      	cmp	r3, #128	@ 0x80
 800486e:	d001      	beq.n	8004874 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e2c1      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004874:	f7fc fe42 	bl	80014fc <HAL_GetREVID>
 8004878:	4603      	mov	r3, r0
 800487a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800487e:	4293      	cmp	r3, r2
 8004880:	d817      	bhi.n	80048b2 <HAL_RCC_OscConfig+0x35e>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	2b20      	cmp	r3, #32
 8004888:	d108      	bne.n	800489c <HAL_RCC_OscConfig+0x348>
 800488a:	4b70      	ldr	r3, [pc, #448]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004892:	4a6e      	ldr	r2, [pc, #440]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004894:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004898:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800489a:	e075      	b.n	8004988 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800489c:	4b6b      	ldr	r3, [pc, #428]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	069b      	lsls	r3, r3, #26
 80048aa:	4968      	ldr	r1, [pc, #416]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80048b0:	e06a      	b.n	8004988 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80048b2:	4b66      	ldr	r3, [pc, #408]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	061b      	lsls	r3, r3, #24
 80048c0:	4962      	ldr	r1, [pc, #392]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80048c6:	e05f      	b.n	8004988 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	69db      	ldr	r3, [r3, #28]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d042      	beq.n	8004956 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80048d0:	4b5e      	ldr	r3, [pc, #376]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a5d      	ldr	r2, [pc, #372]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80048d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048dc:	f7fc fdde 	bl	800149c <HAL_GetTick>
 80048e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80048e4:	f7fc fdda 	bl	800149c <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e280      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048f6:	4b55      	ldr	r3, [pc, #340]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d0f0      	beq.n	80048e4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004902:	f7fc fdfb 	bl	80014fc <HAL_GetREVID>
 8004906:	4603      	mov	r3, r0
 8004908:	f241 0203 	movw	r2, #4099	@ 0x1003
 800490c:	4293      	cmp	r3, r2
 800490e:	d817      	bhi.n	8004940 <HAL_RCC_OscConfig+0x3ec>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	2b20      	cmp	r3, #32
 8004916:	d108      	bne.n	800492a <HAL_RCC_OscConfig+0x3d6>
 8004918:	4b4c      	ldr	r3, [pc, #304]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004920:	4a4a      	ldr	r2, [pc, #296]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004922:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004926:	6053      	str	r3, [r2, #4]
 8004928:	e02e      	b.n	8004988 <HAL_RCC_OscConfig+0x434>
 800492a:	4b48      	ldr	r3, [pc, #288]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	069b      	lsls	r3, r3, #26
 8004938:	4944      	ldr	r1, [pc, #272]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800493a:	4313      	orrs	r3, r2
 800493c:	604b      	str	r3, [r1, #4]
 800493e:	e023      	b.n	8004988 <HAL_RCC_OscConfig+0x434>
 8004940:	4b42      	ldr	r3, [pc, #264]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	061b      	lsls	r3, r3, #24
 800494e:	493f      	ldr	r1, [pc, #252]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004950:	4313      	orrs	r3, r2
 8004952:	60cb      	str	r3, [r1, #12]
 8004954:	e018      	b.n	8004988 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004956:	4b3d      	ldr	r3, [pc, #244]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a3c      	ldr	r2, [pc, #240]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800495c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004962:	f7fc fd9b 	bl	800149c <HAL_GetTick>
 8004966:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800496a:	f7fc fd97 	bl	800149c <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e23d      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800497c:	4b33      	ldr	r3, [pc, #204]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1f0      	bne.n	800496a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d036      	beq.n	8004a02 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d019      	beq.n	80049d0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800499c:	4b2b      	ldr	r3, [pc, #172]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 800499e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049a0:	4a2a      	ldr	r2, [pc, #168]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a8:	f7fc fd78 	bl	800149c <HAL_GetTick>
 80049ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b0:	f7fc fd74 	bl	800149c <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e21a      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80049c2:	4b22      	ldr	r3, [pc, #136]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80049c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d0f0      	beq.n	80049b0 <HAL_RCC_OscConfig+0x45c>
 80049ce:	e018      	b.n	8004a02 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049d0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80049d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d4:	4a1d      	ldr	r2, [pc, #116]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80049d6:	f023 0301 	bic.w	r3, r3, #1
 80049da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049dc:	f7fc fd5e 	bl	800149c <HAL_GetTick>
 80049e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049e4:	f7fc fd5a 	bl	800149c <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e200      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80049f6:	4b15      	ldr	r3, [pc, #84]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 80049f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1f0      	bne.n	80049e4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0320 	and.w	r3, r3, #32
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d039      	beq.n	8004a82 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d01c      	beq.n	8004a50 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a16:	4b0d      	ldr	r3, [pc, #52]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004a1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004a20:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004a22:	f7fc fd3b 	bl	800149c <HAL_GetTick>
 8004a26:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a2a:	f7fc fd37 	bl	800149c <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e1dd      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004a3c:	4b03      	ldr	r3, [pc, #12]	@ (8004a4c <HAL_RCC_OscConfig+0x4f8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0f0      	beq.n	8004a2a <HAL_RCC_OscConfig+0x4d6>
 8004a48:	e01b      	b.n	8004a82 <HAL_RCC_OscConfig+0x52e>
 8004a4a:	bf00      	nop
 8004a4c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a50:	4b9b      	ldr	r3, [pc, #620]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a9a      	ldr	r2, [pc, #616]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004a56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a5a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004a5c:	f7fc fd1e 	bl	800149c <HAL_GetTick>
 8004a60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a64:	f7fc fd1a 	bl	800149c <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e1c0      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a76:	4b92      	ldr	r3, [pc, #584]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1f0      	bne.n	8004a64 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0304 	and.w	r3, r3, #4
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 8081 	beq.w	8004b92 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a90:	4b8c      	ldr	r3, [pc, #560]	@ (8004cc4 <HAL_RCC_OscConfig+0x770>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a8b      	ldr	r2, [pc, #556]	@ (8004cc4 <HAL_RCC_OscConfig+0x770>)
 8004a96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a9a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a9c:	f7fc fcfe 	bl	800149c <HAL_GetTick>
 8004aa0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004aa2:	e008      	b.n	8004ab6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aa4:	f7fc fcfa 	bl	800149c <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b64      	cmp	r3, #100	@ 0x64
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e1a0      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ab6:	4b83      	ldr	r3, [pc, #524]	@ (8004cc4 <HAL_RCC_OscConfig+0x770>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0f0      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d106      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x584>
 8004aca:	4b7d      	ldr	r3, [pc, #500]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ace:	4a7c      	ldr	r2, [pc, #496]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004ad0:	f043 0301 	orr.w	r3, r3, #1
 8004ad4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ad6:	e02d      	b.n	8004b34 <HAL_RCC_OscConfig+0x5e0>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10c      	bne.n	8004afa <HAL_RCC_OscConfig+0x5a6>
 8004ae0:	4b77      	ldr	r3, [pc, #476]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae4:	4a76      	ldr	r2, [pc, #472]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004ae6:	f023 0301 	bic.w	r3, r3, #1
 8004aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aec:	4b74      	ldr	r3, [pc, #464]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af0:	4a73      	ldr	r2, [pc, #460]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004af2:	f023 0304 	bic.w	r3, r3, #4
 8004af6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004af8:	e01c      	b.n	8004b34 <HAL_RCC_OscConfig+0x5e0>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	2b05      	cmp	r3, #5
 8004b00:	d10c      	bne.n	8004b1c <HAL_RCC_OscConfig+0x5c8>
 8004b02:	4b6f      	ldr	r3, [pc, #444]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b06:	4a6e      	ldr	r2, [pc, #440]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b08:	f043 0304 	orr.w	r3, r3, #4
 8004b0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b0e:	4b6c      	ldr	r3, [pc, #432]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b12:	4a6b      	ldr	r2, [pc, #428]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b1a:	e00b      	b.n	8004b34 <HAL_RCC_OscConfig+0x5e0>
 8004b1c:	4b68      	ldr	r3, [pc, #416]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b20:	4a67      	ldr	r2, [pc, #412]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b22:	f023 0301 	bic.w	r3, r3, #1
 8004b26:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b28:	4b65      	ldr	r3, [pc, #404]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b2c:	4a64      	ldr	r2, [pc, #400]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b2e:	f023 0304 	bic.w	r3, r3, #4
 8004b32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d015      	beq.n	8004b68 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3c:	f7fc fcae 	bl	800149c <HAL_GetTick>
 8004b40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b42:	e00a      	b.n	8004b5a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b44:	f7fc fcaa 	bl	800149c <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e14e      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b5a:	4b59      	ldr	r3, [pc, #356]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0ee      	beq.n	8004b44 <HAL_RCC_OscConfig+0x5f0>
 8004b66:	e014      	b.n	8004b92 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b68:	f7fc fc98 	bl	800149c <HAL_GetTick>
 8004b6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b6e:	e00a      	b.n	8004b86 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b70:	f7fc fc94 	bl	800149c <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e138      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b86:	4b4e      	ldr	r3, [pc, #312]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1ee      	bne.n	8004b70 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 812d 	beq.w	8004df6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004b9c:	4b48      	ldr	r3, [pc, #288]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004b9e:	691b      	ldr	r3, [r3, #16]
 8004ba0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ba4:	2b18      	cmp	r3, #24
 8004ba6:	f000 80bd 	beq.w	8004d24 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	f040 809e 	bne.w	8004cf0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb4:	4b42      	ldr	r3, [pc, #264]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a41      	ldr	r2, [pc, #260]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004bba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc0:	f7fc fc6c 	bl	800149c <HAL_GetTick>
 8004bc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004bc6:	e008      	b.n	8004bda <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc8:	f7fc fc68 	bl	800149c <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d901      	bls.n	8004bda <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e10e      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004bda:	4b39      	ldr	r3, [pc, #228]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1f0      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004be6:	4b36      	ldr	r3, [pc, #216]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004be8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004bea:	4b37      	ldr	r3, [pc, #220]	@ (8004cc8 <HAL_RCC_OscConfig+0x774>)
 8004bec:	4013      	ands	r3, r2
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004bf6:	0112      	lsls	r2, r2, #4
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	4931      	ldr	r1, [pc, #196]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	628b      	str	r3, [r1, #40]	@ 0x28
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c04:	3b01      	subs	r3, #1
 8004c06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	025b      	lsls	r3, r3, #9
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	431a      	orrs	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	041b      	lsls	r3, r3, #16
 8004c1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	061b      	lsls	r3, r3, #24
 8004c2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c30:	4923      	ldr	r1, [pc, #140]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004c36:	4b22      	ldr	r3, [pc, #136]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3a:	4a21      	ldr	r2, [pc, #132]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c3c:	f023 0301 	bic.w	r3, r3, #1
 8004c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004c42:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c46:	4b21      	ldr	r3, [pc, #132]	@ (8004ccc <HAL_RCC_OscConfig+0x778>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004c4e:	00d2      	lsls	r2, r2, #3
 8004c50:	491b      	ldr	r1, [pc, #108]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004c56:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5a:	f023 020c 	bic.w	r2, r3, #12
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c62:	4917      	ldr	r1, [pc, #92]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004c68:	4b15      	ldr	r3, [pc, #84]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6c:	f023 0202 	bic.w	r2, r3, #2
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c74:	4912      	ldr	r1, [pc, #72]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004c7a:	4b11      	ldr	r3, [pc, #68]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7e:	4a10      	ldr	r2, [pc, #64]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c86:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	4a0d      	ldr	r2, [pc, #52]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004c92:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c96:	4a0a      	ldr	r2, [pc, #40]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004c9e:	4b08      	ldr	r3, [pc, #32]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca2:	4a07      	ldr	r2, [pc, #28]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004ca4:	f043 0301 	orr.w	r3, r3, #1
 8004ca8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004caa:	4b05      	ldr	r3, [pc, #20]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a04      	ldr	r2, [pc, #16]	@ (8004cc0 <HAL_RCC_OscConfig+0x76c>)
 8004cb0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb6:	f7fc fbf1 	bl	800149c <HAL_GetTick>
 8004cba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004cbc:	e011      	b.n	8004ce2 <HAL_RCC_OscConfig+0x78e>
 8004cbe:	bf00      	nop
 8004cc0:	58024400 	.word	0x58024400
 8004cc4:	58024800 	.word	0x58024800
 8004cc8:	fffffc0c 	.word	0xfffffc0c
 8004ccc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd0:	f7fc fbe4 	bl	800149c <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e08a      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ce2:	4b47      	ldr	r3, [pc, #284]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0f0      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x77c>
 8004cee:	e082      	b.n	8004df6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cf0:	4b43      	ldr	r3, [pc, #268]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a42      	ldr	r2, [pc, #264]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7fc fbce 	bl	800149c <HAL_GetTick>
 8004d00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d04:	f7fc fbca 	bl	800149c <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e070      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004d16:	4b3a      	ldr	r3, [pc, #232]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1f0      	bne.n	8004d04 <HAL_RCC_OscConfig+0x7b0>
 8004d22:	e068      	b.n	8004df6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004d24:	4b36      	ldr	r3, [pc, #216]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d28:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004d2a:	4b35      	ldr	r3, [pc, #212]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d031      	beq.n	8004d9c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	f003 0203 	and.w	r2, r3, #3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d12a      	bne.n	8004d9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	091b      	lsrs	r3, r3, #4
 8004d4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d122      	bne.n	8004d9c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d60:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d11a      	bne.n	8004d9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	0a5b      	lsrs	r3, r3, #9
 8004d6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d72:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d111      	bne.n	8004d9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	0c1b      	lsrs	r3, r3, #16
 8004d7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d84:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d108      	bne.n	8004d9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	0e1b      	lsrs	r3, r3, #24
 8004d8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d96:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d001      	beq.n	8004da0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e02b      	b.n	8004df8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004da0:	4b17      	ldr	r3, [pc, #92]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004da4:	08db      	lsrs	r3, r3, #3
 8004da6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004daa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d01f      	beq.n	8004df6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004db6:	4b12      	ldr	r3, [pc, #72]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dba:	4a11      	ldr	r2, [pc, #68]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004dbc:	f023 0301 	bic.w	r3, r3, #1
 8004dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004dc2:	f7fc fb6b 	bl	800149c <HAL_GetTick>
 8004dc6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004dc8:	bf00      	nop
 8004dca:	f7fc fb67 	bl	800149c <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d0f9      	beq.n	8004dca <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004dd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dda:	4b0a      	ldr	r3, [pc, #40]	@ (8004e04 <HAL_RCC_OscConfig+0x8b0>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004de2:	00d2      	lsls	r2, r2, #3
 8004de4:	4906      	ldr	r1, [pc, #24]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004dea:	4b05      	ldr	r3, [pc, #20]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dee:	4a04      	ldr	r2, [pc, #16]	@ (8004e00 <HAL_RCC_OscConfig+0x8ac>)
 8004df0:	f043 0301 	orr.w	r3, r3, #1
 8004df4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3730      	adds	r7, #48	@ 0x30
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	58024400 	.word	0x58024400
 8004e04:	ffff0007 	.word	0xffff0007

08004e08 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e19c      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e1c:	4b8a      	ldr	r3, [pc, #552]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 030f 	and.w	r3, r3, #15
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d910      	bls.n	8004e4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e2a:	4b87      	ldr	r3, [pc, #540]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f023 020f 	bic.w	r2, r3, #15
 8004e32:	4985      	ldr	r1, [pc, #532]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e3a:	4b83      	ldr	r3, [pc, #524]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d001      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e184      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d010      	beq.n	8004e7a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	691a      	ldr	r2, [r3, #16]
 8004e5c:	4b7b      	ldr	r3, [pc, #492]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d908      	bls.n	8004e7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004e68:	4b78      	ldr	r3, [pc, #480]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	4975      	ldr	r1, [pc, #468]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d010      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	695a      	ldr	r2, [r3, #20]
 8004e8a:	4b70      	ldr	r3, [pc, #448]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d908      	bls.n	8004ea8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e96:	4b6d      	ldr	r3, [pc, #436]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	496a      	ldr	r1, [pc, #424]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0310 	and.w	r3, r3, #16
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d010      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	699a      	ldr	r2, [r3, #24]
 8004eb8:	4b64      	ldr	r3, [pc, #400]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004eba:	69db      	ldr	r3, [r3, #28]
 8004ebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d908      	bls.n	8004ed6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004ec4:	4b61      	ldr	r3, [pc, #388]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	495e      	ldr	r1, [pc, #376]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0320 	and.w	r3, r3, #32
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d010      	beq.n	8004f04 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	69da      	ldr	r2, [r3, #28]
 8004ee6:	4b59      	ldr	r3, [pc, #356]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d908      	bls.n	8004f04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004ef2:	4b56      	ldr	r3, [pc, #344]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	69db      	ldr	r3, [r3, #28]
 8004efe:	4953      	ldr	r1, [pc, #332]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d010      	beq.n	8004f32 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	4b4d      	ldr	r3, [pc, #308]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	f003 030f 	and.w	r3, r3, #15
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d908      	bls.n	8004f32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f20:	4b4a      	ldr	r3, [pc, #296]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	f023 020f 	bic.w	r2, r3, #15
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	4947      	ldr	r1, [pc, #284]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d055      	beq.n	8004fea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004f3e:	4b43      	ldr	r3, [pc, #268]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4940      	ldr	r1, [pc, #256]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d107      	bne.n	8004f68 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f58:	4b3c      	ldr	r3, [pc, #240]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d121      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0f6      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	2b03      	cmp	r3, #3
 8004f6e:	d107      	bne.n	8004f80 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f70:	4b36      	ldr	r3, [pc, #216]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d115      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e0ea      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d107      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004f88:	4b30      	ldr	r3, [pc, #192]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d109      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e0de      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f98:	4b2c      	ldr	r3, [pc, #176]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0304 	and.w	r3, r3, #4
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d101      	bne.n	8004fa8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e0d6      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fa8:	4b28      	ldr	r3, [pc, #160]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	f023 0207 	bic.w	r2, r3, #7
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	4925      	ldr	r1, [pc, #148]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fba:	f7fc fa6f 	bl	800149c <HAL_GetTick>
 8004fbe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc0:	e00a      	b.n	8004fd8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc2:	f7fc fa6b 	bl	800149c <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e0be      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	00db      	lsls	r3, r3, #3
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d1eb      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d010      	beq.n	8005018 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	4b14      	ldr	r3, [pc, #80]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	f003 030f 	and.w	r3, r3, #15
 8005002:	429a      	cmp	r2, r3
 8005004:	d208      	bcs.n	8005018 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005006:	4b11      	ldr	r3, [pc, #68]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	f023 020f 	bic.w	r2, r3, #15
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	490e      	ldr	r1, [pc, #56]	@ (800504c <HAL_RCC_ClockConfig+0x244>)
 8005014:	4313      	orrs	r3, r2
 8005016:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005018:	4b0b      	ldr	r3, [pc, #44]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 030f 	and.w	r3, r3, #15
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	429a      	cmp	r2, r3
 8005024:	d214      	bcs.n	8005050 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005026:	4b08      	ldr	r3, [pc, #32]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f023 020f 	bic.w	r2, r3, #15
 800502e:	4906      	ldr	r1, [pc, #24]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	4313      	orrs	r3, r2
 8005034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005036:	4b04      	ldr	r3, [pc, #16]	@ (8005048 <HAL_RCC_ClockConfig+0x240>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	429a      	cmp	r2, r3
 8005042:	d005      	beq.n	8005050 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e086      	b.n	8005156 <HAL_RCC_ClockConfig+0x34e>
 8005048:	52002000 	.word	0x52002000
 800504c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	2b00      	cmp	r3, #0
 800505a:	d010      	beq.n	800507e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	691a      	ldr	r2, [r3, #16]
 8005060:	4b3f      	ldr	r3, [pc, #252]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005068:	429a      	cmp	r2, r3
 800506a:	d208      	bcs.n	800507e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800506c:	4b3c      	ldr	r3, [pc, #240]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	4939      	ldr	r1, [pc, #228]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 800507a:	4313      	orrs	r3, r2
 800507c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d010      	beq.n	80050ac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695a      	ldr	r2, [r3, #20]
 800508e:	4b34      	ldr	r3, [pc, #208]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005096:	429a      	cmp	r2, r3
 8005098:	d208      	bcs.n	80050ac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800509a:	4b31      	ldr	r3, [pc, #196]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	492e      	ldr	r1, [pc, #184]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0310 	and.w	r3, r3, #16
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d010      	beq.n	80050da <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	699a      	ldr	r2, [r3, #24]
 80050bc:	4b28      	ldr	r3, [pc, #160]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d208      	bcs.n	80050da <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80050c8:	4b25      	ldr	r3, [pc, #148]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 80050ca:	69db      	ldr	r3, [r3, #28]
 80050cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	4922      	ldr	r1, [pc, #136]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0320 	and.w	r3, r3, #32
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d010      	beq.n	8005108 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69da      	ldr	r2, [r3, #28]
 80050ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d208      	bcs.n	8005108 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80050f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	4917      	ldr	r1, [pc, #92]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 8005104:	4313      	orrs	r3, r2
 8005106:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005108:	f000 f834 	bl	8005174 <HAL_RCC_GetSysClockFreq>
 800510c:	4602      	mov	r2, r0
 800510e:	4b14      	ldr	r3, [pc, #80]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	f003 030f 	and.w	r3, r3, #15
 8005118:	4912      	ldr	r1, [pc, #72]	@ (8005164 <HAL_RCC_ClockConfig+0x35c>)
 800511a:	5ccb      	ldrb	r3, [r1, r3]
 800511c:	f003 031f 	and.w	r3, r3, #31
 8005120:	fa22 f303 	lsr.w	r3, r2, r3
 8005124:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005126:	4b0e      	ldr	r3, [pc, #56]	@ (8005160 <HAL_RCC_ClockConfig+0x358>)
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	4a0d      	ldr	r2, [pc, #52]	@ (8005164 <HAL_RCC_ClockConfig+0x35c>)
 8005130:	5cd3      	ldrb	r3, [r2, r3]
 8005132:	f003 031f 	and.w	r3, r3, #31
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	fa22 f303 	lsr.w	r3, r2, r3
 800513c:	4a0a      	ldr	r2, [pc, #40]	@ (8005168 <HAL_RCC_ClockConfig+0x360>)
 800513e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005140:	4a0a      	ldr	r2, [pc, #40]	@ (800516c <HAL_RCC_ClockConfig+0x364>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005146:	4b0a      	ldr	r3, [pc, #40]	@ (8005170 <HAL_RCC_ClockConfig+0x368>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f7fc f95c 	bl	8001408 <HAL_InitTick>
 8005150:	4603      	mov	r3, r0
 8005152:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005154:	7bfb      	ldrb	r3, [r7, #15]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3718      	adds	r7, #24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	58024400 	.word	0x58024400
 8005164:	0800eafc 	.word	0x0800eafc
 8005168:	24000004 	.word	0x24000004
 800516c:	24000000 	.word	0x24000000
 8005170:	24000008 	.word	0x24000008

08005174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005174:	b480      	push	{r7}
 8005176:	b089      	sub	sp, #36	@ 0x24
 8005178:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800517a:	4bb3      	ldr	r3, [pc, #716]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005182:	2b18      	cmp	r3, #24
 8005184:	f200 8155 	bhi.w	8005432 <HAL_RCC_GetSysClockFreq+0x2be>
 8005188:	a201      	add	r2, pc, #4	@ (adr r2, 8005190 <HAL_RCC_GetSysClockFreq+0x1c>)
 800518a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518e:	bf00      	nop
 8005190:	080051f5 	.word	0x080051f5
 8005194:	08005433 	.word	0x08005433
 8005198:	08005433 	.word	0x08005433
 800519c:	08005433 	.word	0x08005433
 80051a0:	08005433 	.word	0x08005433
 80051a4:	08005433 	.word	0x08005433
 80051a8:	08005433 	.word	0x08005433
 80051ac:	08005433 	.word	0x08005433
 80051b0:	0800521b 	.word	0x0800521b
 80051b4:	08005433 	.word	0x08005433
 80051b8:	08005433 	.word	0x08005433
 80051bc:	08005433 	.word	0x08005433
 80051c0:	08005433 	.word	0x08005433
 80051c4:	08005433 	.word	0x08005433
 80051c8:	08005433 	.word	0x08005433
 80051cc:	08005433 	.word	0x08005433
 80051d0:	08005221 	.word	0x08005221
 80051d4:	08005433 	.word	0x08005433
 80051d8:	08005433 	.word	0x08005433
 80051dc:	08005433 	.word	0x08005433
 80051e0:	08005433 	.word	0x08005433
 80051e4:	08005433 	.word	0x08005433
 80051e8:	08005433 	.word	0x08005433
 80051ec:	08005433 	.word	0x08005433
 80051f0:	08005227 	.word	0x08005227
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051f4:	4b94      	ldr	r3, [pc, #592]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d009      	beq.n	8005214 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005200:	4b91      	ldr	r3, [pc, #580]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	08db      	lsrs	r3, r3, #3
 8005206:	f003 0303 	and.w	r3, r3, #3
 800520a:	4a90      	ldr	r2, [pc, #576]	@ (800544c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800520c:	fa22 f303 	lsr.w	r3, r2, r3
 8005210:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005212:	e111      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005214:	4b8d      	ldr	r3, [pc, #564]	@ (800544c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005216:	61bb      	str	r3, [r7, #24]
      break;
 8005218:	e10e      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800521a:	4b8d      	ldr	r3, [pc, #564]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800521c:	61bb      	str	r3, [r7, #24]
      break;
 800521e:	e10b      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005220:	4b8c      	ldr	r3, [pc, #560]	@ (8005454 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005222:	61bb      	str	r3, [r7, #24]
      break;
 8005224:	e108      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005226:	4b88      	ldr	r3, [pc, #544]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522a:	f003 0303 	and.w	r3, r3, #3
 800522e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005230:	4b85      	ldr	r3, [pc, #532]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800523a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800523c:	4b82      	ldr	r3, [pc, #520]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800523e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005246:	4b80      	ldr	r3, [pc, #512]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800524a:	08db      	lsrs	r3, r3, #3
 800524c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	fb02 f303 	mul.w	r3, r2, r3
 8005256:	ee07 3a90 	vmov	s15, r3
 800525a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800525e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 80e1 	beq.w	800542c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	2b02      	cmp	r3, #2
 800526e:	f000 8083 	beq.w	8005378 <HAL_RCC_GetSysClockFreq+0x204>
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2b02      	cmp	r3, #2
 8005276:	f200 80a1 	bhi.w	80053bc <HAL_RCC_GetSysClockFreq+0x248>
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <HAL_RCC_GetSysClockFreq+0x114>
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d056      	beq.n	8005334 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005286:	e099      	b.n	80053bc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005288:	4b6f      	ldr	r3, [pc, #444]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0320 	and.w	r3, r3, #32
 8005290:	2b00      	cmp	r3, #0
 8005292:	d02d      	beq.n	80052f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005294:	4b6c      	ldr	r3, [pc, #432]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	08db      	lsrs	r3, r3, #3
 800529a:	f003 0303 	and.w	r3, r3, #3
 800529e:	4a6b      	ldr	r2, [pc, #428]	@ (800544c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80052a0:	fa22 f303 	lsr.w	r3, r2, r3
 80052a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	ee07 3a90 	vmov	s15, r3
 80052ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	ee07 3a90 	vmov	s15, r3
 80052b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052be:	4b62      	ldr	r3, [pc, #392]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80052c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052c6:	ee07 3a90 	vmov	s15, r3
 80052ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80052d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005458 <HAL_RCC_GetSysClockFreq+0x2e4>
 80052d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80052ee:	e087      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	ee07 3a90 	vmov	s15, r3
 80052f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800545c <HAL_RCC_GetSysClockFreq+0x2e8>
 80052fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005302:	4b51      	ldr	r3, [pc, #324]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530a:	ee07 3a90 	vmov	s15, r3
 800530e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005312:	ed97 6a02 	vldr	s12, [r7, #8]
 8005316:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005458 <HAL_RCC_GetSysClockFreq+0x2e4>
 800531a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800531e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005322:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800532a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800532e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005332:	e065      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	ee07 3a90 	vmov	s15, r3
 800533a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800533e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005460 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005346:	4b40      	ldr	r3, [pc, #256]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800534a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800534e:	ee07 3a90 	vmov	s15, r3
 8005352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005356:	ed97 6a02 	vldr	s12, [r7, #8]
 800535a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005458 <HAL_RCC_GetSysClockFreq+0x2e4>
 800535e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005366:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800536a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800536e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005372:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005376:	e043      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	ee07 3a90 	vmov	s15, r3
 800537e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005382:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005464 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800538a:	4b2f      	ldr	r3, [pc, #188]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800538c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005392:	ee07 3a90 	vmov	s15, r3
 8005396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800539a:	ed97 6a02 	vldr	s12, [r7, #8]
 800539e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005458 <HAL_RCC_GetSysClockFreq+0x2e4>
 80053a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80053ba:	e021      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	ee07 3a90 	vmov	s15, r3
 80053c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005460 <HAL_RCC_GetSysClockFreq+0x2ec>
 80053ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80053d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053d6:	ee07 3a90 	vmov	s15, r3
 80053da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053de:	ed97 6a02 	vldr	s12, [r7, #8]
 80053e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005458 <HAL_RCC_GetSysClockFreq+0x2e4>
 80053e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80053fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005400:	4b11      	ldr	r3, [pc, #68]	@ (8005448 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005404:	0a5b      	lsrs	r3, r3, #9
 8005406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800540a:	3301      	adds	r3, #1
 800540c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	ee07 3a90 	vmov	s15, r3
 8005414:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005418:	edd7 6a07 	vldr	s13, [r7, #28]
 800541c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005424:	ee17 3a90 	vmov	r3, s15
 8005428:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800542a:	e005      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800542c:	2300      	movs	r3, #0
 800542e:	61bb      	str	r3, [r7, #24]
      break;
 8005430:	e002      	b.n	8005438 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005432:	4b07      	ldr	r3, [pc, #28]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005434:	61bb      	str	r3, [r7, #24]
      break;
 8005436:	bf00      	nop
  }

  return sysclockfreq;
 8005438:	69bb      	ldr	r3, [r7, #24]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3724      	adds	r7, #36	@ 0x24
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	58024400 	.word	0x58024400
 800544c:	03d09000 	.word	0x03d09000
 8005450:	003d0900 	.word	0x003d0900
 8005454:	017d7840 	.word	0x017d7840
 8005458:	46000000 	.word	0x46000000
 800545c:	4c742400 	.word	0x4c742400
 8005460:	4a742400 	.word	0x4a742400
 8005464:	4bbebc20 	.word	0x4bbebc20

08005468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b082      	sub	sp, #8
 800546c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800546e:	f7ff fe81 	bl	8005174 <HAL_RCC_GetSysClockFreq>
 8005472:	4602      	mov	r2, r0
 8005474:	4b10      	ldr	r3, [pc, #64]	@ (80054b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	0a1b      	lsrs	r3, r3, #8
 800547a:	f003 030f 	and.w	r3, r3, #15
 800547e:	490f      	ldr	r1, [pc, #60]	@ (80054bc <HAL_RCC_GetHCLKFreq+0x54>)
 8005480:	5ccb      	ldrb	r3, [r1, r3]
 8005482:	f003 031f 	and.w	r3, r3, #31
 8005486:	fa22 f303 	lsr.w	r3, r2, r3
 800548a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800548c:	4b0a      	ldr	r3, [pc, #40]	@ (80054b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	4a09      	ldr	r2, [pc, #36]	@ (80054bc <HAL_RCC_GetHCLKFreq+0x54>)
 8005496:	5cd3      	ldrb	r3, [r2, r3]
 8005498:	f003 031f 	and.w	r3, r3, #31
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	fa22 f303 	lsr.w	r3, r2, r3
 80054a2:	4a07      	ldr	r2, [pc, #28]	@ (80054c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80054a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80054a6:	4a07      	ldr	r2, [pc, #28]	@ (80054c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80054ac:	4b04      	ldr	r3, [pc, #16]	@ (80054c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80054ae:	681b      	ldr	r3, [r3, #0]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3708      	adds	r7, #8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	58024400 	.word	0x58024400
 80054bc:	0800eafc 	.word	0x0800eafc
 80054c0:	24000004 	.word	0x24000004
 80054c4:	24000000 	.word	0x24000000

080054c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80054cc:	f7ff ffcc 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 80054d0:	4602      	mov	r2, r0
 80054d2:	4b06      	ldr	r3, [pc, #24]	@ (80054ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	091b      	lsrs	r3, r3, #4
 80054d8:	f003 0307 	and.w	r3, r3, #7
 80054dc:	4904      	ldr	r1, [pc, #16]	@ (80054f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80054de:	5ccb      	ldrb	r3, [r1, r3]
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	58024400 	.word	0x58024400
 80054f0:	0800eafc 	.word	0x0800eafc

080054f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80054f8:	f7ff ffb6 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 80054fc:	4602      	mov	r2, r0
 80054fe:	4b06      	ldr	r3, [pc, #24]	@ (8005518 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	0a1b      	lsrs	r3, r3, #8
 8005504:	f003 0307 	and.w	r3, r3, #7
 8005508:	4904      	ldr	r1, [pc, #16]	@ (800551c <HAL_RCC_GetPCLK2Freq+0x28>)
 800550a:	5ccb      	ldrb	r3, [r1, r3]
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005514:	4618      	mov	r0, r3
 8005516:	bd80      	pop	{r7, pc}
 8005518:	58024400 	.word	0x58024400
 800551c:	0800eafc 	.word	0x0800eafc

08005520 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005524:	b0ca      	sub	sp, #296	@ 0x128
 8005526:	af00      	add	r7, sp, #0
 8005528:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800552c:	2300      	movs	r3, #0
 800552e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005532:	2300      	movs	r3, #0
 8005534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005540:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005544:	2500      	movs	r5, #0
 8005546:	ea54 0305 	orrs.w	r3, r4, r5
 800554a:	d049      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800554c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005550:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005552:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005556:	d02f      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005558:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800555c:	d828      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800555e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005562:	d01a      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005564:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005568:	d822      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800556e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005572:	d007      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005574:	e01c      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005576:	4bb8      	ldr	r3, [pc, #736]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557a:	4ab7      	ldr	r2, [pc, #732]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800557c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005580:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005582:	e01a      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005588:	3308      	adds	r3, #8
 800558a:	2102      	movs	r1, #2
 800558c:	4618      	mov	r0, r3
 800558e:	f001 fc8f 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005592:	4603      	mov	r3, r0
 8005594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005598:	e00f      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800559a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559e:	3328      	adds	r3, #40	@ 0x28
 80055a0:	2102      	movs	r1, #2
 80055a2:	4618      	mov	r0, r3
 80055a4:	f001 fd36 	bl	8007014 <RCCEx_PLL3_Config>
 80055a8:	4603      	mov	r3, r0
 80055aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80055ae:	e004      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055b6:	e000      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80055b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10a      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80055c2:	4ba5      	ldr	r3, [pc, #660]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80055c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055c6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80055ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80055d0:	4aa1      	ldr	r2, [pc, #644]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80055d2:	430b      	orrs	r3, r1
 80055d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80055d6:	e003      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80055ec:	f04f 0900 	mov.w	r9, #0
 80055f0:	ea58 0309 	orrs.w	r3, r8, r9
 80055f4:	d047      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80055f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d82a      	bhi.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005600:	a201      	add	r2, pc, #4	@ (adr r2, 8005608 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005606:	bf00      	nop
 8005608:	0800561d 	.word	0x0800561d
 800560c:	0800562b 	.word	0x0800562b
 8005610:	08005641 	.word	0x08005641
 8005614:	0800565f 	.word	0x0800565f
 8005618:	0800565f 	.word	0x0800565f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800561c:	4b8e      	ldr	r3, [pc, #568]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800561e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005620:	4a8d      	ldr	r2, [pc, #564]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005626:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005628:	e01a      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800562a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800562e:	3308      	adds	r3, #8
 8005630:	2100      	movs	r1, #0
 8005632:	4618      	mov	r0, r3
 8005634:	f001 fc3c 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005638:	4603      	mov	r3, r0
 800563a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800563e:	e00f      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005644:	3328      	adds	r3, #40	@ 0x28
 8005646:	2100      	movs	r1, #0
 8005648:	4618      	mov	r0, r3
 800564a:	f001 fce3 	bl	8007014 <RCCEx_PLL3_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005654:	e004      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800565c:	e000      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800565e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10a      	bne.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005668:	4b7b      	ldr	r3, [pc, #492]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800566a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800566c:	f023 0107 	bic.w	r1, r3, #7
 8005670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005676:	4a78      	ldr	r2, [pc, #480]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005678:	430b      	orrs	r3, r1
 800567a:	6513      	str	r3, [r2, #80]	@ 0x50
 800567c:	e003      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005692:	f04f 0b00 	mov.w	fp, #0
 8005696:	ea5a 030b 	orrs.w	r3, sl, fp
 800569a:	d04c      	beq.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800569c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a6:	d030      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80056a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056ac:	d829      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80056ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80056b0:	d02d      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80056b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80056b4:	d825      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80056b6:	2b80      	cmp	r3, #128	@ 0x80
 80056b8:	d018      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80056ba:	2b80      	cmp	r3, #128	@ 0x80
 80056bc:	d821      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d002      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80056c2:	2b40      	cmp	r3, #64	@ 0x40
 80056c4:	d007      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80056c6:	e01c      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056c8:	4b63      	ldr	r3, [pc, #396]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056cc:	4a62      	ldr	r2, [pc, #392]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80056ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80056d4:	e01c      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056da:	3308      	adds	r3, #8
 80056dc:	2100      	movs	r1, #0
 80056de:	4618      	mov	r0, r3
 80056e0:	f001 fbe6 	bl	8006eb0 <RCCEx_PLL2_Config>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80056ea:	e011      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80056ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f0:	3328      	adds	r3, #40	@ 0x28
 80056f2:	2100      	movs	r1, #0
 80056f4:	4618      	mov	r0, r3
 80056f6:	f001 fc8d 	bl	8007014 <RCCEx_PLL3_Config>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005700:	e006      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005708:	e002      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800570a:	bf00      	nop
 800570c:	e000      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800570e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005710:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005714:	2b00      	cmp	r3, #0
 8005716:	d10a      	bne.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005718:	4b4f      	ldr	r3, [pc, #316]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800571a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800571c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005726:	4a4c      	ldr	r2, [pc, #304]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005728:	430b      	orrs	r3, r1
 800572a:	6513      	str	r3, [r2, #80]	@ 0x50
 800572c:	e003      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800572e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005732:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800573a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005742:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005746:	2300      	movs	r3, #0
 8005748:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800574c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005750:	460b      	mov	r3, r1
 8005752:	4313      	orrs	r3, r2
 8005754:	d053      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800575e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005762:	d035      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005764:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005768:	d82e      	bhi.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800576a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800576e:	d031      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005770:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005774:	d828      	bhi.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005776:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800577a:	d01a      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800577c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005780:	d822      	bhi.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005782:	2b00      	cmp	r3, #0
 8005784:	d003      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005786:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800578a:	d007      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800578c:	e01c      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800578e:	4b32      	ldr	r3, [pc, #200]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005792:	4a31      	ldr	r2, [pc, #196]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005794:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005798:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800579a:	e01c      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800579c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057a0:	3308      	adds	r3, #8
 80057a2:	2100      	movs	r1, #0
 80057a4:	4618      	mov	r0, r3
 80057a6:	f001 fb83 	bl	8006eb0 <RCCEx_PLL2_Config>
 80057aa:	4603      	mov	r3, r0
 80057ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80057b0:	e011      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80057b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b6:	3328      	adds	r3, #40	@ 0x28
 80057b8:	2100      	movs	r1, #0
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 fc2a 	bl	8007014 <RCCEx_PLL3_Config>
 80057c0:	4603      	mov	r3, r0
 80057c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80057c6:	e006      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ce:	e002      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80057d0:	bf00      	nop
 80057d2:	e000      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80057d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10b      	bne.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80057de:	4b1e      	ldr	r3, [pc, #120]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80057e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80057ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80057f0:	430b      	orrs	r3, r1
 80057f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80057f4:	e003      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80057fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005806:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800580a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800580e:	2300      	movs	r3, #0
 8005810:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005814:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005818:	460b      	mov	r3, r1
 800581a:	4313      	orrs	r3, r2
 800581c:	d056      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800581e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005822:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005826:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800582a:	d038      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800582c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005830:	d831      	bhi.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005832:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005836:	d034      	beq.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005838:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800583c:	d82b      	bhi.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800583e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005842:	d01d      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005844:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005848:	d825      	bhi.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800584a:	2b00      	cmp	r3, #0
 800584c:	d006      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800584e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005852:	d00a      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005854:	e01f      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005856:	bf00      	nop
 8005858:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800585c:	4ba2      	ldr	r3, [pc, #648]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800585e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005860:	4aa1      	ldr	r2, [pc, #644]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005868:	e01c      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800586a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586e:	3308      	adds	r3, #8
 8005870:	2100      	movs	r1, #0
 8005872:	4618      	mov	r0, r3
 8005874:	f001 fb1c 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005878:	4603      	mov	r3, r0
 800587a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800587e:	e011      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005884:	3328      	adds	r3, #40	@ 0x28
 8005886:	2100      	movs	r1, #0
 8005888:	4618      	mov	r0, r3
 800588a:	f001 fbc3 	bl	8007014 <RCCEx_PLL3_Config>
 800588e:	4603      	mov	r3, r0
 8005890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005894:	e006      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800589c:	e002      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800589e:	bf00      	nop
 80058a0:	e000      	b.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80058a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10b      	bne.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80058ac:	4b8e      	ldr	r3, [pc, #568]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80058bc:	4a8a      	ldr	r2, [pc, #552]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80058be:	430b      	orrs	r3, r1
 80058c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80058c2:	e003      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80058cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80058d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80058dc:	2300      	movs	r3, #0
 80058de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80058e2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80058e6:	460b      	mov	r3, r1
 80058e8:	4313      	orrs	r3, r2
 80058ea:	d03a      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80058ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058f2:	2b30      	cmp	r3, #48	@ 0x30
 80058f4:	d01f      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80058f6:	2b30      	cmp	r3, #48	@ 0x30
 80058f8:	d819      	bhi.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80058fa:	2b20      	cmp	r3, #32
 80058fc:	d00c      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80058fe:	2b20      	cmp	r3, #32
 8005900:	d815      	bhi.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005902:	2b00      	cmp	r3, #0
 8005904:	d019      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005906:	2b10      	cmp	r3, #16
 8005908:	d111      	bne.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800590a:	4b77      	ldr	r3, [pc, #476]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800590c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590e:	4a76      	ldr	r2, [pc, #472]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005910:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005914:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005916:	e011      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591c:	3308      	adds	r3, #8
 800591e:	2102      	movs	r1, #2
 8005920:	4618      	mov	r0, r3
 8005922:	f001 fac5 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005926:	4603      	mov	r3, r0
 8005928:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800592c:	e006      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005934:	e002      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005936:	bf00      	nop
 8005938:	e000      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800593a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800593c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10a      	bne.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005944:	4b68      	ldr	r3, [pc, #416]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005948:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800594c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005952:	4a65      	ldr	r2, [pc, #404]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005954:	430b      	orrs	r3, r1
 8005956:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005958:	e003      	b.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800595a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800596e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005972:	2300      	movs	r3, #0
 8005974:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005978:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800597c:	460b      	mov	r3, r1
 800597e:	4313      	orrs	r3, r2
 8005980:	d051      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800598c:	d035      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800598e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005992:	d82e      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005994:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005998:	d031      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800599a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800599e:	d828      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80059a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059a4:	d01a      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80059a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059aa:	d822      	bhi.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80059b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b4:	d007      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80059b6:	e01c      	b.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059b8:	4b4b      	ldr	r3, [pc, #300]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059bc:	4a4a      	ldr	r2, [pc, #296]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80059c4:	e01c      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ca:	3308      	adds	r3, #8
 80059cc:	2100      	movs	r1, #0
 80059ce:	4618      	mov	r0, r3
 80059d0:	f001 fa6e 	bl	8006eb0 <RCCEx_PLL2_Config>
 80059d4:	4603      	mov	r3, r0
 80059d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80059da:	e011      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e0:	3328      	adds	r3, #40	@ 0x28
 80059e2:	2100      	movs	r1, #0
 80059e4:	4618      	mov	r0, r3
 80059e6:	f001 fb15 	bl	8007014 <RCCEx_PLL3_Config>
 80059ea:	4603      	mov	r3, r0
 80059ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80059f0:	e006      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059f8:	e002      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80059fa:	bf00      	nop
 80059fc:	e000      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80059fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10a      	bne.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005a08:	4b37      	ldr	r3, [pc, #220]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a0c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a16:	4a34      	ldr	r2, [pc, #208]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a18:	430b      	orrs	r3, r1
 8005a1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a1c:	e003      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005a32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a36:	2300      	movs	r3, #0
 8005a38:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005a3c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005a40:	460b      	mov	r3, r1
 8005a42:	4313      	orrs	r3, r2
 8005a44:	d056      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a50:	d033      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005a52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a56:	d82c      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a5c:	d02f      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005a5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a62:	d826      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005a68:	d02b      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005a6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005a6e:	d820      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a74:	d012      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005a76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a7a:	d81a      	bhi.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d022      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a84:	d115      	bne.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8a:	3308      	adds	r3, #8
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f001 fa0e 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005a94:	4603      	mov	r3, r0
 8005a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005a9a:	e015      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa0:	3328      	adds	r3, #40	@ 0x28
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f001 fab5 	bl	8007014 <RCCEx_PLL3_Config>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005ab0:	e00a      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ab8:	e006      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005aba:	bf00      	nop
 8005abc:	e004      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005abe:	bf00      	nop
 8005ac0:	e002      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005ac2:	bf00      	nop
 8005ac4:	e000      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10d      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005ad0:	4b05      	ldr	r3, [pc, #20]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ad4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005adc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ade:	4a02      	ldr	r2, [pc, #8]	@ (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ae0:	430b      	orrs	r3, r1
 8005ae2:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ae4:	e006      	b.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005ae6:	bf00      	nop
 8005ae8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005b00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b04:	2300      	movs	r3, #0
 8005b06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b0a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4313      	orrs	r3, r2
 8005b12:	d055      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b20:	d033      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005b22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b26:	d82c      	bhi.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005b28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b2c:	d02f      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b32:	d826      	bhi.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005b34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005b38:	d02b      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005b3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005b3e:	d820      	bhi.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005b40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b44:	d012      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005b46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b4a:	d81a      	bhi.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d022      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005b50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b54:	d115      	bne.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f001 f9a6 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005b64:	4603      	mov	r3, r0
 8005b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005b6a:	e015      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b70:	3328      	adds	r3, #40	@ 0x28
 8005b72:	2101      	movs	r1, #1
 8005b74:	4618      	mov	r0, r3
 8005b76:	f001 fa4d 	bl	8007014 <RCCEx_PLL3_Config>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005b80:	e00a      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b88:	e006      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b8a:	bf00      	nop
 8005b8c:	e004      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b8e:	bf00      	nop
 8005b90:	e002      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b92:	bf00      	nop
 8005b94:	e000      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005b96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10b      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005ba0:	4ba3      	ldr	r3, [pc, #652]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005bb0:	4a9f      	ldr	r2, [pc, #636]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005bb2:	430b      	orrs	r3, r1
 8005bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bb6:	e003      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005bcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005bd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005bda:	460b      	mov	r3, r1
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	d037      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bea:	d00e      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005bec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bf0:	d816      	bhi.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d018      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005bf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bfa:	d111      	bne.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bfc:	4b8c      	ldr	r3, [pc, #560]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c00:	4a8b      	ldr	r2, [pc, #556]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005c08:	e00f      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0e:	3308      	adds	r3, #8
 8005c10:	2101      	movs	r1, #1
 8005c12:	4618      	mov	r0, r3
 8005c14:	f001 f94c 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005c1e:	e004      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c26:	e000      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10a      	bne.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c32:	4b7f      	ldr	r3, [pc, #508]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c36:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c40:	4a7b      	ldr	r2, [pc, #492]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c42:	430b      	orrs	r3, r1
 8005c44:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c46:	e003      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c58:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c60:	2300      	movs	r3, #0
 8005c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005c66:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	d039      	beq.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c76:	2b03      	cmp	r3, #3
 8005c78:	d81c      	bhi.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c80 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c80:	08005cbd 	.word	0x08005cbd
 8005c84:	08005c91 	.word	0x08005c91
 8005c88:	08005c9f 	.word	0x08005c9f
 8005c8c:	08005cbd 	.word	0x08005cbd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c90:	4b67      	ldr	r3, [pc, #412]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c94:	4a66      	ldr	r2, [pc, #408]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005c96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005c9c:	e00f      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca2:	3308      	adds	r3, #8
 8005ca4:	2102      	movs	r1, #2
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f001 f902 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005cac:	4603      	mov	r3, r0
 8005cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005cb2:	e004      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cba:	e000      	b.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10a      	bne.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005cc6:	4b5a      	ldr	r3, [pc, #360]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cca:	f023 0103 	bic.w	r1, r3, #3
 8005cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cd4:	4a56      	ldr	r2, [pc, #344]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005cd6:	430b      	orrs	r3, r1
 8005cd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cda:	e003      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ce0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005cf0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cfa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005cfe:	460b      	mov	r3, r1
 8005d00:	4313      	orrs	r3, r2
 8005d02:	f000 809f 	beq.w	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d06:	4b4b      	ldr	r3, [pc, #300]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a4a      	ldr	r2, [pc, #296]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d12:	f7fb fbc3 	bl	800149c <HAL_GetTick>
 8005d16:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d1a:	e00b      	b.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d1c:	f7fb fbbe 	bl	800149c <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	2b64      	cmp	r3, #100	@ 0x64
 8005d2a:	d903      	bls.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d32:	e005      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d34:	4b3f      	ldr	r3, [pc, #252]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d0ed      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005d40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d179      	bne.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005d48:	4b39      	ldr	r3, [pc, #228]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d50:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d54:	4053      	eors	r3, r2
 8005d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d015      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d5e:	4b34      	ldr	r3, [pc, #208]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d66:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d6a:	4b31      	ldr	r3, [pc, #196]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d6e:	4a30      	ldr	r2, [pc, #192]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d74:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d76:	4b2e      	ldr	r3, [pc, #184]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d80:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005d82:	4a2b      	ldr	r2, [pc, #172]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005d84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005d88:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d96:	d118      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d98:	f7fb fb80 	bl	800149c <HAL_GetTick>
 8005d9c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005da0:	e00d      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da2:	f7fb fb7b 	bl	800149c <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005dac:	1ad2      	subs	r2, r2, r3
 8005dae:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d903      	bls.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005dbc:	e005      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d0eb      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d129      	bne.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005de2:	d10e      	bne.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005de4:	4b12      	ldr	r3, [pc, #72]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005df4:	091a      	lsrs	r2, r3, #4
 8005df6:	4b10      	ldr	r3, [pc, #64]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005df8:	4013      	ands	r3, r2
 8005dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005dfc:	430b      	orrs	r3, r1
 8005dfe:	6113      	str	r3, [r2, #16]
 8005e00:	e005      	b.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005e02:	4b0b      	ldr	r3, [pc, #44]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	4a0a      	ldr	r2, [pc, #40]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e0c:	6113      	str	r3, [r2, #16]
 8005e0e:	4b08      	ldr	r3, [pc, #32]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e10:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005e1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e1e:	4a04      	ldr	r2, [pc, #16]	@ (8005e30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005e20:	430b      	orrs	r3, r1
 8005e22:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e24:	e00e      	b.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005e2e:	e009      	b.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005e30:	58024400 	.word	0x58024400
 8005e34:	58024800 	.word	0x58024800
 8005e38:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4c:	f002 0301 	and.w	r3, r2, #1
 8005e50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e54:	2300      	movs	r3, #0
 8005e56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e5a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005e5e:	460b      	mov	r3, r1
 8005e60:	4313      	orrs	r3, r2
 8005e62:	f000 8089 	beq.w	8005f78 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e6c:	2b28      	cmp	r3, #40	@ 0x28
 8005e6e:	d86b      	bhi.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005e70:	a201      	add	r2, pc, #4	@ (adr r2, 8005e78 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e76:	bf00      	nop
 8005e78:	08005f51 	.word	0x08005f51
 8005e7c:	08005f49 	.word	0x08005f49
 8005e80:	08005f49 	.word	0x08005f49
 8005e84:	08005f49 	.word	0x08005f49
 8005e88:	08005f49 	.word	0x08005f49
 8005e8c:	08005f49 	.word	0x08005f49
 8005e90:	08005f49 	.word	0x08005f49
 8005e94:	08005f49 	.word	0x08005f49
 8005e98:	08005f1d 	.word	0x08005f1d
 8005e9c:	08005f49 	.word	0x08005f49
 8005ea0:	08005f49 	.word	0x08005f49
 8005ea4:	08005f49 	.word	0x08005f49
 8005ea8:	08005f49 	.word	0x08005f49
 8005eac:	08005f49 	.word	0x08005f49
 8005eb0:	08005f49 	.word	0x08005f49
 8005eb4:	08005f49 	.word	0x08005f49
 8005eb8:	08005f33 	.word	0x08005f33
 8005ebc:	08005f49 	.word	0x08005f49
 8005ec0:	08005f49 	.word	0x08005f49
 8005ec4:	08005f49 	.word	0x08005f49
 8005ec8:	08005f49 	.word	0x08005f49
 8005ecc:	08005f49 	.word	0x08005f49
 8005ed0:	08005f49 	.word	0x08005f49
 8005ed4:	08005f49 	.word	0x08005f49
 8005ed8:	08005f51 	.word	0x08005f51
 8005edc:	08005f49 	.word	0x08005f49
 8005ee0:	08005f49 	.word	0x08005f49
 8005ee4:	08005f49 	.word	0x08005f49
 8005ee8:	08005f49 	.word	0x08005f49
 8005eec:	08005f49 	.word	0x08005f49
 8005ef0:	08005f49 	.word	0x08005f49
 8005ef4:	08005f49 	.word	0x08005f49
 8005ef8:	08005f51 	.word	0x08005f51
 8005efc:	08005f49 	.word	0x08005f49
 8005f00:	08005f49 	.word	0x08005f49
 8005f04:	08005f49 	.word	0x08005f49
 8005f08:	08005f49 	.word	0x08005f49
 8005f0c:	08005f49 	.word	0x08005f49
 8005f10:	08005f49 	.word	0x08005f49
 8005f14:	08005f49 	.word	0x08005f49
 8005f18:	08005f51 	.word	0x08005f51
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f20:	3308      	adds	r3, #8
 8005f22:	2101      	movs	r1, #1
 8005f24:	4618      	mov	r0, r3
 8005f26:	f000 ffc3 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005f30:	e00f      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f36:	3328      	adds	r3, #40	@ 0x28
 8005f38:	2101      	movs	r1, #1
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f001 f86a 	bl	8007014 <RCCEx_PLL3_Config>
 8005f40:	4603      	mov	r3, r0
 8005f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005f46:	e004      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f4e:	e000      	b.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005f50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10a      	bne.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005f5a:	4bbf      	ldr	r3, [pc, #764]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f5e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f68:	4abb      	ldr	r2, [pc, #748]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005f6e:	e003      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f80:	f002 0302 	and.w	r3, r2, #2
 8005f84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f88:	2300      	movs	r3, #0
 8005f8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005f8e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005f92:	460b      	mov	r3, r1
 8005f94:	4313      	orrs	r3, r2
 8005f96:	d041      	beq.n	800601c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f9e:	2b05      	cmp	r3, #5
 8005fa0:	d824      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa8:	08005ff5 	.word	0x08005ff5
 8005fac:	08005fc1 	.word	0x08005fc1
 8005fb0:	08005fd7 	.word	0x08005fd7
 8005fb4:	08005ff5 	.word	0x08005ff5
 8005fb8:	08005ff5 	.word	0x08005ff5
 8005fbc:	08005ff5 	.word	0x08005ff5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc4:	3308      	adds	r3, #8
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f000 ff71 	bl	8006eb0 <RCCEx_PLL2_Config>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005fd4:	e00f      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fda:	3328      	adds	r3, #40	@ 0x28
 8005fdc:	2101      	movs	r1, #1
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f001 f818 	bl	8007014 <RCCEx_PLL3_Config>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005fea:	e004      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ff2:	e000      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10a      	bne.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005ffe:	4b96      	ldr	r3, [pc, #600]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006002:	f023 0107 	bic.w	r1, r3, #7
 8006006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800600c:	4a92      	ldr	r2, [pc, #584]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800600e:	430b      	orrs	r3, r1
 8006010:	6553      	str	r3, [r2, #84]	@ 0x54
 8006012:	e003      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006018:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800601c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006024:	f002 0304 	and.w	r3, r2, #4
 8006028:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800602c:	2300      	movs	r3, #0
 800602e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006032:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006036:	460b      	mov	r3, r1
 8006038:	4313      	orrs	r3, r2
 800603a:	d044      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800603c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006040:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006044:	2b05      	cmp	r3, #5
 8006046:	d825      	bhi.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006048:	a201      	add	r2, pc, #4	@ (adr r2, 8006050 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800604a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604e:	bf00      	nop
 8006050:	0800609d 	.word	0x0800609d
 8006054:	08006069 	.word	0x08006069
 8006058:	0800607f 	.word	0x0800607f
 800605c:	0800609d 	.word	0x0800609d
 8006060:	0800609d 	.word	0x0800609d
 8006064:	0800609d 	.word	0x0800609d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606c:	3308      	adds	r3, #8
 800606e:	2101      	movs	r1, #1
 8006070:	4618      	mov	r0, r3
 8006072:	f000 ff1d 	bl	8006eb0 <RCCEx_PLL2_Config>
 8006076:	4603      	mov	r3, r0
 8006078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800607c:	e00f      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800607e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006082:	3328      	adds	r3, #40	@ 0x28
 8006084:	2101      	movs	r1, #1
 8006086:	4618      	mov	r0, r3
 8006088:	f000 ffc4 	bl	8007014 <RCCEx_PLL3_Config>
 800608c:	4603      	mov	r3, r0
 800608e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006092:	e004      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800609a:	e000      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800609c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800609e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060a6:	4b6c      	ldr	r3, [pc, #432]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060aa:	f023 0107 	bic.w	r1, r3, #7
 80060ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060b6:	4a68      	ldr	r2, [pc, #416]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80060b8:	430b      	orrs	r3, r1
 80060ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80060bc:	e003      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ce:	f002 0320 	and.w	r3, r2, #32
 80060d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80060d6:	2300      	movs	r3, #0
 80060d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80060dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80060e0:	460b      	mov	r3, r1
 80060e2:	4313      	orrs	r3, r2
 80060e4:	d055      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80060e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80060f2:	d033      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80060f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80060f8:	d82c      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80060fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060fe:	d02f      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006104:	d826      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006106:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800610a:	d02b      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800610c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006110:	d820      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006112:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006116:	d012      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800611c:	d81a      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800611e:	2b00      	cmp	r3, #0
 8006120:	d022      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006122:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006126:	d115      	bne.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612c:	3308      	adds	r3, #8
 800612e:	2100      	movs	r1, #0
 8006130:	4618      	mov	r0, r3
 8006132:	f000 febd 	bl	8006eb0 <RCCEx_PLL2_Config>
 8006136:	4603      	mov	r3, r0
 8006138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800613c:	e015      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006142:	3328      	adds	r3, #40	@ 0x28
 8006144:	2102      	movs	r1, #2
 8006146:	4618      	mov	r0, r3
 8006148:	f000 ff64 	bl	8007014 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006152:	e00a      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800615a:	e006      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800615c:	bf00      	nop
 800615e:	e004      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006160:	bf00      	nop
 8006162:	e002      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006164:	bf00      	nop
 8006166:	e000      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800616a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10b      	bne.n	800618a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006172:	4b39      	ldr	r3, [pc, #228]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006176:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800617a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006182:	4a35      	ldr	r2, [pc, #212]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006184:	430b      	orrs	r3, r1
 8006186:	6553      	str	r3, [r2, #84]	@ 0x54
 8006188:	e003      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800618e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800619e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80061a2:	2300      	movs	r3, #0
 80061a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80061a8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4313      	orrs	r3, r2
 80061b0:	d058      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80061b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061ba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80061be:	d033      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80061c0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80061c4:	d82c      	bhi.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80061c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ca:	d02f      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80061cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061d0:	d826      	bhi.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80061d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061d6:	d02b      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80061d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061dc:	d820      	bhi.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80061de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061e2:	d012      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80061e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061e8:	d81a      	bhi.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d022      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80061ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061f2:	d115      	bne.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f8:	3308      	adds	r3, #8
 80061fa:	2100      	movs	r1, #0
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 fe57 	bl	8006eb0 <RCCEx_PLL2_Config>
 8006202:	4603      	mov	r3, r0
 8006204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006208:	e015      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620e:	3328      	adds	r3, #40	@ 0x28
 8006210:	2102      	movs	r1, #2
 8006212:	4618      	mov	r0, r3
 8006214:	f000 fefe 	bl	8007014 <RCCEx_PLL3_Config>
 8006218:	4603      	mov	r3, r0
 800621a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800621e:	e00a      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006226:	e006      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006228:	bf00      	nop
 800622a:	e004      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800622c:	bf00      	nop
 800622e:	e002      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006230:	bf00      	nop
 8006232:	e000      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10e      	bne.n	800625c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800623e:	4b06      	ldr	r3, [pc, #24]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006242:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800624a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800624e:	4a02      	ldr	r2, [pc, #8]	@ (8006258 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006250:	430b      	orrs	r3, r1
 8006252:	6593      	str	r3, [r2, #88]	@ 0x58
 8006254:	e006      	b.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006256:	bf00      	nop
 8006258:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800625c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006260:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006270:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006274:	2300      	movs	r3, #0
 8006276:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800627a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800627e:	460b      	mov	r3, r1
 8006280:	4313      	orrs	r3, r2
 8006282:	d055      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006288:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800628c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006290:	d033      	beq.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006292:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006296:	d82c      	bhi.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800629c:	d02f      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800629e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062a2:	d826      	bhi.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80062a4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80062a8:	d02b      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80062aa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80062ae:	d820      	bhi.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80062b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062b4:	d012      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80062b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062ba:	d81a      	bhi.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d022      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80062c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062c4:	d115      	bne.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ca:	3308      	adds	r3, #8
 80062cc:	2100      	movs	r1, #0
 80062ce:	4618      	mov	r0, r3
 80062d0:	f000 fdee 	bl	8006eb0 <RCCEx_PLL2_Config>
 80062d4:	4603      	mov	r3, r0
 80062d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80062da:	e015      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e0:	3328      	adds	r3, #40	@ 0x28
 80062e2:	2102      	movs	r1, #2
 80062e4:	4618      	mov	r0, r3
 80062e6:	f000 fe95 	bl	8007014 <RCCEx_PLL3_Config>
 80062ea:	4603      	mov	r3, r0
 80062ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80062f0:	e00a      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062f8:	e006      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80062fa:	bf00      	nop
 80062fc:	e004      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80062fe:	bf00      	nop
 8006300:	e002      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006302:	bf00      	nop
 8006304:	e000      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006306:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006308:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800630c:	2b00      	cmp	r3, #0
 800630e:	d10b      	bne.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006310:	4ba1      	ldr	r3, [pc, #644]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006314:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006320:	4a9d      	ldr	r2, [pc, #628]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006322:	430b      	orrs	r3, r1
 8006324:	6593      	str	r3, [r2, #88]	@ 0x58
 8006326:	e003      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800632c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006338:	f002 0308 	and.w	r3, r2, #8
 800633c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006340:	2300      	movs	r3, #0
 8006342:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006346:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800634a:	460b      	mov	r3, r1
 800634c:	4313      	orrs	r3, r2
 800634e:	d01e      	beq.n	800638e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006354:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635c:	d10c      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800635e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006362:	3328      	adds	r3, #40	@ 0x28
 8006364:	2102      	movs	r1, #2
 8006366:	4618      	mov	r0, r3
 8006368:	f000 fe54 	bl	8007014 <RCCEx_PLL3_Config>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d002      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006378:	4b87      	ldr	r3, [pc, #540]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800637a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006388:	4a83      	ldr	r2, [pc, #524]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800638a:	430b      	orrs	r3, r1
 800638c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800638e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006396:	f002 0310 	and.w	r3, r2, #16
 800639a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800639e:	2300      	movs	r3, #0
 80063a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80063a4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80063a8:	460b      	mov	r3, r1
 80063aa:	4313      	orrs	r3, r2
 80063ac:	d01e      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80063ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ba:	d10c      	bne.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80063bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c0:	3328      	adds	r3, #40	@ 0x28
 80063c2:	2102      	movs	r1, #2
 80063c4:	4618      	mov	r0, r3
 80063c6:	f000 fe25 	bl	8007014 <RCCEx_PLL3_Config>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80063d6:	4b70      	ldr	r3, [pc, #448]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80063d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80063de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063e6:	4a6c      	ldr	r2, [pc, #432]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80063e8:	430b      	orrs	r3, r1
 80063ea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80063f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80063fc:	2300      	movs	r3, #0
 80063fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006402:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006406:	460b      	mov	r3, r1
 8006408:	4313      	orrs	r3, r2
 800640a:	d03e      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800640c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006410:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006414:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006418:	d022      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800641a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800641e:	d81b      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006428:	d00b      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800642a:	e015      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800642c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006430:	3308      	adds	r3, #8
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f000 fd3b 	bl	8006eb0 <RCCEx_PLL2_Config>
 800643a:	4603      	mov	r3, r0
 800643c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006440:	e00f      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006446:	3328      	adds	r3, #40	@ 0x28
 8006448:	2102      	movs	r1, #2
 800644a:	4618      	mov	r0, r3
 800644c:	f000 fde2 	bl	8007014 <RCCEx_PLL3_Config>
 8006450:	4603      	mov	r3, r0
 8006452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006456:	e004      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800645e:	e000      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006460:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10b      	bne.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800646a:	4b4b      	ldr	r3, [pc, #300]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800646c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800646e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006476:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800647a:	4a47      	ldr	r2, [pc, #284]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800647c:	430b      	orrs	r3, r1
 800647e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006480:	e003      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006486:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800648a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800648e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006492:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006496:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006498:	2300      	movs	r3, #0
 800649a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800649c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80064a0:	460b      	mov	r3, r1
 80064a2:	4313      	orrs	r3, r2
 80064a4:	d03b      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80064a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80064b2:	d01f      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80064b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80064b8:	d818      	bhi.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80064ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064be:	d003      	beq.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80064c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064c4:	d007      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80064c6:	e011      	b.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064c8:	4b33      	ldr	r3, [pc, #204]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064cc:	4a32      	ldr	r2, [pc, #200]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80064ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80064d4:	e00f      	b.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80064d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064da:	3328      	adds	r3, #40	@ 0x28
 80064dc:	2101      	movs	r1, #1
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fd98 	bl	8007014 <RCCEx_PLL3_Config>
 80064e4:	4603      	mov	r3, r0
 80064e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80064ea:	e004      	b.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064f2:	e000      	b.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80064f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10b      	bne.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064fe:	4b26      	ldr	r3, [pc, #152]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006502:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800650e:	4a22      	ldr	r2, [pc, #136]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006510:	430b      	orrs	r3, r1
 8006512:	6553      	str	r3, [r2, #84]	@ 0x54
 8006514:	e003      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800651a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800651e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006526:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800652a:	673b      	str	r3, [r7, #112]	@ 0x70
 800652c:	2300      	movs	r3, #0
 800652e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006530:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006534:	460b      	mov	r3, r1
 8006536:	4313      	orrs	r3, r2
 8006538:	d034      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800653a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800653e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006540:	2b00      	cmp	r3, #0
 8006542:	d003      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006548:	d007      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800654a:	e011      	b.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800654c:	4b12      	ldr	r3, [pc, #72]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800654e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006550:	4a11      	ldr	r2, [pc, #68]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006552:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006556:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006558:	e00e      	b.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800655a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800655e:	3308      	adds	r3, #8
 8006560:	2102      	movs	r1, #2
 8006562:	4618      	mov	r0, r3
 8006564:	f000 fca4 	bl	8006eb0 <RCCEx_PLL2_Config>
 8006568:	4603      	mov	r3, r0
 800656a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800656e:	e003      	b.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006576:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800657c:	2b00      	cmp	r3, #0
 800657e:	d10d      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006580:	4b05      	ldr	r3, [pc, #20]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006584:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800658c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800658e:	4a02      	ldr	r2, [pc, #8]	@ (8006598 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006590:	430b      	orrs	r3, r1
 8006592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006594:	e006      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006596:	bf00      	nop
 8006598:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800659c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80065a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ac:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80065b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065b2:	2300      	movs	r3, #0
 80065b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80065b6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80065ba:	460b      	mov	r3, r1
 80065bc:	4313      	orrs	r3, r2
 80065be:	d00c      	beq.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80065c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c4:	3328      	adds	r3, #40	@ 0x28
 80065c6:	2102      	movs	r1, #2
 80065c8:	4618      	mov	r0, r3
 80065ca:	f000 fd23 	bl	8007014 <RCCEx_PLL3_Config>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80065da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80065e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80065e8:	2300      	movs	r3, #0
 80065ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80065ec:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80065f0:	460b      	mov	r3, r1
 80065f2:	4313      	orrs	r3, r2
 80065f4:	d038      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80065f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006602:	d018      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006604:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006608:	d811      	bhi.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800660a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800660e:	d014      	beq.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006614:	d80b      	bhi.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006616:	2b00      	cmp	r3, #0
 8006618:	d011      	beq.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800661a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800661e:	d106      	bne.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006620:	4bc3      	ldr	r3, [pc, #780]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006624:	4ac2      	ldr	r2, [pc, #776]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006626:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800662a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800662c:	e008      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006634:	e004      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006636:	bf00      	nop
 8006638:	e002      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800663a:	bf00      	nop
 800663c:	e000      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800663e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006640:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10b      	bne.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006648:	4bb9      	ldr	r3, [pc, #740]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800664a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006654:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006658:	4ab5      	ldr	r2, [pc, #724]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800665a:	430b      	orrs	r3, r1
 800665c:	6553      	str	r3, [r2, #84]	@ 0x54
 800665e:	e003      	b.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006664:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800666c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006670:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006674:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006676:	2300      	movs	r3, #0
 8006678:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800667a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800667e:	460b      	mov	r3, r1
 8006680:	4313      	orrs	r3, r2
 8006682:	d009      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006684:	4baa      	ldr	r3, [pc, #680]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006688:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800668c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006692:	4aa7      	ldr	r2, [pc, #668]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006694:	430b      	orrs	r3, r1
 8006696:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80066a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80066a6:	2300      	movs	r3, #0
 80066a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80066aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80066ae:	460b      	mov	r3, r1
 80066b0:	4313      	orrs	r3, r2
 80066b2:	d00a      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80066b4:	4b9e      	ldr	r3, [pc, #632]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80066bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80066c4:	4a9a      	ldr	r2, [pc, #616]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066c6:	430b      	orrs	r3, r1
 80066c8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80066ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80066d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066d8:	2300      	movs	r3, #0
 80066da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066dc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80066e0:	460b      	mov	r3, r1
 80066e2:	4313      	orrs	r3, r2
 80066e4:	d009      	beq.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80066e6:	4b92      	ldr	r3, [pc, #584]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ea:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80066ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066f4:	4a8e      	ldr	r2, [pc, #568]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80066f6:	430b      	orrs	r3, r1
 80066f8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80066fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006702:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006706:	643b      	str	r3, [r7, #64]	@ 0x40
 8006708:	2300      	movs	r3, #0
 800670a:	647b      	str	r3, [r7, #68]	@ 0x44
 800670c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006710:	460b      	mov	r3, r1
 8006712:	4313      	orrs	r3, r2
 8006714:	d00e      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006716:	4b86      	ldr	r3, [pc, #536]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	4a85      	ldr	r2, [pc, #532]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800671c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006720:	6113      	str	r3, [r2, #16]
 8006722:	4b83      	ldr	r3, [pc, #524]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006724:	6919      	ldr	r1, [r3, #16]
 8006726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800672a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800672e:	4a80      	ldr	r2, [pc, #512]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006730:	430b      	orrs	r3, r1
 8006732:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006740:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006742:	2300      	movs	r3, #0
 8006744:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006746:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800674a:	460b      	mov	r3, r1
 800674c:	4313      	orrs	r3, r2
 800674e:	d009      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006750:	4b77      	ldr	r3, [pc, #476]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006754:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800675c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800675e:	4a74      	ldr	r2, [pc, #464]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006760:	430b      	orrs	r3, r1
 8006762:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006770:	633b      	str	r3, [r7, #48]	@ 0x30
 8006772:	2300      	movs	r3, #0
 8006774:	637b      	str	r3, [r7, #52]	@ 0x34
 8006776:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800677a:	460b      	mov	r3, r1
 800677c:	4313      	orrs	r3, r2
 800677e:	d00a      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006780:	4b6b      	ldr	r3, [pc, #428]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006784:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800678c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006790:	4a67      	ldr	r2, [pc, #412]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006792:	430b      	orrs	r3, r1
 8006794:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800679a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679e:	2100      	movs	r1, #0
 80067a0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067a8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80067ac:	460b      	mov	r3, r1
 80067ae:	4313      	orrs	r3, r2
 80067b0:	d011      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b6:	3308      	adds	r3, #8
 80067b8:	2100      	movs	r1, #0
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fb78 	bl	8006eb0 <RCCEx_PLL2_Config>
 80067c0:	4603      	mov	r3, r0
 80067c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80067c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80067d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067de:	2100      	movs	r1, #0
 80067e0:	6239      	str	r1, [r7, #32]
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067e8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80067ec:	460b      	mov	r3, r1
 80067ee:	4313      	orrs	r3, r2
 80067f0:	d011      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80067f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f6:	3308      	adds	r3, #8
 80067f8:	2101      	movs	r1, #1
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 fb58 	bl	8006eb0 <RCCEx_PLL2_Config>
 8006800:	4603      	mov	r3, r0
 8006802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800680e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681e:	2100      	movs	r1, #0
 8006820:	61b9      	str	r1, [r7, #24]
 8006822:	f003 0304 	and.w	r3, r3, #4
 8006826:	61fb      	str	r3, [r7, #28]
 8006828:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800682c:	460b      	mov	r3, r1
 800682e:	4313      	orrs	r3, r2
 8006830:	d011      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006836:	3308      	adds	r3, #8
 8006838:	2102      	movs	r1, #2
 800683a:	4618      	mov	r0, r3
 800683c:	f000 fb38 	bl	8006eb0 <RCCEx_PLL2_Config>
 8006840:	4603      	mov	r3, r0
 8006842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006846:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800684a:	2b00      	cmp	r3, #0
 800684c:	d003      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800684e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685e:	2100      	movs	r1, #0
 8006860:	6139      	str	r1, [r7, #16]
 8006862:	f003 0308 	and.w	r3, r3, #8
 8006866:	617b      	str	r3, [r7, #20]
 8006868:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800686c:	460b      	mov	r3, r1
 800686e:	4313      	orrs	r3, r2
 8006870:	d011      	beq.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006876:	3328      	adds	r3, #40	@ 0x28
 8006878:	2100      	movs	r1, #0
 800687a:	4618      	mov	r0, r3
 800687c:	f000 fbca 	bl	8007014 <RCCEx_PLL3_Config>
 8006880:	4603      	mov	r3, r0
 8006882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006886:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800688e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800689a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689e:	2100      	movs	r1, #0
 80068a0:	60b9      	str	r1, [r7, #8]
 80068a2:	f003 0310 	and.w	r3, r3, #16
 80068a6:	60fb      	str	r3, [r7, #12]
 80068a8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80068ac:	460b      	mov	r3, r1
 80068ae:	4313      	orrs	r3, r2
 80068b0:	d011      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80068b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b6:	3328      	adds	r3, #40	@ 0x28
 80068b8:	2101      	movs	r1, #1
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 fbaa 	bl	8007014 <RCCEx_PLL3_Config>
 80068c0:	4603      	mov	r3, r0
 80068c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80068c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d003      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80068d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068de:	2100      	movs	r1, #0
 80068e0:	6039      	str	r1, [r7, #0]
 80068e2:	f003 0320 	and.w	r3, r3, #32
 80068e6:	607b      	str	r3, [r7, #4]
 80068e8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80068ec:	460b      	mov	r3, r1
 80068ee:	4313      	orrs	r3, r2
 80068f0:	d011      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80068f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f6:	3328      	adds	r3, #40	@ 0x28
 80068f8:	2102      	movs	r1, #2
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 fb8a 	bl	8007014 <RCCEx_PLL3_Config>
 8006900:	4603      	mov	r3, r0
 8006902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800690e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006912:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006916:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800691e:	2300      	movs	r3, #0
 8006920:	e000      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
}
 8006924:	4618      	mov	r0, r3
 8006926:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800692a:	46bd      	mov	sp, r7
 800692c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006930:	58024400 	.word	0x58024400

08006934 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006938:	f7fe fd96 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 800693c:	4602      	mov	r2, r0
 800693e:	4b06      	ldr	r3, [pc, #24]	@ (8006958 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	091b      	lsrs	r3, r3, #4
 8006944:	f003 0307 	and.w	r3, r3, #7
 8006948:	4904      	ldr	r1, [pc, #16]	@ (800695c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800694a:	5ccb      	ldrb	r3, [r1, r3]
 800694c:	f003 031f 	and.w	r3, r3, #31
 8006950:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006954:	4618      	mov	r0, r3
 8006956:	bd80      	pop	{r7, pc}
 8006958:	58024400 	.word	0x58024400
 800695c:	0800eafc 	.word	0x0800eafc

08006960 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006960:	b480      	push	{r7}
 8006962:	b089      	sub	sp, #36	@ 0x24
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006968:	4ba1      	ldr	r3, [pc, #644]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800696a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696c:	f003 0303 	and.w	r3, r3, #3
 8006970:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006972:	4b9f      	ldr	r3, [pc, #636]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006976:	0b1b      	lsrs	r3, r3, #12
 8006978:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800697c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800697e:	4b9c      	ldr	r3, [pc, #624]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006982:	091b      	lsrs	r3, r3, #4
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800698a:	4b99      	ldr	r3, [pc, #612]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800698c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800698e:	08db      	lsrs	r3, r3, #3
 8006990:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	fb02 f303 	mul.w	r3, r2, r3
 800699a:	ee07 3a90 	vmov	s15, r3
 800699e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 8111 	beq.w	8006bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	f000 8083 	beq.w	8006abc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	f200 80a1 	bhi.w	8006b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d003      	beq.n	80069cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d056      	beq.n	8006a78 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80069ca:	e099      	b.n	8006b00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069cc:	4b88      	ldr	r3, [pc, #544]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0320 	and.w	r3, r3, #32
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d02d      	beq.n	8006a34 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069d8:	4b85      	ldr	r3, [pc, #532]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	08db      	lsrs	r3, r3, #3
 80069de:	f003 0303 	and.w	r3, r3, #3
 80069e2:	4a84      	ldr	r2, [pc, #528]	@ (8006bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80069e4:	fa22 f303 	lsr.w	r3, r2, r3
 80069e8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	ee07 3a90 	vmov	s15, r3
 80069f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	ee07 3a90 	vmov	s15, r3
 80069fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a02:	4b7b      	ldr	r3, [pc, #492]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a0a:	ee07 3a90 	vmov	s15, r3
 8006a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a16:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006a32:	e087      	b.n	8006b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	ee07 3a90 	vmov	s15, r3
 8006a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a3e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006bfc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a46:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a4e:	ee07 3a90 	vmov	s15, r3
 8006a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a5a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a76:	e065      	b.n	8006b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a82:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006c00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a8a:	4b59      	ldr	r3, [pc, #356]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a92:	ee07 3a90 	vmov	s15, r3
 8006a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a9e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aba:	e043      	b.n	8006b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	ee07 3a90 	vmov	s15, r3
 8006ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006c04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ace:	4b48      	ldr	r3, [pc, #288]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ad6:	ee07 3a90 	vmov	s15, r3
 8006ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ae2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006afe:	e021      	b.n	8006b44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	ee07 3a90 	vmov	s15, r3
 8006b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006c00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b12:	4b37      	ldr	r3, [pc, #220]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1a:	ee07 3a90 	vmov	s15, r3
 8006b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b26:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b42:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006b44:	4b2a      	ldr	r3, [pc, #168]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b48:	0a5b      	lsrs	r3, r3, #9
 8006b4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b4e:	ee07 3a90 	vmov	s15, r3
 8006b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b6a:	ee17 2a90 	vmov	r2, s15
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006b72:	4b1f      	ldr	r3, [pc, #124]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b76:	0c1b      	lsrs	r3, r3, #16
 8006b78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b7c:	ee07 3a90 	vmov	s15, r3
 8006b80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b88:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b98:	ee17 2a90 	vmov	r2, s15
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006ba0:	4b13      	ldr	r3, [pc, #76]	@ (8006bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	0e1b      	lsrs	r3, r3, #24
 8006ba6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006baa:	ee07 3a90 	vmov	s15, r3
 8006bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006bba:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bc6:	ee17 2a90 	vmov	r2, s15
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006bce:	e008      	b.n	8006be2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	609a      	str	r2, [r3, #8]
}
 8006be2:	bf00      	nop
 8006be4:	3724      	adds	r7, #36	@ 0x24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	58024400 	.word	0x58024400
 8006bf4:	03d09000 	.word	0x03d09000
 8006bf8:	46000000 	.word	0x46000000
 8006bfc:	4c742400 	.word	0x4c742400
 8006c00:	4a742400 	.word	0x4a742400
 8006c04:	4bbebc20 	.word	0x4bbebc20

08006c08 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b089      	sub	sp, #36	@ 0x24
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c10:	4ba1      	ldr	r3, [pc, #644]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c14:	f003 0303 	and.w	r3, r3, #3
 8006c18:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006c1a:	4b9f      	ldr	r3, [pc, #636]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c1e:	0d1b      	lsrs	r3, r3, #20
 8006c20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c24:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006c26:	4b9c      	ldr	r3, [pc, #624]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c2a:	0a1b      	lsrs	r3, r3, #8
 8006c2c:	f003 0301 	and.w	r3, r3, #1
 8006c30:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006c32:	4b99      	ldr	r3, [pc, #612]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c36:	08db      	lsrs	r3, r3, #3
 8006c38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	fb02 f303 	mul.w	r3, r2, r3
 8006c42:	ee07 3a90 	vmov	s15, r3
 8006c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f000 8111 	beq.w	8006e78 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	f000 8083 	beq.w	8006d64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006c5e:	69bb      	ldr	r3, [r7, #24]
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	f200 80a1 	bhi.w	8006da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d003      	beq.n	8006c74 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d056      	beq.n	8006d20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006c72:	e099      	b.n	8006da8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c74:	4b88      	ldr	r3, [pc, #544]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0320 	and.w	r3, r3, #32
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d02d      	beq.n	8006cdc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c80:	4b85      	ldr	r3, [pc, #532]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	08db      	lsrs	r3, r3, #3
 8006c86:	f003 0303 	and.w	r3, r3, #3
 8006c8a:	4a84      	ldr	r2, [pc, #528]	@ (8006e9c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c90:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	ee07 3a90 	vmov	s15, r3
 8006c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	ee07 3a90 	vmov	s15, r3
 8006ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006caa:	4b7b      	ldr	r3, [pc, #492]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb2:	ee07 3a90 	vmov	s15, r3
 8006cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cba:	ed97 6a03 	vldr	s12, [r7, #12]
 8006cbe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cd6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006cda:	e087      	b.n	8006dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	ee07 3a90 	vmov	s15, r3
 8006ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ce6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cee:	4b6a      	ldr	r3, [pc, #424]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf6:	ee07 3a90 	vmov	s15, r3
 8006cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d02:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d1e:	e065      	b.n	8006dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	ee07 3a90 	vmov	s15, r3
 8006d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d2a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d32:	4b59      	ldr	r3, [pc, #356]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d3a:	ee07 3a90 	vmov	s15, r3
 8006d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d42:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d46:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d62:	e043      	b.n	8006dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	ee07 3a90 	vmov	s15, r3
 8006d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d6e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006eac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d76:	4b48      	ldr	r3, [pc, #288]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7e:	ee07 3a90 	vmov	s15, r3
 8006d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d86:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d8a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006da6:	e021      	b.n	8006dec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	ee07 3a90 	vmov	s15, r3
 8006dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006db2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dba:	4b37      	ldr	r3, [pc, #220]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dc2:	ee07 3a90 	vmov	s15, r3
 8006dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dca:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006de6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006dec:	4b2a      	ldr	r3, [pc, #168]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df0:	0a5b      	lsrs	r3, r3, #9
 8006df2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006df6:	ee07 3a90 	vmov	s15, r3
 8006dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e06:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e12:	ee17 2a90 	vmov	r2, s15
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1e:	0c1b      	lsrs	r3, r3, #16
 8006e20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e24:	ee07 3a90 	vmov	s15, r3
 8006e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e34:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e40:	ee17 2a90 	vmov	r2, s15
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006e48:	4b13      	ldr	r3, [pc, #76]	@ (8006e98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4c:	0e1b      	lsrs	r3, r3, #24
 8006e4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e52:	ee07 3a90 	vmov	s15, r3
 8006e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e62:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e6e:	ee17 2a90 	vmov	r2, s15
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006e76:	e008      	b.n	8006e8a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	609a      	str	r2, [r3, #8]
}
 8006e8a:	bf00      	nop
 8006e8c:	3724      	adds	r7, #36	@ 0x24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	58024400 	.word	0x58024400
 8006e9c:	03d09000 	.word	0x03d09000
 8006ea0:	46000000 	.word	0x46000000
 8006ea4:	4c742400 	.word	0x4c742400
 8006ea8:	4a742400 	.word	0x4a742400
 8006eac:	4bbebc20 	.word	0x4bbebc20

08006eb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006ebe:	4b53      	ldr	r3, [pc, #332]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec2:	f003 0303 	and.w	r3, r3, #3
 8006ec6:	2b03      	cmp	r3, #3
 8006ec8:	d101      	bne.n	8006ece <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e099      	b.n	8007002 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006ece:	4b4f      	ldr	r3, [pc, #316]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a4e      	ldr	r2, [pc, #312]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006ed4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ed8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eda:	f7fa fadf 	bl	800149c <HAL_GetTick>
 8006ede:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006ee0:	e008      	b.n	8006ef4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006ee2:	f7fa fadb 	bl	800149c <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d901      	bls.n	8006ef4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e086      	b.n	8007002 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006ef4:	4b45      	ldr	r3, [pc, #276]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1f0      	bne.n	8006ee2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006f00:	4b42      	ldr	r3, [pc, #264]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f04:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	031b      	lsls	r3, r3, #12
 8006f0e:	493f      	ldr	r1, [pc, #252]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	628b      	str	r3, [r1, #40]	@ 0x28
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	3b01      	subs	r3, #1
 8006f24:	025b      	lsls	r3, r3, #9
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	431a      	orrs	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	68db      	ldr	r3, [r3, #12]
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	041b      	lsls	r3, r3, #16
 8006f32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006f36:	431a      	orrs	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	061b      	lsls	r3, r3, #24
 8006f40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006f44:	4931      	ldr	r1, [pc, #196]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f46:	4313      	orrs	r3, r2
 8006f48:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006f4a:	4b30      	ldr	r3, [pc, #192]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	492d      	ldr	r1, [pc, #180]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f60:	f023 0220 	bic.w	r2, r3, #32
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	4928      	ldr	r1, [pc, #160]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006f6e:	4b27      	ldr	r3, [pc, #156]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f72:	4a26      	ldr	r2, [pc, #152]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f74:	f023 0310 	bic.w	r3, r3, #16
 8006f78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006f7a:	4b24      	ldr	r3, [pc, #144]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f7e:	4b24      	ldr	r3, [pc, #144]	@ (8007010 <RCCEx_PLL2_Config+0x160>)
 8006f80:	4013      	ands	r3, r2
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	69d2      	ldr	r2, [r2, #28]
 8006f86:	00d2      	lsls	r2, r2, #3
 8006f88:	4920      	ldr	r1, [pc, #128]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f92:	4a1e      	ldr	r2, [pc, #120]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006f94:	f043 0310 	orr.w	r3, r3, #16
 8006f98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d106      	bne.n	8006fae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa4:	4a19      	ldr	r2, [pc, #100]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fa6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006faa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006fac:	e00f      	b.n	8006fce <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d106      	bne.n	8006fc2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006fb4:	4b15      	ldr	r3, [pc, #84]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb8:	4a14      	ldr	r2, [pc, #80]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006fc0:	e005      	b.n	8006fce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006fc2:	4b12      	ldr	r3, [pc, #72]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc6:	4a11      	ldr	r2, [pc, #68]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006fce:	4b0f      	ldr	r3, [pc, #60]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006fd4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006fd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fda:	f7fa fa5f 	bl	800149c <HAL_GetTick>
 8006fde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006fe0:	e008      	b.n	8006ff4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006fe2:	f7fa fa5b 	bl	800149c <HAL_GetTick>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d901      	bls.n	8006ff4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e006      	b.n	8007002 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006ff4:	4b05      	ldr	r3, [pc, #20]	@ (800700c <RCCEx_PLL2_Config+0x15c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d0f0      	beq.n	8006fe2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007000:	7bfb      	ldrb	r3, [r7, #15]
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	58024400 	.word	0x58024400
 8007010:	ffff0007 	.word	0xffff0007

08007014 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800701e:	2300      	movs	r3, #0
 8007020:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007022:	4b53      	ldr	r3, [pc, #332]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007026:	f003 0303 	and.w	r3, r3, #3
 800702a:	2b03      	cmp	r3, #3
 800702c:	d101      	bne.n	8007032 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e099      	b.n	8007166 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007032:	4b4f      	ldr	r3, [pc, #316]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a4e      	ldr	r2, [pc, #312]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007038:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800703c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800703e:	f7fa fa2d 	bl	800149c <HAL_GetTick>
 8007042:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007044:	e008      	b.n	8007058 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007046:	f7fa fa29 	bl	800149c <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	2b02      	cmp	r3, #2
 8007052:	d901      	bls.n	8007058 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	e086      	b.n	8007166 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007058:	4b45      	ldr	r3, [pc, #276]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1f0      	bne.n	8007046 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007064:	4b42      	ldr	r3, [pc, #264]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007068:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	051b      	lsls	r3, r3, #20
 8007072:	493f      	ldr	r1, [pc, #252]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007074:	4313      	orrs	r3, r2
 8007076:	628b      	str	r3, [r1, #40]	@ 0x28
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	3b01      	subs	r3, #1
 800707e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	3b01      	subs	r3, #1
 8007088:	025b      	lsls	r3, r3, #9
 800708a:	b29b      	uxth	r3, r3
 800708c:	431a      	orrs	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	3b01      	subs	r3, #1
 8007094:	041b      	lsls	r3, r3, #16
 8007096:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800709a:	431a      	orrs	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	3b01      	subs	r3, #1
 80070a2:	061b      	lsls	r3, r3, #24
 80070a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80070a8:	4931      	ldr	r1, [pc, #196]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070aa:	4313      	orrs	r3, r2
 80070ac:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80070ae:	4b30      	ldr	r3, [pc, #192]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	492d      	ldr	r1, [pc, #180]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070bc:	4313      	orrs	r3, r2
 80070be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80070c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	4928      	ldr	r1, [pc, #160]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070ce:	4313      	orrs	r3, r2
 80070d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80070d2:	4b27      	ldr	r3, [pc, #156]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d6:	4a26      	ldr	r2, [pc, #152]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80070de:	4b24      	ldr	r3, [pc, #144]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070e2:	4b24      	ldr	r3, [pc, #144]	@ (8007174 <RCCEx_PLL3_Config+0x160>)
 80070e4:	4013      	ands	r3, r2
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	69d2      	ldr	r2, [r2, #28]
 80070ea:	00d2      	lsls	r2, r2, #3
 80070ec:	4920      	ldr	r1, [pc, #128]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070ee:	4313      	orrs	r3, r2
 80070f0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80070f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 80070f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d106      	bne.n	8007112 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007104:	4b1a      	ldr	r3, [pc, #104]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007108:	4a19      	ldr	r2, [pc, #100]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 800710a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800710e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007110:	e00f      	b.n	8007132 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	2b01      	cmp	r3, #1
 8007116:	d106      	bne.n	8007126 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007118:	4b15      	ldr	r3, [pc, #84]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 800711a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711c:	4a14      	ldr	r2, [pc, #80]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 800711e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007122:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007124:	e005      	b.n	8007132 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007126:	4b12      	ldr	r3, [pc, #72]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712a:	4a11      	ldr	r2, [pc, #68]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 800712c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007130:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007132:	4b0f      	ldr	r3, [pc, #60]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a0e      	ldr	r2, [pc, #56]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 8007138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800713c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800713e:	f7fa f9ad 	bl	800149c <HAL_GetTick>
 8007142:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007144:	e008      	b.n	8007158 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007146:	f7fa f9a9 	bl	800149c <HAL_GetTick>
 800714a:	4602      	mov	r2, r0
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	2b02      	cmp	r3, #2
 8007152:	d901      	bls.n	8007158 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e006      	b.n	8007166 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007158:	4b05      	ldr	r3, [pc, #20]	@ (8007170 <RCCEx_PLL3_Config+0x15c>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0f0      	beq.n	8007146 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007164:	7bfb      	ldrb	r3, [r7, #15]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3710      	adds	r7, #16
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	58024400 	.word	0x58024400
 8007174:	ffff0007 	.word	0xffff0007

08007178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e049      	b.n	800721e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d106      	bne.n	80071a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f7f9 ff2a 	bl	8000ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2202      	movs	r2, #2
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	3304      	adds	r3, #4
 80071b4:	4619      	mov	r1, r3
 80071b6:	4610      	mov	r0, r2
 80071b8:	f000 f96e 	bl	8007498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b084      	sub	sp, #16
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d020      	beq.n	800728a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	2b00      	cmp	r3, #0
 8007250:	d01b      	beq.n	800728a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f06f 0202 	mvn.w	r2, #2
 800725a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	f003 0303 	and.w	r3, r3, #3
 800726c:	2b00      	cmp	r3, #0
 800726e:	d003      	beq.n	8007278 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 f8f3 	bl	800745c <HAL_TIM_IC_CaptureCallback>
 8007276:	e005      	b.n	8007284 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 f8e5 	bl	8007448 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f8f6 	bl	8007470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b00      	cmp	r3, #0
 8007292:	d020      	beq.n	80072d6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f003 0304 	and.w	r3, r3, #4
 800729a:	2b00      	cmp	r3, #0
 800729c:	d01b      	beq.n	80072d6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f06f 0204 	mvn.w	r2, #4
 80072a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	699b      	ldr	r3, [r3, #24]
 80072b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d003      	beq.n	80072c4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 f8cd 	bl	800745c <HAL_TIM_IC_CaptureCallback>
 80072c2:	e005      	b.n	80072d0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 f8bf 	bl	8007448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f8d0 	bl	8007470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	f003 0308 	and.w	r3, r3, #8
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d020      	beq.n	8007322 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f003 0308 	and.w	r3, r3, #8
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d01b      	beq.n	8007322 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f06f 0208 	mvn.w	r2, #8
 80072f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2204      	movs	r2, #4
 80072f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	69db      	ldr	r3, [r3, #28]
 8007300:	f003 0303 	and.w	r3, r3, #3
 8007304:	2b00      	cmp	r3, #0
 8007306:	d003      	beq.n	8007310 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f8a7 	bl	800745c <HAL_TIM_IC_CaptureCallback>
 800730e:	e005      	b.n	800731c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f899 	bl	8007448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f8aa 	bl	8007470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b00      	cmp	r3, #0
 800732a:	d020      	beq.n	800736e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f003 0310 	and.w	r3, r3, #16
 8007332:	2b00      	cmp	r3, #0
 8007334:	d01b      	beq.n	800736e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f06f 0210 	mvn.w	r2, #16
 800733e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2208      	movs	r2, #8
 8007344:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	69db      	ldr	r3, [r3, #28]
 800734c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 f881 	bl	800745c <HAL_TIM_IC_CaptureCallback>
 800735a:	e005      	b.n	8007368 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f873 	bl	8007448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f884 	bl	8007470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00c      	beq.n	8007392 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b00      	cmp	r3, #0
 8007380:	d007      	beq.n	8007392 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f06f 0201 	mvn.w	r2, #1
 800738a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 f851 	bl	8007434 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00c      	beq.n	80073c0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d007      	beq.n	80073c0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80073b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f9a4 	bl	8007708 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00c      	beq.n	80073e4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d007      	beq.n	80073e4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80073dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f000 f99c 	bl	800771c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00c      	beq.n	8007408 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d007      	beq.n	8007408 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f83e 	bl	8007484 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00c      	beq.n	800742c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f003 0320 	and.w	r3, r3, #32
 8007418:	2b00      	cmp	r3, #0
 800741a:	d007      	beq.n	800742c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f06f 0220 	mvn.w	r2, #32
 8007424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f964 	bl	80076f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800742c:	bf00      	nop
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800743c:	bf00      	nop
 800743e:	370c      	adds	r7, #12
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007450:	bf00      	nop
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr

08007484 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a43      	ldr	r2, [pc, #268]	@ (80075b8 <TIM_Base_SetConfig+0x120>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d013      	beq.n	80074d8 <TIM_Base_SetConfig+0x40>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074b6:	d00f      	beq.n	80074d8 <TIM_Base_SetConfig+0x40>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	4a40      	ldr	r2, [pc, #256]	@ (80075bc <TIM_Base_SetConfig+0x124>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d00b      	beq.n	80074d8 <TIM_Base_SetConfig+0x40>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a3f      	ldr	r2, [pc, #252]	@ (80075c0 <TIM_Base_SetConfig+0x128>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d007      	beq.n	80074d8 <TIM_Base_SetConfig+0x40>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a3e      	ldr	r2, [pc, #248]	@ (80075c4 <TIM_Base_SetConfig+0x12c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d003      	beq.n	80074d8 <TIM_Base_SetConfig+0x40>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	4a3d      	ldr	r2, [pc, #244]	@ (80075c8 <TIM_Base_SetConfig+0x130>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d108      	bne.n	80074ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	68fa      	ldr	r2, [r7, #12]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a32      	ldr	r2, [pc, #200]	@ (80075b8 <TIM_Base_SetConfig+0x120>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d01f      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f8:	d01b      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a2f      	ldr	r2, [pc, #188]	@ (80075bc <TIM_Base_SetConfig+0x124>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d017      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a2e      	ldr	r2, [pc, #184]	@ (80075c0 <TIM_Base_SetConfig+0x128>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d013      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a2d      	ldr	r2, [pc, #180]	@ (80075c4 <TIM_Base_SetConfig+0x12c>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d00f      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a2c      	ldr	r2, [pc, #176]	@ (80075c8 <TIM_Base_SetConfig+0x130>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d00b      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a2b      	ldr	r2, [pc, #172]	@ (80075cc <TIM_Base_SetConfig+0x134>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d007      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a2a      	ldr	r2, [pc, #168]	@ (80075d0 <TIM_Base_SetConfig+0x138>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d003      	beq.n	8007532 <TIM_Base_SetConfig+0x9a>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a29      	ldr	r2, [pc, #164]	@ (80075d4 <TIM_Base_SetConfig+0x13c>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d108      	bne.n	8007544 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	4313      	orrs	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	4313      	orrs	r3, r2
 8007550:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	689a      	ldr	r2, [r3, #8]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a14      	ldr	r2, [pc, #80]	@ (80075b8 <TIM_Base_SetConfig+0x120>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d00f      	beq.n	800758a <TIM_Base_SetConfig+0xf2>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a16      	ldr	r2, [pc, #88]	@ (80075c8 <TIM_Base_SetConfig+0x130>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d00b      	beq.n	800758a <TIM_Base_SetConfig+0xf2>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a15      	ldr	r2, [pc, #84]	@ (80075cc <TIM_Base_SetConfig+0x134>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d007      	beq.n	800758a <TIM_Base_SetConfig+0xf2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a14      	ldr	r2, [pc, #80]	@ (80075d0 <TIM_Base_SetConfig+0x138>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d003      	beq.n	800758a <TIM_Base_SetConfig+0xf2>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a13      	ldr	r2, [pc, #76]	@ (80075d4 <TIM_Base_SetConfig+0x13c>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d103      	bne.n	8007592 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	691a      	ldr	r2, [r3, #16]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f043 0204 	orr.w	r2, r3, #4
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	601a      	str	r2, [r3, #0]
}
 80075aa:	bf00      	nop
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr
 80075b6:	bf00      	nop
 80075b8:	40010000 	.word	0x40010000
 80075bc:	40000400 	.word	0x40000400
 80075c0:	40000800 	.word	0x40000800
 80075c4:	40000c00 	.word	0x40000c00
 80075c8:	40010400 	.word	0x40010400
 80075cc:	40014000 	.word	0x40014000
 80075d0:	40014400 	.word	0x40014400
 80075d4:	40014800 	.word	0x40014800

080075d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d101      	bne.n	80075f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075ec:	2302      	movs	r3, #2
 80075ee:	e06d      	b.n	80076cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2202      	movs	r2, #2
 80075fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a30      	ldr	r2, [pc, #192]	@ (80076d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d004      	beq.n	8007624 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a2f      	ldr	r2, [pc, #188]	@ (80076dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d108      	bne.n	8007636 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800762a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	4313      	orrs	r3, r2
 8007634:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800763c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	4313      	orrs	r3, r2
 8007646:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68fa      	ldr	r2, [r7, #12]
 800764e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a20      	ldr	r2, [pc, #128]	@ (80076d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d022      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007662:	d01d      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a1d      	ldr	r2, [pc, #116]	@ (80076e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d018      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a1c      	ldr	r2, [pc, #112]	@ (80076e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d013      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a1a      	ldr	r2, [pc, #104]	@ (80076e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d00e      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a15      	ldr	r2, [pc, #84]	@ (80076dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d009      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a16      	ldr	r2, [pc, #88]	@ (80076ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d004      	beq.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a15      	ldr	r2, [pc, #84]	@ (80076f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d10c      	bne.n	80076ba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	68ba      	ldr	r2, [r7, #8]
 80076b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr
 80076d8:	40010000 	.word	0x40010000
 80076dc:	40010400 	.word	0x40010400
 80076e0:	40000400 	.word	0x40000400
 80076e4:	40000800 	.word	0x40000800
 80076e8:	40000c00 	.word	0x40000c00
 80076ec:	40001800 	.word	0x40001800
 80076f0:	40014000 	.word	0x40014000

080076f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007710:	bf00      	nop
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d101      	bne.n	8007742 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e042      	b.n	80077c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007748:	2b00      	cmp	r3, #0
 800774a:	d106      	bne.n	800775a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f7f9 fc77 	bl	8001048 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2224      	movs	r2, #36	@ 0x24
 800775e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f022 0201 	bic.w	r2, r2, #1
 8007770:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007776:	2b00      	cmp	r3, #0
 8007778:	d002      	beq.n	8007780 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f001 f986 	bl	8008a8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fc1b 	bl	8007fbc <UART_SetConfig>
 8007786:	4603      	mov	r3, r0
 8007788:	2b01      	cmp	r3, #1
 800778a:	d101      	bne.n	8007790 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e01b      	b.n	80077c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800779e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689a      	ldr	r2, [r3, #8]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80077ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0201 	orr.w	r2, r2, #1
 80077be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f001 fa05 	bl	8008bd0 <UART_CheckIdleState>
 80077c6:	4603      	mov	r3, r0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3708      	adds	r7, #8
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b0ba      	sub	sp, #232	@ 0xe8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80077f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80077fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80077fe:	4013      	ands	r3, r2
 8007800:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007804:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007808:	2b00      	cmp	r3, #0
 800780a:	d11b      	bne.n	8007844 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800780c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007810:	f003 0320 	and.w	r3, r3, #32
 8007814:	2b00      	cmp	r3, #0
 8007816:	d015      	beq.n	8007844 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800781c:	f003 0320 	and.w	r3, r3, #32
 8007820:	2b00      	cmp	r3, #0
 8007822:	d105      	bne.n	8007830 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007824:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d009      	beq.n	8007844 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007834:	2b00      	cmp	r3, #0
 8007836:	f000 8393 	beq.w	8007f60 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	4798      	blx	r3
      }
      return;
 8007842:	e38d      	b.n	8007f60 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007844:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 8123 	beq.w	8007a94 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800784e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007852:	4b8d      	ldr	r3, [pc, #564]	@ (8007a88 <HAL_UART_IRQHandler+0x2b8>)
 8007854:	4013      	ands	r3, r2
 8007856:	2b00      	cmp	r3, #0
 8007858:	d106      	bne.n	8007868 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800785a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800785e:	4b8b      	ldr	r3, [pc, #556]	@ (8007a8c <HAL_UART_IRQHandler+0x2bc>)
 8007860:	4013      	ands	r3, r2
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 8116 	beq.w	8007a94 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b00      	cmp	r3, #0
 8007872:	d011      	beq.n	8007898 <HAL_UART_IRQHandler+0xc8>
 8007874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00b      	beq.n	8007898 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2201      	movs	r2, #1
 8007886:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788e:	f043 0201 	orr.w	r2, r3, #1
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800789c:	f003 0302 	and.w	r3, r3, #2
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d011      	beq.n	80078c8 <HAL_UART_IRQHandler+0xf8>
 80078a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078a8:	f003 0301 	and.w	r3, r3, #1
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00b      	beq.n	80078c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	2202      	movs	r2, #2
 80078b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078be:	f043 0204 	orr.w	r2, r3, #4
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078cc:	f003 0304 	and.w	r3, r3, #4
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d011      	beq.n	80078f8 <HAL_UART_IRQHandler+0x128>
 80078d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00b      	beq.n	80078f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2204      	movs	r2, #4
 80078e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ee:	f043 0202 	orr.w	r2, r3, #2
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078fc:	f003 0308 	and.w	r3, r3, #8
 8007900:	2b00      	cmp	r3, #0
 8007902:	d017      	beq.n	8007934 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007908:	f003 0320 	and.w	r3, r3, #32
 800790c:	2b00      	cmp	r3, #0
 800790e:	d105      	bne.n	800791c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007910:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007914:	4b5c      	ldr	r3, [pc, #368]	@ (8007a88 <HAL_UART_IRQHandler+0x2b8>)
 8007916:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00b      	beq.n	8007934 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2208      	movs	r2, #8
 8007922:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800792a:	f043 0208 	orr.w	r2, r3, #8
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007938:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800793c:	2b00      	cmp	r3, #0
 800793e:	d012      	beq.n	8007966 <HAL_UART_IRQHandler+0x196>
 8007940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007944:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00c      	beq.n	8007966 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007954:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800795c:	f043 0220 	orr.w	r2, r3, #32
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 82f9 	beq.w	8007f64 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007976:	f003 0320 	and.w	r3, r3, #32
 800797a:	2b00      	cmp	r3, #0
 800797c:	d013      	beq.n	80079a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800797e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007982:	f003 0320 	and.w	r3, r3, #32
 8007986:	2b00      	cmp	r3, #0
 8007988:	d105      	bne.n	8007996 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800798a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800798e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d007      	beq.n	80079a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079ba:	2b40      	cmp	r3, #64	@ 0x40
 80079bc:	d005      	beq.n	80079ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80079be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d054      	beq.n	8007a74 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f001 fa18 	bl	8008e00 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079da:	2b40      	cmp	r3, #64	@ 0x40
 80079dc:	d146      	bne.n	8007a6c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3308      	adds	r3, #8
 80079e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80079ec:	e853 3f00 	ldrex	r3, [r3]
 80079f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80079f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80079f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	3308      	adds	r3, #8
 8007a06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a1a:	e841 2300 	strex	r3, r2, [r1]
 8007a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d1d9      	bne.n	80079de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d017      	beq.n	8007a64 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a3a:	4a15      	ldr	r2, [pc, #84]	@ (8007a90 <HAL_UART_IRQHandler+0x2c0>)
 8007a3c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7fa fa0b 	bl	8001e60 <HAL_DMA_Abort_IT>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d019      	beq.n	8007a84 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007a5e:	4610      	mov	r0, r2
 8007a60:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a62:	e00f      	b.n	8007a84 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 fa93 	bl	8007f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a6a:	e00b      	b.n	8007a84 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fa8f 	bl	8007f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a72:	e007      	b.n	8007a84 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fa8b 	bl	8007f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007a82:	e26f      	b.n	8007f64 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a84:	bf00      	nop
    return;
 8007a86:	e26d      	b.n	8007f64 <HAL_UART_IRQHandler+0x794>
 8007a88:	10000001 	.word	0x10000001
 8007a8c:	04000120 	.word	0x04000120
 8007a90:	08008ecd 	.word	0x08008ecd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	f040 8203 	bne.w	8007ea4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa2:	f003 0310 	and.w	r3, r3, #16
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f000 81fc 	beq.w	8007ea4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ab0:	f003 0310 	and.w	r3, r3, #16
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 81f5 	beq.w	8007ea4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2210      	movs	r2, #16
 8007ac0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007acc:	2b40      	cmp	r3, #64	@ 0x40
 8007ace:	f040 816d 	bne.w	8007dac <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4aa4      	ldr	r2, [pc, #656]	@ (8007d6c <HAL_UART_IRQHandler+0x59c>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d068      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4aa1      	ldr	r2, [pc, #644]	@ (8007d70 <HAL_UART_IRQHandler+0x5a0>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d061      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a9f      	ldr	r2, [pc, #636]	@ (8007d74 <HAL_UART_IRQHandler+0x5a4>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d05a      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a9c      	ldr	r2, [pc, #624]	@ (8007d78 <HAL_UART_IRQHandler+0x5a8>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d053      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a9a      	ldr	r2, [pc, #616]	@ (8007d7c <HAL_UART_IRQHandler+0x5ac>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d04c      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a97      	ldr	r2, [pc, #604]	@ (8007d80 <HAL_UART_IRQHandler+0x5b0>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d045      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a95      	ldr	r2, [pc, #596]	@ (8007d84 <HAL_UART_IRQHandler+0x5b4>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d03e      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a92      	ldr	r2, [pc, #584]	@ (8007d88 <HAL_UART_IRQHandler+0x5b8>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d037      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a90      	ldr	r2, [pc, #576]	@ (8007d8c <HAL_UART_IRQHandler+0x5bc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d030      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a8d      	ldr	r2, [pc, #564]	@ (8007d90 <HAL_UART_IRQHandler+0x5c0>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d029      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a8b      	ldr	r2, [pc, #556]	@ (8007d94 <HAL_UART_IRQHandler+0x5c4>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d022      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a88      	ldr	r2, [pc, #544]	@ (8007d98 <HAL_UART_IRQHandler+0x5c8>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d01b      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a86      	ldr	r2, [pc, #536]	@ (8007d9c <HAL_UART_IRQHandler+0x5cc>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d014      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a83      	ldr	r2, [pc, #524]	@ (8007da0 <HAL_UART_IRQHandler+0x5d0>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d00d      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a81      	ldr	r2, [pc, #516]	@ (8007da4 <HAL_UART_IRQHandler+0x5d4>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d006      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x3e2>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a7e      	ldr	r2, [pc, #504]	@ (8007da8 <HAL_UART_IRQHandler+0x5d8>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d106      	bne.n	8007bc0 <HAL_UART_IRQHandler+0x3f0>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	e005      	b.n	8007bcc <HAL_UART_IRQHandler+0x3fc>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007bd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f000 80ad 	beq.w	8007d34 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007be0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007be4:	429a      	cmp	r2, r3
 8007be6:	f080 80a5 	bcs.w	8007d34 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007bf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bfa:	69db      	ldr	r3, [r3, #28]
 8007bfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c00:	f000 8087 	beq.w	8007d12 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c10:	e853 3f00 	ldrex	r3, [r3]
 8007c14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007c18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	461a      	mov	r2, r3
 8007c2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007c2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007c32:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007c3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007c3e:	e841 2300 	strex	r3, r2, [r1]
 8007c42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007c46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1da      	bne.n	8007c04 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	3308      	adds	r3, #8
 8007c54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c58:	e853 3f00 	ldrex	r3, [r3]
 8007c5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007c5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c60:	f023 0301 	bic.w	r3, r3, #1
 8007c64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	3308      	adds	r3, #8
 8007c6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007c72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007c76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007c7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007c7e:	e841 2300 	strex	r3, r2, [r1]
 8007c82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007c84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d1e1      	bne.n	8007c4e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	3308      	adds	r3, #8
 8007c90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c94:	e853 3f00 	ldrex	r3, [r3]
 8007c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3308      	adds	r3, #8
 8007caa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007cae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007cb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007cb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007cb6:	e841 2300 	strex	r3, r2, [r1]
 8007cba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007cbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1e3      	bne.n	8007c8a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2220      	movs	r2, #32
 8007cc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cd8:	e853 3f00 	ldrex	r3, [r3]
 8007cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007cde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ce0:	f023 0310 	bic.w	r3, r3, #16
 8007ce4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	461a      	mov	r2, r3
 8007cee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007cf4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007cf8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007cfa:	e841 2300 	strex	r3, r2, [r1]
 8007cfe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d1e4      	bne.n	8007cd0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7f9 fd89 	bl	8001824 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2202      	movs	r2, #2
 8007d16:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f000 f939 	bl	8007fa4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007d32:	e119      	b.n	8007f68 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	f040 8112 	bne.w	8007f68 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d4a:	69db      	ldr	r3, [r3, #28]
 8007d4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d50:	f040 810a 	bne.w	8007f68 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2202      	movs	r2, #2
 8007d58:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d60:	4619      	mov	r1, r3
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 f91e 	bl	8007fa4 <HAL_UARTEx_RxEventCallback>
      return;
 8007d68:	e0fe      	b.n	8007f68 <HAL_UART_IRQHandler+0x798>
 8007d6a:	bf00      	nop
 8007d6c:	40020010 	.word	0x40020010
 8007d70:	40020028 	.word	0x40020028
 8007d74:	40020040 	.word	0x40020040
 8007d78:	40020058 	.word	0x40020058
 8007d7c:	40020070 	.word	0x40020070
 8007d80:	40020088 	.word	0x40020088
 8007d84:	400200a0 	.word	0x400200a0
 8007d88:	400200b8 	.word	0x400200b8
 8007d8c:	40020410 	.word	0x40020410
 8007d90:	40020428 	.word	0x40020428
 8007d94:	40020440 	.word	0x40020440
 8007d98:	40020458 	.word	0x40020458
 8007d9c:	40020470 	.word	0x40020470
 8007da0:	40020488 	.word	0x40020488
 8007da4:	400204a0 	.word	0x400204a0
 8007da8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 80cf 	beq.w	8007f6c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007dce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 80ca 	beq.w	8007f6c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de0:	e853 3f00 	ldrex	r3, [r3]
 8007de4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007de8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	461a      	mov	r2, r3
 8007df6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007dfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dfc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e02:	e841 2300 	strex	r3, r2, [r1]
 8007e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d1e4      	bne.n	8007dd8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	3308      	adds	r3, #8
 8007e14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e18:	e853 3f00 	ldrex	r3, [r3]
 8007e1c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e1e:	6a3a      	ldr	r2, [r7, #32]
 8007e20:	4b55      	ldr	r3, [pc, #340]	@ (8007f78 <HAL_UART_IRQHandler+0x7a8>)
 8007e22:	4013      	ands	r3, r2
 8007e24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3308      	adds	r3, #8
 8007e2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007e32:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e3a:	e841 2300 	strex	r3, r2, [r1]
 8007e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1e3      	bne.n	8007e0e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f023 0310 	bic.w	r3, r3, #16
 8007e6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	461a      	mov	r2, r3
 8007e78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e7c:	61fb      	str	r3, [r7, #28]
 8007e7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e80:	69b9      	ldr	r1, [r7, #24]
 8007e82:	69fa      	ldr	r2, [r7, #28]
 8007e84:	e841 2300 	strex	r3, r2, [r1]
 8007e88:	617b      	str	r3, [r7, #20]
   return(result);
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1e4      	bne.n	8007e5a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f881 	bl	8007fa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007ea2:	e063      	b.n	8007f6c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ea8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00e      	beq.n	8007ece <HAL_UART_IRQHandler+0x6fe>
 8007eb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007eb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d008      	beq.n	8007ece <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ec4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f001 f83d 	bl	8008f46 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ecc:	e051      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d014      	beq.n	8007f04 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007eda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d105      	bne.n	8007ef2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007eea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d008      	beq.n	8007f04 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d03a      	beq.n	8007f70 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	4798      	blx	r3
    }
    return;
 8007f02:	e035      	b.n	8007f70 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d009      	beq.n	8007f24 <HAL_UART_IRQHandler+0x754>
 8007f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d003      	beq.n	8007f24 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f000 ffe7 	bl	8008ef0 <UART_EndTransmit_IT>
    return;
 8007f22:	e026      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d009      	beq.n	8007f44 <HAL_UART_IRQHandler+0x774>
 8007f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f34:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f001 f816 	bl	8008f6e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f42:	e016      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d010      	beq.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
 8007f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	da0c      	bge.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 fffe 	bl	8008f5a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f5e:	e008      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007f60:	bf00      	nop
 8007f62:	e006      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007f64:	bf00      	nop
 8007f66:	e004      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007f68:	bf00      	nop
 8007f6a:	e002      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007f6c:	bf00      	nop
 8007f6e:	e000      	b.n	8007f72 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007f70:	bf00      	nop
  }
}
 8007f72:	37e8      	adds	r7, #232	@ 0xe8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	effffffe 	.word	0xeffffffe

08007f7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	460b      	mov	r3, r1
 8007fae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fc0:	b092      	sub	sp, #72	@ 0x48
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	431a      	orrs	r2, r3
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	69db      	ldr	r3, [r3, #28]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	4bbe      	ldr	r3, [pc, #760]	@ (80082e4 <UART_SetConfig+0x328>)
 8007fec:	4013      	ands	r3, r2
 8007fee:	697a      	ldr	r2, [r7, #20]
 8007ff0:	6812      	ldr	r2, [r2, #0]
 8007ff2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ff4:	430b      	orrs	r3, r1
 8007ff6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	68da      	ldr	r2, [r3, #12]
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	699b      	ldr	r3, [r3, #24]
 8008012:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4ab3      	ldr	r2, [pc, #716]	@ (80082e8 <UART_SetConfig+0x32c>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d004      	beq.n	8008028 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	6a1b      	ldr	r3, [r3, #32]
 8008022:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008024:	4313      	orrs	r3, r2
 8008026:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	689a      	ldr	r2, [r3, #8]
 800802e:	4baf      	ldr	r3, [pc, #700]	@ (80082ec <UART_SetConfig+0x330>)
 8008030:	4013      	ands	r3, r2
 8008032:	697a      	ldr	r2, [r7, #20]
 8008034:	6812      	ldr	r2, [r2, #0]
 8008036:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008038:	430b      	orrs	r3, r1
 800803a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008042:	f023 010f 	bic.w	r1, r3, #15
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	430a      	orrs	r2, r1
 8008050:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4aa6      	ldr	r2, [pc, #664]	@ (80082f0 <UART_SetConfig+0x334>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d177      	bne.n	800814c <UART_SetConfig+0x190>
 800805c:	4ba5      	ldr	r3, [pc, #660]	@ (80082f4 <UART_SetConfig+0x338>)
 800805e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008060:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008064:	2b28      	cmp	r3, #40	@ 0x28
 8008066:	d86d      	bhi.n	8008144 <UART_SetConfig+0x188>
 8008068:	a201      	add	r2, pc, #4	@ (adr r2, 8008070 <UART_SetConfig+0xb4>)
 800806a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800806e:	bf00      	nop
 8008070:	08008115 	.word	0x08008115
 8008074:	08008145 	.word	0x08008145
 8008078:	08008145 	.word	0x08008145
 800807c:	08008145 	.word	0x08008145
 8008080:	08008145 	.word	0x08008145
 8008084:	08008145 	.word	0x08008145
 8008088:	08008145 	.word	0x08008145
 800808c:	08008145 	.word	0x08008145
 8008090:	0800811d 	.word	0x0800811d
 8008094:	08008145 	.word	0x08008145
 8008098:	08008145 	.word	0x08008145
 800809c:	08008145 	.word	0x08008145
 80080a0:	08008145 	.word	0x08008145
 80080a4:	08008145 	.word	0x08008145
 80080a8:	08008145 	.word	0x08008145
 80080ac:	08008145 	.word	0x08008145
 80080b0:	08008125 	.word	0x08008125
 80080b4:	08008145 	.word	0x08008145
 80080b8:	08008145 	.word	0x08008145
 80080bc:	08008145 	.word	0x08008145
 80080c0:	08008145 	.word	0x08008145
 80080c4:	08008145 	.word	0x08008145
 80080c8:	08008145 	.word	0x08008145
 80080cc:	08008145 	.word	0x08008145
 80080d0:	0800812d 	.word	0x0800812d
 80080d4:	08008145 	.word	0x08008145
 80080d8:	08008145 	.word	0x08008145
 80080dc:	08008145 	.word	0x08008145
 80080e0:	08008145 	.word	0x08008145
 80080e4:	08008145 	.word	0x08008145
 80080e8:	08008145 	.word	0x08008145
 80080ec:	08008145 	.word	0x08008145
 80080f0:	08008135 	.word	0x08008135
 80080f4:	08008145 	.word	0x08008145
 80080f8:	08008145 	.word	0x08008145
 80080fc:	08008145 	.word	0x08008145
 8008100:	08008145 	.word	0x08008145
 8008104:	08008145 	.word	0x08008145
 8008108:	08008145 	.word	0x08008145
 800810c:	08008145 	.word	0x08008145
 8008110:	0800813d 	.word	0x0800813d
 8008114:	2301      	movs	r3, #1
 8008116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811a:	e222      	b.n	8008562 <UART_SetConfig+0x5a6>
 800811c:	2304      	movs	r3, #4
 800811e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008122:	e21e      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008124:	2308      	movs	r3, #8
 8008126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812a:	e21a      	b.n	8008562 <UART_SetConfig+0x5a6>
 800812c:	2310      	movs	r3, #16
 800812e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008132:	e216      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008134:	2320      	movs	r3, #32
 8008136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800813a:	e212      	b.n	8008562 <UART_SetConfig+0x5a6>
 800813c:	2340      	movs	r3, #64	@ 0x40
 800813e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008142:	e20e      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008144:	2380      	movs	r3, #128	@ 0x80
 8008146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800814a:	e20a      	b.n	8008562 <UART_SetConfig+0x5a6>
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a69      	ldr	r2, [pc, #420]	@ (80082f8 <UART_SetConfig+0x33c>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d130      	bne.n	80081b8 <UART_SetConfig+0x1fc>
 8008156:	4b67      	ldr	r3, [pc, #412]	@ (80082f4 <UART_SetConfig+0x338>)
 8008158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800815a:	f003 0307 	and.w	r3, r3, #7
 800815e:	2b05      	cmp	r3, #5
 8008160:	d826      	bhi.n	80081b0 <UART_SetConfig+0x1f4>
 8008162:	a201      	add	r2, pc, #4	@ (adr r2, 8008168 <UART_SetConfig+0x1ac>)
 8008164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008168:	08008181 	.word	0x08008181
 800816c:	08008189 	.word	0x08008189
 8008170:	08008191 	.word	0x08008191
 8008174:	08008199 	.word	0x08008199
 8008178:	080081a1 	.word	0x080081a1
 800817c:	080081a9 	.word	0x080081a9
 8008180:	2300      	movs	r3, #0
 8008182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008186:	e1ec      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008188:	2304      	movs	r3, #4
 800818a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818e:	e1e8      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008190:	2308      	movs	r3, #8
 8008192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008196:	e1e4      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008198:	2310      	movs	r3, #16
 800819a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800819e:	e1e0      	b.n	8008562 <UART_SetConfig+0x5a6>
 80081a0:	2320      	movs	r3, #32
 80081a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081a6:	e1dc      	b.n	8008562 <UART_SetConfig+0x5a6>
 80081a8:	2340      	movs	r3, #64	@ 0x40
 80081aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ae:	e1d8      	b.n	8008562 <UART_SetConfig+0x5a6>
 80081b0:	2380      	movs	r3, #128	@ 0x80
 80081b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081b6:	e1d4      	b.n	8008562 <UART_SetConfig+0x5a6>
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a4f      	ldr	r2, [pc, #316]	@ (80082fc <UART_SetConfig+0x340>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d130      	bne.n	8008224 <UART_SetConfig+0x268>
 80081c2:	4b4c      	ldr	r3, [pc, #304]	@ (80082f4 <UART_SetConfig+0x338>)
 80081c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	2b05      	cmp	r3, #5
 80081cc:	d826      	bhi.n	800821c <UART_SetConfig+0x260>
 80081ce:	a201      	add	r2, pc, #4	@ (adr r2, 80081d4 <UART_SetConfig+0x218>)
 80081d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d4:	080081ed 	.word	0x080081ed
 80081d8:	080081f5 	.word	0x080081f5
 80081dc:	080081fd 	.word	0x080081fd
 80081e0:	08008205 	.word	0x08008205
 80081e4:	0800820d 	.word	0x0800820d
 80081e8:	08008215 	.word	0x08008215
 80081ec:	2300      	movs	r3, #0
 80081ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081f2:	e1b6      	b.n	8008562 <UART_SetConfig+0x5a6>
 80081f4:	2304      	movs	r3, #4
 80081f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fa:	e1b2      	b.n	8008562 <UART_SetConfig+0x5a6>
 80081fc:	2308      	movs	r3, #8
 80081fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008202:	e1ae      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008204:	2310      	movs	r3, #16
 8008206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800820a:	e1aa      	b.n	8008562 <UART_SetConfig+0x5a6>
 800820c:	2320      	movs	r3, #32
 800820e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008212:	e1a6      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008214:	2340      	movs	r3, #64	@ 0x40
 8008216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800821a:	e1a2      	b.n	8008562 <UART_SetConfig+0x5a6>
 800821c:	2380      	movs	r3, #128	@ 0x80
 800821e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008222:	e19e      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a35      	ldr	r2, [pc, #212]	@ (8008300 <UART_SetConfig+0x344>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d130      	bne.n	8008290 <UART_SetConfig+0x2d4>
 800822e:	4b31      	ldr	r3, [pc, #196]	@ (80082f4 <UART_SetConfig+0x338>)
 8008230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008232:	f003 0307 	and.w	r3, r3, #7
 8008236:	2b05      	cmp	r3, #5
 8008238:	d826      	bhi.n	8008288 <UART_SetConfig+0x2cc>
 800823a:	a201      	add	r2, pc, #4	@ (adr r2, 8008240 <UART_SetConfig+0x284>)
 800823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008240:	08008259 	.word	0x08008259
 8008244:	08008261 	.word	0x08008261
 8008248:	08008269 	.word	0x08008269
 800824c:	08008271 	.word	0x08008271
 8008250:	08008279 	.word	0x08008279
 8008254:	08008281 	.word	0x08008281
 8008258:	2300      	movs	r3, #0
 800825a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800825e:	e180      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008260:	2304      	movs	r3, #4
 8008262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008266:	e17c      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008268:	2308      	movs	r3, #8
 800826a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800826e:	e178      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008270:	2310      	movs	r3, #16
 8008272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008276:	e174      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008278:	2320      	movs	r3, #32
 800827a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800827e:	e170      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008280:	2340      	movs	r3, #64	@ 0x40
 8008282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008286:	e16c      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008288:	2380      	movs	r3, #128	@ 0x80
 800828a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800828e:	e168      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a1b      	ldr	r2, [pc, #108]	@ (8008304 <UART_SetConfig+0x348>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d142      	bne.n	8008320 <UART_SetConfig+0x364>
 800829a:	4b16      	ldr	r3, [pc, #88]	@ (80082f4 <UART_SetConfig+0x338>)
 800829c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800829e:	f003 0307 	and.w	r3, r3, #7
 80082a2:	2b05      	cmp	r3, #5
 80082a4:	d838      	bhi.n	8008318 <UART_SetConfig+0x35c>
 80082a6:	a201      	add	r2, pc, #4	@ (adr r2, 80082ac <UART_SetConfig+0x2f0>)
 80082a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ac:	080082c5 	.word	0x080082c5
 80082b0:	080082cd 	.word	0x080082cd
 80082b4:	080082d5 	.word	0x080082d5
 80082b8:	080082dd 	.word	0x080082dd
 80082bc:	08008309 	.word	0x08008309
 80082c0:	08008311 	.word	0x08008311
 80082c4:	2300      	movs	r3, #0
 80082c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ca:	e14a      	b.n	8008562 <UART_SetConfig+0x5a6>
 80082cc:	2304      	movs	r3, #4
 80082ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082d2:	e146      	b.n	8008562 <UART_SetConfig+0x5a6>
 80082d4:	2308      	movs	r3, #8
 80082d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082da:	e142      	b.n	8008562 <UART_SetConfig+0x5a6>
 80082dc:	2310      	movs	r3, #16
 80082de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082e2:	e13e      	b.n	8008562 <UART_SetConfig+0x5a6>
 80082e4:	cfff69f3 	.word	0xcfff69f3
 80082e8:	58000c00 	.word	0x58000c00
 80082ec:	11fff4ff 	.word	0x11fff4ff
 80082f0:	40011000 	.word	0x40011000
 80082f4:	58024400 	.word	0x58024400
 80082f8:	40004400 	.word	0x40004400
 80082fc:	40004800 	.word	0x40004800
 8008300:	40004c00 	.word	0x40004c00
 8008304:	40005000 	.word	0x40005000
 8008308:	2320      	movs	r3, #32
 800830a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830e:	e128      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008310:	2340      	movs	r3, #64	@ 0x40
 8008312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008316:	e124      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008318:	2380      	movs	r3, #128	@ 0x80
 800831a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831e:	e120      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4acb      	ldr	r2, [pc, #812]	@ (8008654 <UART_SetConfig+0x698>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d176      	bne.n	8008418 <UART_SetConfig+0x45c>
 800832a:	4bcb      	ldr	r3, [pc, #812]	@ (8008658 <UART_SetConfig+0x69c>)
 800832c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800832e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008332:	2b28      	cmp	r3, #40	@ 0x28
 8008334:	d86c      	bhi.n	8008410 <UART_SetConfig+0x454>
 8008336:	a201      	add	r2, pc, #4	@ (adr r2, 800833c <UART_SetConfig+0x380>)
 8008338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800833c:	080083e1 	.word	0x080083e1
 8008340:	08008411 	.word	0x08008411
 8008344:	08008411 	.word	0x08008411
 8008348:	08008411 	.word	0x08008411
 800834c:	08008411 	.word	0x08008411
 8008350:	08008411 	.word	0x08008411
 8008354:	08008411 	.word	0x08008411
 8008358:	08008411 	.word	0x08008411
 800835c:	080083e9 	.word	0x080083e9
 8008360:	08008411 	.word	0x08008411
 8008364:	08008411 	.word	0x08008411
 8008368:	08008411 	.word	0x08008411
 800836c:	08008411 	.word	0x08008411
 8008370:	08008411 	.word	0x08008411
 8008374:	08008411 	.word	0x08008411
 8008378:	08008411 	.word	0x08008411
 800837c:	080083f1 	.word	0x080083f1
 8008380:	08008411 	.word	0x08008411
 8008384:	08008411 	.word	0x08008411
 8008388:	08008411 	.word	0x08008411
 800838c:	08008411 	.word	0x08008411
 8008390:	08008411 	.word	0x08008411
 8008394:	08008411 	.word	0x08008411
 8008398:	08008411 	.word	0x08008411
 800839c:	080083f9 	.word	0x080083f9
 80083a0:	08008411 	.word	0x08008411
 80083a4:	08008411 	.word	0x08008411
 80083a8:	08008411 	.word	0x08008411
 80083ac:	08008411 	.word	0x08008411
 80083b0:	08008411 	.word	0x08008411
 80083b4:	08008411 	.word	0x08008411
 80083b8:	08008411 	.word	0x08008411
 80083bc:	08008401 	.word	0x08008401
 80083c0:	08008411 	.word	0x08008411
 80083c4:	08008411 	.word	0x08008411
 80083c8:	08008411 	.word	0x08008411
 80083cc:	08008411 	.word	0x08008411
 80083d0:	08008411 	.word	0x08008411
 80083d4:	08008411 	.word	0x08008411
 80083d8:	08008411 	.word	0x08008411
 80083dc:	08008409 	.word	0x08008409
 80083e0:	2301      	movs	r3, #1
 80083e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083e6:	e0bc      	b.n	8008562 <UART_SetConfig+0x5a6>
 80083e8:	2304      	movs	r3, #4
 80083ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ee:	e0b8      	b.n	8008562 <UART_SetConfig+0x5a6>
 80083f0:	2308      	movs	r3, #8
 80083f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083f6:	e0b4      	b.n	8008562 <UART_SetConfig+0x5a6>
 80083f8:	2310      	movs	r3, #16
 80083fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083fe:	e0b0      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008400:	2320      	movs	r3, #32
 8008402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008406:	e0ac      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008408:	2340      	movs	r3, #64	@ 0x40
 800840a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800840e:	e0a8      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008410:	2380      	movs	r3, #128	@ 0x80
 8008412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008416:	e0a4      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a8f      	ldr	r2, [pc, #572]	@ (800865c <UART_SetConfig+0x6a0>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d130      	bne.n	8008484 <UART_SetConfig+0x4c8>
 8008422:	4b8d      	ldr	r3, [pc, #564]	@ (8008658 <UART_SetConfig+0x69c>)
 8008424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008426:	f003 0307 	and.w	r3, r3, #7
 800842a:	2b05      	cmp	r3, #5
 800842c:	d826      	bhi.n	800847c <UART_SetConfig+0x4c0>
 800842e:	a201      	add	r2, pc, #4	@ (adr r2, 8008434 <UART_SetConfig+0x478>)
 8008430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008434:	0800844d 	.word	0x0800844d
 8008438:	08008455 	.word	0x08008455
 800843c:	0800845d 	.word	0x0800845d
 8008440:	08008465 	.word	0x08008465
 8008444:	0800846d 	.word	0x0800846d
 8008448:	08008475 	.word	0x08008475
 800844c:	2300      	movs	r3, #0
 800844e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008452:	e086      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008454:	2304      	movs	r3, #4
 8008456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800845a:	e082      	b.n	8008562 <UART_SetConfig+0x5a6>
 800845c:	2308      	movs	r3, #8
 800845e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008462:	e07e      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008464:	2310      	movs	r3, #16
 8008466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800846a:	e07a      	b.n	8008562 <UART_SetConfig+0x5a6>
 800846c:	2320      	movs	r3, #32
 800846e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008472:	e076      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008474:	2340      	movs	r3, #64	@ 0x40
 8008476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800847a:	e072      	b.n	8008562 <UART_SetConfig+0x5a6>
 800847c:	2380      	movs	r3, #128	@ 0x80
 800847e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008482:	e06e      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a75      	ldr	r2, [pc, #468]	@ (8008660 <UART_SetConfig+0x6a4>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d130      	bne.n	80084f0 <UART_SetConfig+0x534>
 800848e:	4b72      	ldr	r3, [pc, #456]	@ (8008658 <UART_SetConfig+0x69c>)
 8008490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008492:	f003 0307 	and.w	r3, r3, #7
 8008496:	2b05      	cmp	r3, #5
 8008498:	d826      	bhi.n	80084e8 <UART_SetConfig+0x52c>
 800849a:	a201      	add	r2, pc, #4	@ (adr r2, 80084a0 <UART_SetConfig+0x4e4>)
 800849c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a0:	080084b9 	.word	0x080084b9
 80084a4:	080084c1 	.word	0x080084c1
 80084a8:	080084c9 	.word	0x080084c9
 80084ac:	080084d1 	.word	0x080084d1
 80084b0:	080084d9 	.word	0x080084d9
 80084b4:	080084e1 	.word	0x080084e1
 80084b8:	2300      	movs	r3, #0
 80084ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084be:	e050      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084c0:	2304      	movs	r3, #4
 80084c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084c6:	e04c      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084c8:	2308      	movs	r3, #8
 80084ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ce:	e048      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084d0:	2310      	movs	r3, #16
 80084d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084d6:	e044      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084d8:	2320      	movs	r3, #32
 80084da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084de:	e040      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084e0:	2340      	movs	r3, #64	@ 0x40
 80084e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084e6:	e03c      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084e8:	2380      	movs	r3, #128	@ 0x80
 80084ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ee:	e038      	b.n	8008562 <UART_SetConfig+0x5a6>
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a5b      	ldr	r2, [pc, #364]	@ (8008664 <UART_SetConfig+0x6a8>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d130      	bne.n	800855c <UART_SetConfig+0x5a0>
 80084fa:	4b57      	ldr	r3, [pc, #348]	@ (8008658 <UART_SetConfig+0x69c>)
 80084fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084fe:	f003 0307 	and.w	r3, r3, #7
 8008502:	2b05      	cmp	r3, #5
 8008504:	d826      	bhi.n	8008554 <UART_SetConfig+0x598>
 8008506:	a201      	add	r2, pc, #4	@ (adr r2, 800850c <UART_SetConfig+0x550>)
 8008508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850c:	08008525 	.word	0x08008525
 8008510:	0800852d 	.word	0x0800852d
 8008514:	08008535 	.word	0x08008535
 8008518:	0800853d 	.word	0x0800853d
 800851c:	08008545 	.word	0x08008545
 8008520:	0800854d 	.word	0x0800854d
 8008524:	2302      	movs	r3, #2
 8008526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800852a:	e01a      	b.n	8008562 <UART_SetConfig+0x5a6>
 800852c:	2304      	movs	r3, #4
 800852e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008532:	e016      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008534:	2308      	movs	r3, #8
 8008536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800853a:	e012      	b.n	8008562 <UART_SetConfig+0x5a6>
 800853c:	2310      	movs	r3, #16
 800853e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008542:	e00e      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008544:	2320      	movs	r3, #32
 8008546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800854a:	e00a      	b.n	8008562 <UART_SetConfig+0x5a6>
 800854c:	2340      	movs	r3, #64	@ 0x40
 800854e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008552:	e006      	b.n	8008562 <UART_SetConfig+0x5a6>
 8008554:	2380      	movs	r3, #128	@ 0x80
 8008556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800855a:	e002      	b.n	8008562 <UART_SetConfig+0x5a6>
 800855c:	2380      	movs	r3, #128	@ 0x80
 800855e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a3f      	ldr	r2, [pc, #252]	@ (8008664 <UART_SetConfig+0x6a8>)
 8008568:	4293      	cmp	r3, r2
 800856a:	f040 80f8 	bne.w	800875e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800856e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008572:	2b20      	cmp	r3, #32
 8008574:	dc46      	bgt.n	8008604 <UART_SetConfig+0x648>
 8008576:	2b02      	cmp	r3, #2
 8008578:	f2c0 8082 	blt.w	8008680 <UART_SetConfig+0x6c4>
 800857c:	3b02      	subs	r3, #2
 800857e:	2b1e      	cmp	r3, #30
 8008580:	d87e      	bhi.n	8008680 <UART_SetConfig+0x6c4>
 8008582:	a201      	add	r2, pc, #4	@ (adr r2, 8008588 <UART_SetConfig+0x5cc>)
 8008584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008588:	0800860b 	.word	0x0800860b
 800858c:	08008681 	.word	0x08008681
 8008590:	08008613 	.word	0x08008613
 8008594:	08008681 	.word	0x08008681
 8008598:	08008681 	.word	0x08008681
 800859c:	08008681 	.word	0x08008681
 80085a0:	08008623 	.word	0x08008623
 80085a4:	08008681 	.word	0x08008681
 80085a8:	08008681 	.word	0x08008681
 80085ac:	08008681 	.word	0x08008681
 80085b0:	08008681 	.word	0x08008681
 80085b4:	08008681 	.word	0x08008681
 80085b8:	08008681 	.word	0x08008681
 80085bc:	08008681 	.word	0x08008681
 80085c0:	08008633 	.word	0x08008633
 80085c4:	08008681 	.word	0x08008681
 80085c8:	08008681 	.word	0x08008681
 80085cc:	08008681 	.word	0x08008681
 80085d0:	08008681 	.word	0x08008681
 80085d4:	08008681 	.word	0x08008681
 80085d8:	08008681 	.word	0x08008681
 80085dc:	08008681 	.word	0x08008681
 80085e0:	08008681 	.word	0x08008681
 80085e4:	08008681 	.word	0x08008681
 80085e8:	08008681 	.word	0x08008681
 80085ec:	08008681 	.word	0x08008681
 80085f0:	08008681 	.word	0x08008681
 80085f4:	08008681 	.word	0x08008681
 80085f8:	08008681 	.word	0x08008681
 80085fc:	08008681 	.word	0x08008681
 8008600:	08008673 	.word	0x08008673
 8008604:	2b40      	cmp	r3, #64	@ 0x40
 8008606:	d037      	beq.n	8008678 <UART_SetConfig+0x6bc>
 8008608:	e03a      	b.n	8008680 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800860a:	f7fe f993 	bl	8006934 <HAL_RCCEx_GetD3PCLK1Freq>
 800860e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008610:	e03c      	b.n	800868c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008616:	4618      	mov	r0, r3
 8008618:	f7fe f9a2 	bl	8006960 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800861c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800861e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008620:	e034      	b.n	800868c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008622:	f107 0318 	add.w	r3, r7, #24
 8008626:	4618      	mov	r0, r3
 8008628:	f7fe faee 	bl	8006c08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800862c:	69fb      	ldr	r3, [r7, #28]
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008630:	e02c      	b.n	800868c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008632:	4b09      	ldr	r3, [pc, #36]	@ (8008658 <UART_SetConfig+0x69c>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 0320 	and.w	r3, r3, #32
 800863a:	2b00      	cmp	r3, #0
 800863c:	d016      	beq.n	800866c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800863e:	4b06      	ldr	r3, [pc, #24]	@ (8008658 <UART_SetConfig+0x69c>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	08db      	lsrs	r3, r3, #3
 8008644:	f003 0303 	and.w	r3, r3, #3
 8008648:	4a07      	ldr	r2, [pc, #28]	@ (8008668 <UART_SetConfig+0x6ac>)
 800864a:	fa22 f303 	lsr.w	r3, r2, r3
 800864e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008650:	e01c      	b.n	800868c <UART_SetConfig+0x6d0>
 8008652:	bf00      	nop
 8008654:	40011400 	.word	0x40011400
 8008658:	58024400 	.word	0x58024400
 800865c:	40007800 	.word	0x40007800
 8008660:	40007c00 	.word	0x40007c00
 8008664:	58000c00 	.word	0x58000c00
 8008668:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800866c:	4b9d      	ldr	r3, [pc, #628]	@ (80088e4 <UART_SetConfig+0x928>)
 800866e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008670:	e00c      	b.n	800868c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008672:	4b9d      	ldr	r3, [pc, #628]	@ (80088e8 <UART_SetConfig+0x92c>)
 8008674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008676:	e009      	b.n	800868c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008678:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800867c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800867e:	e005      	b.n	800868c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008680:	2300      	movs	r3, #0
 8008682:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800868a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800868c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 81de 	beq.w	8008a50 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008698:	4a94      	ldr	r2, [pc, #592]	@ (80088ec <UART_SetConfig+0x930>)
 800869a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800869e:	461a      	mov	r2, r3
 80086a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80086a6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	4613      	mov	r3, r2
 80086ae:	005b      	lsls	r3, r3, #1
 80086b0:	4413      	add	r3, r2
 80086b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d305      	bcc.n	80086c4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d903      	bls.n	80086cc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80086ca:	e1c1      	b.n	8008a50 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ce:	2200      	movs	r2, #0
 80086d0:	60bb      	str	r3, [r7, #8]
 80086d2:	60fa      	str	r2, [r7, #12]
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d8:	4a84      	ldr	r2, [pc, #528]	@ (80088ec <UART_SetConfig+0x930>)
 80086da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086de:	b29b      	uxth	r3, r3
 80086e0:	2200      	movs	r2, #0
 80086e2:	603b      	str	r3, [r7, #0]
 80086e4:	607a      	str	r2, [r7, #4]
 80086e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086ee:	f7f7 fdf3 	bl	80002d8 <__aeabi_uldivmod>
 80086f2:	4602      	mov	r2, r0
 80086f4:	460b      	mov	r3, r1
 80086f6:	4610      	mov	r0, r2
 80086f8:	4619      	mov	r1, r3
 80086fa:	f04f 0200 	mov.w	r2, #0
 80086fe:	f04f 0300 	mov.w	r3, #0
 8008702:	020b      	lsls	r3, r1, #8
 8008704:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008708:	0202      	lsls	r2, r0, #8
 800870a:	6979      	ldr	r1, [r7, #20]
 800870c:	6849      	ldr	r1, [r1, #4]
 800870e:	0849      	lsrs	r1, r1, #1
 8008710:	2000      	movs	r0, #0
 8008712:	460c      	mov	r4, r1
 8008714:	4605      	mov	r5, r0
 8008716:	eb12 0804 	adds.w	r8, r2, r4
 800871a:	eb43 0905 	adc.w	r9, r3, r5
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	469a      	mov	sl, r3
 8008726:	4693      	mov	fp, r2
 8008728:	4652      	mov	r2, sl
 800872a:	465b      	mov	r3, fp
 800872c:	4640      	mov	r0, r8
 800872e:	4649      	mov	r1, r9
 8008730:	f7f7 fdd2 	bl	80002d8 <__aeabi_uldivmod>
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	4613      	mov	r3, r2
 800873a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800873c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008742:	d308      	bcc.n	8008756 <UART_SetConfig+0x79a>
 8008744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800874a:	d204      	bcs.n	8008756 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008752:	60da      	str	r2, [r3, #12]
 8008754:	e17c      	b.n	8008a50 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800875c:	e178      	b.n	8008a50 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	69db      	ldr	r3, [r3, #28]
 8008762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008766:	f040 80c5 	bne.w	80088f4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800876a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800876e:	2b20      	cmp	r3, #32
 8008770:	dc48      	bgt.n	8008804 <UART_SetConfig+0x848>
 8008772:	2b00      	cmp	r3, #0
 8008774:	db7b      	blt.n	800886e <UART_SetConfig+0x8b2>
 8008776:	2b20      	cmp	r3, #32
 8008778:	d879      	bhi.n	800886e <UART_SetConfig+0x8b2>
 800877a:	a201      	add	r2, pc, #4	@ (adr r2, 8008780 <UART_SetConfig+0x7c4>)
 800877c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008780:	0800880b 	.word	0x0800880b
 8008784:	08008813 	.word	0x08008813
 8008788:	0800886f 	.word	0x0800886f
 800878c:	0800886f 	.word	0x0800886f
 8008790:	0800881b 	.word	0x0800881b
 8008794:	0800886f 	.word	0x0800886f
 8008798:	0800886f 	.word	0x0800886f
 800879c:	0800886f 	.word	0x0800886f
 80087a0:	0800882b 	.word	0x0800882b
 80087a4:	0800886f 	.word	0x0800886f
 80087a8:	0800886f 	.word	0x0800886f
 80087ac:	0800886f 	.word	0x0800886f
 80087b0:	0800886f 	.word	0x0800886f
 80087b4:	0800886f 	.word	0x0800886f
 80087b8:	0800886f 	.word	0x0800886f
 80087bc:	0800886f 	.word	0x0800886f
 80087c0:	0800883b 	.word	0x0800883b
 80087c4:	0800886f 	.word	0x0800886f
 80087c8:	0800886f 	.word	0x0800886f
 80087cc:	0800886f 	.word	0x0800886f
 80087d0:	0800886f 	.word	0x0800886f
 80087d4:	0800886f 	.word	0x0800886f
 80087d8:	0800886f 	.word	0x0800886f
 80087dc:	0800886f 	.word	0x0800886f
 80087e0:	0800886f 	.word	0x0800886f
 80087e4:	0800886f 	.word	0x0800886f
 80087e8:	0800886f 	.word	0x0800886f
 80087ec:	0800886f 	.word	0x0800886f
 80087f0:	0800886f 	.word	0x0800886f
 80087f4:	0800886f 	.word	0x0800886f
 80087f8:	0800886f 	.word	0x0800886f
 80087fc:	0800886f 	.word	0x0800886f
 8008800:	08008861 	.word	0x08008861
 8008804:	2b40      	cmp	r3, #64	@ 0x40
 8008806:	d02e      	beq.n	8008866 <UART_SetConfig+0x8aa>
 8008808:	e031      	b.n	800886e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800880a:	f7fc fe5d 	bl	80054c8 <HAL_RCC_GetPCLK1Freq>
 800880e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008810:	e033      	b.n	800887a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008812:	f7fc fe6f 	bl	80054f4 <HAL_RCC_GetPCLK2Freq>
 8008816:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008818:	e02f      	b.n	800887a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800881a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800881e:	4618      	mov	r0, r3
 8008820:	f7fe f89e 	bl	8006960 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008828:	e027      	b.n	800887a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800882a:	f107 0318 	add.w	r3, r7, #24
 800882e:	4618      	mov	r0, r3
 8008830:	f7fe f9ea 	bl	8006c08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008838:	e01f      	b.n	800887a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800883a:	4b2d      	ldr	r3, [pc, #180]	@ (80088f0 <UART_SetConfig+0x934>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 0320 	and.w	r3, r3, #32
 8008842:	2b00      	cmp	r3, #0
 8008844:	d009      	beq.n	800885a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008846:	4b2a      	ldr	r3, [pc, #168]	@ (80088f0 <UART_SetConfig+0x934>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	08db      	lsrs	r3, r3, #3
 800884c:	f003 0303 	and.w	r3, r3, #3
 8008850:	4a24      	ldr	r2, [pc, #144]	@ (80088e4 <UART_SetConfig+0x928>)
 8008852:	fa22 f303 	lsr.w	r3, r2, r3
 8008856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008858:	e00f      	b.n	800887a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800885a:	4b22      	ldr	r3, [pc, #136]	@ (80088e4 <UART_SetConfig+0x928>)
 800885c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800885e:	e00c      	b.n	800887a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008860:	4b21      	ldr	r3, [pc, #132]	@ (80088e8 <UART_SetConfig+0x92c>)
 8008862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008864:	e009      	b.n	800887a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800886a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800886c:	e005      	b.n	800887a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800886e:	2300      	movs	r3, #0
 8008870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008878:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800887a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800887c:	2b00      	cmp	r3, #0
 800887e:	f000 80e7 	beq.w	8008a50 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008886:	4a19      	ldr	r2, [pc, #100]	@ (80088ec <UART_SetConfig+0x930>)
 8008888:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800888c:	461a      	mov	r2, r3
 800888e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008890:	fbb3 f3f2 	udiv	r3, r3, r2
 8008894:	005a      	lsls	r2, r3, #1
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	085b      	lsrs	r3, r3, #1
 800889c:	441a      	add	r2, r3
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088aa:	2b0f      	cmp	r3, #15
 80088ac:	d916      	bls.n	80088dc <UART_SetConfig+0x920>
 80088ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088b4:	d212      	bcs.n	80088dc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80088b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	f023 030f 	bic.w	r3, r3, #15
 80088be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80088c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c2:	085b      	lsrs	r3, r3, #1
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	f003 0307 	and.w	r3, r3, #7
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80088ce:	4313      	orrs	r3, r2
 80088d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80088d8:	60da      	str	r2, [r3, #12]
 80088da:	e0b9      	b.n	8008a50 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80088e2:	e0b5      	b.n	8008a50 <UART_SetConfig+0xa94>
 80088e4:	03d09000 	.word	0x03d09000
 80088e8:	003d0900 	.word	0x003d0900
 80088ec:	0800eb0c 	.word	0x0800eb0c
 80088f0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80088f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80088f8:	2b20      	cmp	r3, #32
 80088fa:	dc49      	bgt.n	8008990 <UART_SetConfig+0x9d4>
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	db7c      	blt.n	80089fa <UART_SetConfig+0xa3e>
 8008900:	2b20      	cmp	r3, #32
 8008902:	d87a      	bhi.n	80089fa <UART_SetConfig+0xa3e>
 8008904:	a201      	add	r2, pc, #4	@ (adr r2, 800890c <UART_SetConfig+0x950>)
 8008906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800890a:	bf00      	nop
 800890c:	08008997 	.word	0x08008997
 8008910:	0800899f 	.word	0x0800899f
 8008914:	080089fb 	.word	0x080089fb
 8008918:	080089fb 	.word	0x080089fb
 800891c:	080089a7 	.word	0x080089a7
 8008920:	080089fb 	.word	0x080089fb
 8008924:	080089fb 	.word	0x080089fb
 8008928:	080089fb 	.word	0x080089fb
 800892c:	080089b7 	.word	0x080089b7
 8008930:	080089fb 	.word	0x080089fb
 8008934:	080089fb 	.word	0x080089fb
 8008938:	080089fb 	.word	0x080089fb
 800893c:	080089fb 	.word	0x080089fb
 8008940:	080089fb 	.word	0x080089fb
 8008944:	080089fb 	.word	0x080089fb
 8008948:	080089fb 	.word	0x080089fb
 800894c:	080089c7 	.word	0x080089c7
 8008950:	080089fb 	.word	0x080089fb
 8008954:	080089fb 	.word	0x080089fb
 8008958:	080089fb 	.word	0x080089fb
 800895c:	080089fb 	.word	0x080089fb
 8008960:	080089fb 	.word	0x080089fb
 8008964:	080089fb 	.word	0x080089fb
 8008968:	080089fb 	.word	0x080089fb
 800896c:	080089fb 	.word	0x080089fb
 8008970:	080089fb 	.word	0x080089fb
 8008974:	080089fb 	.word	0x080089fb
 8008978:	080089fb 	.word	0x080089fb
 800897c:	080089fb 	.word	0x080089fb
 8008980:	080089fb 	.word	0x080089fb
 8008984:	080089fb 	.word	0x080089fb
 8008988:	080089fb 	.word	0x080089fb
 800898c:	080089ed 	.word	0x080089ed
 8008990:	2b40      	cmp	r3, #64	@ 0x40
 8008992:	d02e      	beq.n	80089f2 <UART_SetConfig+0xa36>
 8008994:	e031      	b.n	80089fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008996:	f7fc fd97 	bl	80054c8 <HAL_RCC_GetPCLK1Freq>
 800899a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800899c:	e033      	b.n	8008a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800899e:	f7fc fda9 	bl	80054f4 <HAL_RCC_GetPCLK2Freq>
 80089a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80089a4:	e02f      	b.n	8008a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7fd ffd8 	bl	8006960 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80089b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089b4:	e027      	b.n	8008a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089b6:	f107 0318 	add.w	r3, r7, #24
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7fe f924 	bl	8006c08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80089c0:	69fb      	ldr	r3, [r7, #28]
 80089c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089c4:	e01f      	b.n	8008a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089c6:	4b2d      	ldr	r3, [pc, #180]	@ (8008a7c <UART_SetConfig+0xac0>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f003 0320 	and.w	r3, r3, #32
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d009      	beq.n	80089e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80089d2:	4b2a      	ldr	r3, [pc, #168]	@ (8008a7c <UART_SetConfig+0xac0>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	08db      	lsrs	r3, r3, #3
 80089d8:	f003 0303 	and.w	r3, r3, #3
 80089dc:	4a28      	ldr	r2, [pc, #160]	@ (8008a80 <UART_SetConfig+0xac4>)
 80089de:	fa22 f303 	lsr.w	r3, r2, r3
 80089e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80089e4:	e00f      	b.n	8008a06 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80089e6:	4b26      	ldr	r3, [pc, #152]	@ (8008a80 <UART_SetConfig+0xac4>)
 80089e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ea:	e00c      	b.n	8008a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80089ec:	4b25      	ldr	r3, [pc, #148]	@ (8008a84 <UART_SetConfig+0xac8>)
 80089ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f0:	e009      	b.n	8008a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f8:	e005      	b.n	8008a06 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80089fa:	2300      	movs	r3, #0
 80089fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008a04:	bf00      	nop
    }

    if (pclk != 0U)
 8008a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d021      	beq.n	8008a50 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a10:	4a1d      	ldr	r2, [pc, #116]	@ (8008a88 <UART_SetConfig+0xacc>)
 8008a12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a16:	461a      	mov	r2, r3
 8008a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	085b      	lsrs	r3, r3, #1
 8008a24:	441a      	add	r2, r3
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a32:	2b0f      	cmp	r3, #15
 8008a34:	d909      	bls.n	8008a4a <UART_SetConfig+0xa8e>
 8008a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a3c:	d205      	bcs.n	8008a4a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	60da      	str	r2, [r3, #12]
 8008a48:	e002      	b.n	8008a50 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	2200      	movs	r2, #0
 8008a64:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008a6c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3748      	adds	r7, #72	@ 0x48
 8008a74:	46bd      	mov	sp, r7
 8008a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a7a:	bf00      	nop
 8008a7c:	58024400 	.word	0x58024400
 8008a80:	03d09000 	.word	0x03d09000
 8008a84:	003d0900 	.word	0x003d0900
 8008a88:	0800eb0c 	.word	0x0800eb0c

08008a8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a98:	f003 0308 	and.w	r3, r3, #8
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d00a      	beq.n	8008ab6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	f003 0301 	and.w	r3, r3, #1
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d00a      	beq.n	8008ad8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	430a      	orrs	r2, r1
 8008ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008adc:	f003 0302 	and.w	r3, r3, #2
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00a      	beq.n	8008afa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	430a      	orrs	r2, r1
 8008af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008afe:	f003 0304 	and.w	r3, r3, #4
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00a      	beq.n	8008b1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	430a      	orrs	r2, r1
 8008b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b20:	f003 0310 	and.w	r3, r3, #16
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00a      	beq.n	8008b3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	430a      	orrs	r2, r1
 8008b3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00a      	beq.n	8008b60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	689b      	ldr	r3, [r3, #8]
 8008b50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	430a      	orrs	r2, r1
 8008b5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d01a      	beq.n	8008ba2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b8a:	d10a      	bne.n	8008ba2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	430a      	orrs	r2, r1
 8008ba0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00a      	beq.n	8008bc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	430a      	orrs	r2, r1
 8008bc2:	605a      	str	r2, [r3, #4]
  }
}
 8008bc4:	bf00      	nop
 8008bc6:	370c      	adds	r7, #12
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b098      	sub	sp, #96	@ 0x60
 8008bd4:	af02      	add	r7, sp, #8
 8008bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008be0:	f7f8 fc5c 	bl	800149c <HAL_GetTick>
 8008be4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f003 0308 	and.w	r3, r3, #8
 8008bf0:	2b08      	cmp	r3, #8
 8008bf2:	d12f      	bne.n	8008c54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008bf8:	9300      	str	r3, [sp, #0]
 8008bfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f88e 	bl	8008d24 <UART_WaitOnFlagUntilTimeout>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d022      	beq.n	8008c54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	e853 3f00 	ldrex	r3, [r3]
 8008c1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c22:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	461a      	mov	r2, r3
 8008c2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c34:	e841 2300 	strex	r3, r2, [r1]
 8008c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d1e6      	bne.n	8008c0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2220      	movs	r2, #32
 8008c44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c50:	2303      	movs	r3, #3
 8008c52:	e063      	b.n	8008d1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f003 0304 	and.w	r3, r3, #4
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	d149      	bne.n	8008cf6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f857 	bl	8008d24 <UART_WaitOnFlagUntilTimeout>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d03c      	beq.n	8008cf6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c84:	e853 3f00 	ldrex	r3, [r3]
 8008c88:	623b      	str	r3, [r7, #32]
   return(result);
 8008c8a:	6a3b      	ldr	r3, [r7, #32]
 8008c8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	461a      	mov	r2, r3
 8008c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ca2:	e841 2300 	strex	r3, r2, [r1]
 8008ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1e6      	bne.n	8008c7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	3308      	adds	r3, #8
 8008cb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	e853 3f00 	ldrex	r3, [r3]
 8008cbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f023 0301 	bic.w	r3, r3, #1
 8008cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	3308      	adds	r3, #8
 8008ccc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cce:	61fa      	str	r2, [r7, #28]
 8008cd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cd2:	69b9      	ldr	r1, [r7, #24]
 8008cd4:	69fa      	ldr	r2, [r7, #28]
 8008cd6:	e841 2300 	strex	r3, r2, [r1]
 8008cda:	617b      	str	r3, [r7, #20]
   return(result);
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d1e5      	bne.n	8008cae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e012      	b.n	8008d1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2220      	movs	r2, #32
 8008cfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2220      	movs	r2, #32
 8008d02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3758      	adds	r7, #88	@ 0x58
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	603b      	str	r3, [r7, #0]
 8008d30:	4613      	mov	r3, r2
 8008d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d34:	e04f      	b.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3c:	d04b      	beq.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d3e:	f7f8 fbad 	bl	800149c <HAL_GetTick>
 8008d42:	4602      	mov	r2, r0
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	1ad3      	subs	r3, r2, r3
 8008d48:	69ba      	ldr	r2, [r7, #24]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d302      	bcc.n	8008d54 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d101      	bne.n	8008d58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d54:	2303      	movs	r3, #3
 8008d56:	e04e      	b.n	8008df6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f003 0304 	and.w	r3, r3, #4
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d037      	beq.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	2b80      	cmp	r3, #128	@ 0x80
 8008d6a:	d034      	beq.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	2b40      	cmp	r3, #64	@ 0x40
 8008d70:	d031      	beq.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	69db      	ldr	r3, [r3, #28]
 8008d78:	f003 0308 	and.w	r3, r3, #8
 8008d7c:	2b08      	cmp	r3, #8
 8008d7e:	d110      	bne.n	8008da2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2208      	movs	r2, #8
 8008d86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f000 f839 	bl	8008e00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2208      	movs	r2, #8
 8008d92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e029      	b.n	8008df6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	69db      	ldr	r3, [r3, #28]
 8008da8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008dac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008db0:	d111      	bne.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008dba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f000 f81f 	bl	8008e00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008dd2:	2303      	movs	r3, #3
 8008dd4:	e00f      	b.n	8008df6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	69da      	ldr	r2, [r3, #28]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	4013      	ands	r3, r2
 8008de0:	68ba      	ldr	r2, [r7, #8]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	bf0c      	ite	eq
 8008de6:	2301      	moveq	r3, #1
 8008de8:	2300      	movne	r3, #0
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	461a      	mov	r2, r3
 8008dee:	79fb      	ldrb	r3, [r7, #7]
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d0a0      	beq.n	8008d36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008df4:	2300      	movs	r3, #0
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
	...

08008e00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b095      	sub	sp, #84	@ 0x54
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e10:	e853 3f00 	ldrex	r3, [r3]
 8008e14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	461a      	mov	r2, r3
 8008e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e26:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e28:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e2e:	e841 2300 	strex	r3, r2, [r1]
 8008e32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1e6      	bne.n	8008e08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	3308      	adds	r3, #8
 8008e40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e42:	6a3b      	ldr	r3, [r7, #32]
 8008e44:	e853 3f00 	ldrex	r3, [r3]
 8008e48:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e4a:	69fa      	ldr	r2, [r7, #28]
 8008e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8008ec8 <UART_EndRxTransfer+0xc8>)
 8008e4e:	4013      	ands	r3, r2
 8008e50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	3308      	adds	r3, #8
 8008e58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e62:	e841 2300 	strex	r3, r2, [r1]
 8008e66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d1e5      	bne.n	8008e3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d118      	bne.n	8008ea8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	e853 3f00 	ldrex	r3, [r3]
 8008e82:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	f023 0310 	bic.w	r3, r3, #16
 8008e8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	461a      	mov	r2, r3
 8008e92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e94:	61bb      	str	r3, [r7, #24]
 8008e96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e98:	6979      	ldr	r1, [r7, #20]
 8008e9a:	69ba      	ldr	r2, [r7, #24]
 8008e9c:	e841 2300 	strex	r3, r2, [r1]
 8008ea0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1e6      	bne.n	8008e76 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2220      	movs	r2, #32
 8008eac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008ebc:	bf00      	nop
 8008ebe:	3754      	adds	r7, #84	@ 0x54
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr
 8008ec8:	effffffe 	.word	0xeffffffe

08008ecc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f7ff f854 	bl	8007f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ee8:	bf00      	nop
 8008eea:	3710      	adds	r7, #16
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b088      	sub	sp, #32
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	e853 3f00 	ldrex	r3, [r3]
 8008f04:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f0c:	61fb      	str	r3, [r7, #28]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	61bb      	str	r3, [r7, #24]
 8008f18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1a:	6979      	ldr	r1, [r7, #20]
 8008f1c:	69ba      	ldr	r2, [r7, #24]
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	613b      	str	r3, [r7, #16]
   return(result);
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e6      	bne.n	8008ef8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2220      	movs	r2, #32
 8008f2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f7ff f81f 	bl	8007f7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f3e:	bf00      	nop
 8008f40:	3720      	adds	r7, #32
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008f46:	b480      	push	{r7}
 8008f48:	b083      	sub	sp, #12
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008f4e:	bf00      	nop
 8008f50:	370c      	adds	r7, #12
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr

08008f5a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008f5a:	b480      	push	{r7}
 8008f5c:	b083      	sub	sp, #12
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008f62:	bf00      	nop
 8008f64:	370c      	adds	r7, #12
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr

08008f6e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008f6e:	b480      	push	{r7}
 8008f70:	b083      	sub	sp, #12
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008f76:	bf00      	nop
 8008f78:	370c      	adds	r7, #12
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f80:	4770      	bx	lr

08008f82 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f82:	b480      	push	{r7}
 8008f84:	b085      	sub	sp, #20
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d101      	bne.n	8008f98 <HAL_UARTEx_DisableFifoMode+0x16>
 8008f94:	2302      	movs	r3, #2
 8008f96:	e027      	b.n	8008fe8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2224      	movs	r2, #36	@ 0x24
 8008fa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f022 0201 	bic.w	r2, r2, #1
 8008fbe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008fc6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2220      	movs	r2, #32
 8008fda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009004:	2b01      	cmp	r3, #1
 8009006:	d101      	bne.n	800900c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009008:	2302      	movs	r3, #2
 800900a:	e02d      	b.n	8009068 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2224      	movs	r2, #36	@ 0x24
 8009018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f022 0201 	bic.w	r2, r2, #1
 8009032:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	683a      	ldr	r2, [r7, #0]
 8009044:	430a      	orrs	r2, r1
 8009046:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f000 f84f 	bl	80090ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2220      	movs	r2, #32
 800905a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	3710      	adds	r7, #16
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009080:	2b01      	cmp	r3, #1
 8009082:	d101      	bne.n	8009088 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009084:	2302      	movs	r3, #2
 8009086:	e02d      	b.n	80090e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2201      	movs	r2, #1
 800908c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2224      	movs	r2, #36	@ 0x24
 8009094:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f022 0201 	bic.w	r2, r2, #1
 80090ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	683a      	ldr	r2, [r7, #0]
 80090c0:	430a      	orrs	r2, r1
 80090c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 f811 	bl	80090ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2220      	movs	r2, #32
 80090d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3710      	adds	r7, #16
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}

080090ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b085      	sub	sp, #20
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d108      	bne.n	800910e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800910c:	e031      	b.n	8009172 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800910e:	2310      	movs	r3, #16
 8009110:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009112:	2310      	movs	r3, #16
 8009114:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	0e5b      	lsrs	r3, r3, #25
 800911e:	b2db      	uxtb	r3, r3
 8009120:	f003 0307 	and.w	r3, r3, #7
 8009124:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	0f5b      	lsrs	r3, r3, #29
 800912e:	b2db      	uxtb	r3, r3
 8009130:	f003 0307 	and.w	r3, r3, #7
 8009134:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009136:	7bbb      	ldrb	r3, [r7, #14]
 8009138:	7b3a      	ldrb	r2, [r7, #12]
 800913a:	4911      	ldr	r1, [pc, #68]	@ (8009180 <UARTEx_SetNbDataToProcess+0x94>)
 800913c:	5c8a      	ldrb	r2, [r1, r2]
 800913e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009142:	7b3a      	ldrb	r2, [r7, #12]
 8009144:	490f      	ldr	r1, [pc, #60]	@ (8009184 <UARTEx_SetNbDataToProcess+0x98>)
 8009146:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009148:	fb93 f3f2 	sdiv	r3, r3, r2
 800914c:	b29a      	uxth	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009154:	7bfb      	ldrb	r3, [r7, #15]
 8009156:	7b7a      	ldrb	r2, [r7, #13]
 8009158:	4909      	ldr	r1, [pc, #36]	@ (8009180 <UARTEx_SetNbDataToProcess+0x94>)
 800915a:	5c8a      	ldrb	r2, [r1, r2]
 800915c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009160:	7b7a      	ldrb	r2, [r7, #13]
 8009162:	4908      	ldr	r1, [pc, #32]	@ (8009184 <UARTEx_SetNbDataToProcess+0x98>)
 8009164:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009166:	fb93 f3f2 	sdiv	r3, r3, r2
 800916a:	b29a      	uxth	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009172:	bf00      	nop
 8009174:	3714      	adds	r7, #20
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	0800eb24 	.word	0x0800eb24
 8009184:	0800eb2c 	.word	0x0800eb2c

08009188 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009188:	b084      	sub	sp, #16
 800918a:	b580      	push	{r7, lr}
 800918c:	b084      	sub	sp, #16
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
 8009192:	f107 001c 	add.w	r0, r7, #28
 8009196:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800919a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d121      	bne.n	80091e6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68da      	ldr	r2, [r3, #12]
 80091b2:	4b2c      	ldr	r3, [pc, #176]	@ (8009264 <USB_CoreInit+0xdc>)
 80091b4:	4013      	ands	r3, r2
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80091c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d105      	bne.n	80091da <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	68db      	ldr	r3, [r3, #12]
 80091d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f001 fafa 	bl	800a7d4 <USB_CoreReset>
 80091e0:	4603      	mov	r3, r0
 80091e2:	73fb      	strb	r3, [r7, #15]
 80091e4:	e01b      	b.n	800921e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f001 faee 	bl	800a7d4 <USB_CoreReset>
 80091f8:	4603      	mov	r3, r0
 80091fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80091fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009200:	2b00      	cmp	r3, #0
 8009202:	d106      	bne.n	8009212 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009208:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009210:	e005      	b.n	800921e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009216:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800921e:	7fbb      	ldrb	r3, [r7, #30]
 8009220:	2b01      	cmp	r3, #1
 8009222:	d116      	bne.n	8009252 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009228:	b29a      	uxth	r2, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009232:	4b0d      	ldr	r3, [pc, #52]	@ (8009268 <USB_CoreInit+0xe0>)
 8009234:	4313      	orrs	r3, r2
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	f043 0206 	orr.w	r2, r3, #6
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	f043 0220 	orr.w	r2, r3, #32
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009252:	7bfb      	ldrb	r3, [r7, #15]
}
 8009254:	4618      	mov	r0, r3
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800925e:	b004      	add	sp, #16
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	ffbdffbf 	.word	0xffbdffbf
 8009268:	03ee0000 	.word	0x03ee0000

0800926c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800926c:	b480      	push	{r7}
 800926e:	b087      	sub	sp, #28
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	4613      	mov	r3, r2
 8009278:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800927a:	79fb      	ldrb	r3, [r7, #7]
 800927c:	2b02      	cmp	r3, #2
 800927e:	d165      	bne.n	800934c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	4a41      	ldr	r2, [pc, #260]	@ (8009388 <USB_SetTurnaroundTime+0x11c>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d906      	bls.n	8009296 <USB_SetTurnaroundTime+0x2a>
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	4a40      	ldr	r2, [pc, #256]	@ (800938c <USB_SetTurnaroundTime+0x120>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d202      	bcs.n	8009296 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009290:	230f      	movs	r3, #15
 8009292:	617b      	str	r3, [r7, #20]
 8009294:	e062      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	4a3c      	ldr	r2, [pc, #240]	@ (800938c <USB_SetTurnaroundTime+0x120>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d306      	bcc.n	80092ac <USB_SetTurnaroundTime+0x40>
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	4a3b      	ldr	r2, [pc, #236]	@ (8009390 <USB_SetTurnaroundTime+0x124>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d202      	bcs.n	80092ac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80092a6:	230e      	movs	r3, #14
 80092a8:	617b      	str	r3, [r7, #20]
 80092aa:	e057      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	4a38      	ldr	r2, [pc, #224]	@ (8009390 <USB_SetTurnaroundTime+0x124>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d306      	bcc.n	80092c2 <USB_SetTurnaroundTime+0x56>
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	4a37      	ldr	r2, [pc, #220]	@ (8009394 <USB_SetTurnaroundTime+0x128>)
 80092b8:	4293      	cmp	r3, r2
 80092ba:	d202      	bcs.n	80092c2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80092bc:	230d      	movs	r3, #13
 80092be:	617b      	str	r3, [r7, #20]
 80092c0:	e04c      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	4a33      	ldr	r2, [pc, #204]	@ (8009394 <USB_SetTurnaroundTime+0x128>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d306      	bcc.n	80092d8 <USB_SetTurnaroundTime+0x6c>
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	4a32      	ldr	r2, [pc, #200]	@ (8009398 <USB_SetTurnaroundTime+0x12c>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d802      	bhi.n	80092d8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80092d2:	230c      	movs	r3, #12
 80092d4:	617b      	str	r3, [r7, #20]
 80092d6:	e041      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	4a2f      	ldr	r2, [pc, #188]	@ (8009398 <USB_SetTurnaroundTime+0x12c>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d906      	bls.n	80092ee <USB_SetTurnaroundTime+0x82>
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	4a2e      	ldr	r2, [pc, #184]	@ (800939c <USB_SetTurnaroundTime+0x130>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d802      	bhi.n	80092ee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80092e8:	230b      	movs	r3, #11
 80092ea:	617b      	str	r3, [r7, #20]
 80092ec:	e036      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	4a2a      	ldr	r2, [pc, #168]	@ (800939c <USB_SetTurnaroundTime+0x130>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d906      	bls.n	8009304 <USB_SetTurnaroundTime+0x98>
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	4a29      	ldr	r2, [pc, #164]	@ (80093a0 <USB_SetTurnaroundTime+0x134>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d802      	bhi.n	8009304 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80092fe:	230a      	movs	r3, #10
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	e02b      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	4a26      	ldr	r2, [pc, #152]	@ (80093a0 <USB_SetTurnaroundTime+0x134>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d906      	bls.n	800931a <USB_SetTurnaroundTime+0xae>
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	4a25      	ldr	r2, [pc, #148]	@ (80093a4 <USB_SetTurnaroundTime+0x138>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d202      	bcs.n	800931a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009314:	2309      	movs	r3, #9
 8009316:	617b      	str	r3, [r7, #20]
 8009318:	e020      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	4a21      	ldr	r2, [pc, #132]	@ (80093a4 <USB_SetTurnaroundTime+0x138>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d306      	bcc.n	8009330 <USB_SetTurnaroundTime+0xc4>
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	4a20      	ldr	r2, [pc, #128]	@ (80093a8 <USB_SetTurnaroundTime+0x13c>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d802      	bhi.n	8009330 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800932a:	2308      	movs	r3, #8
 800932c:	617b      	str	r3, [r7, #20]
 800932e:	e015      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	4a1d      	ldr	r2, [pc, #116]	@ (80093a8 <USB_SetTurnaroundTime+0x13c>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d906      	bls.n	8009346 <USB_SetTurnaroundTime+0xda>
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	4a1c      	ldr	r2, [pc, #112]	@ (80093ac <USB_SetTurnaroundTime+0x140>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d202      	bcs.n	8009346 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009340:	2307      	movs	r3, #7
 8009342:	617b      	str	r3, [r7, #20]
 8009344:	e00a      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009346:	2306      	movs	r3, #6
 8009348:	617b      	str	r3, [r7, #20]
 800934a:	e007      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800934c:	79fb      	ldrb	r3, [r7, #7]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d102      	bne.n	8009358 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009352:	2309      	movs	r3, #9
 8009354:	617b      	str	r3, [r7, #20]
 8009356:	e001      	b.n	800935c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009358:	2309      	movs	r3, #9
 800935a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	68da      	ldr	r2, [r3, #12]
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	029b      	lsls	r3, r3, #10
 8009370:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009374:	431a      	orrs	r2, r3
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800937a:	2300      	movs	r3, #0
}
 800937c:	4618      	mov	r0, r3
 800937e:	371c      	adds	r7, #28
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr
 8009388:	00d8acbf 	.word	0x00d8acbf
 800938c:	00e4e1c0 	.word	0x00e4e1c0
 8009390:	00f42400 	.word	0x00f42400
 8009394:	01067380 	.word	0x01067380
 8009398:	011a499f 	.word	0x011a499f
 800939c:	01312cff 	.word	0x01312cff
 80093a0:	014ca43f 	.word	0x014ca43f
 80093a4:	016e3600 	.word	0x016e3600
 80093a8:	01a6ab1f 	.word	0x01a6ab1f
 80093ac:	01e84800 	.word	0x01e84800

080093b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f043 0201 	orr.w	r2, r3, #1
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80093c4:	2300      	movs	r3, #0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	370c      	adds	r7, #12
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr

080093d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80093d2:	b480      	push	{r7}
 80093d4:	b083      	sub	sp, #12
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	f023 0201 	bic.w	r2, r3, #1
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80093e6:	2300      	movs	r3, #0
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	460b      	mov	r3, r1
 80093fe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009400:	2300      	movs	r3, #0
 8009402:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009410:	78fb      	ldrb	r3, [r7, #3]
 8009412:	2b01      	cmp	r3, #1
 8009414:	d115      	bne.n	8009442 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009422:	200a      	movs	r0, #10
 8009424:	f7f8 f846 	bl	80014b4 <HAL_Delay>
      ms += 10U;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	330a      	adds	r3, #10
 800942c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f001 f93f 	bl	800a6b2 <USB_GetMode>
 8009434:	4603      	mov	r3, r0
 8009436:	2b01      	cmp	r3, #1
 8009438:	d01e      	beq.n	8009478 <USB_SetCurrentMode+0x84>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2bc7      	cmp	r3, #199	@ 0xc7
 800943e:	d9f0      	bls.n	8009422 <USB_SetCurrentMode+0x2e>
 8009440:	e01a      	b.n	8009478 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009442:	78fb      	ldrb	r3, [r7, #3]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d115      	bne.n	8009474 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	68db      	ldr	r3, [r3, #12]
 800944c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009454:	200a      	movs	r0, #10
 8009456:	f7f8 f82d 	bl	80014b4 <HAL_Delay>
      ms += 10U;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	330a      	adds	r3, #10
 800945e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f001 f926 	bl	800a6b2 <USB_GetMode>
 8009466:	4603      	mov	r3, r0
 8009468:	2b00      	cmp	r3, #0
 800946a:	d005      	beq.n	8009478 <USB_SetCurrentMode+0x84>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2bc7      	cmp	r3, #199	@ 0xc7
 8009470:	d9f0      	bls.n	8009454 <USB_SetCurrentMode+0x60>
 8009472:	e001      	b.n	8009478 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e005      	b.n	8009484 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2bc8      	cmp	r3, #200	@ 0xc8
 800947c:	d101      	bne.n	8009482 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800947e:	2301      	movs	r3, #1
 8009480:	e000      	b.n	8009484 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009482:	2300      	movs	r3, #0
}
 8009484:	4618      	mov	r0, r3
 8009486:	3710      	adds	r7, #16
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800948c:	b084      	sub	sp, #16
 800948e:	b580      	push	{r7, lr}
 8009490:	b086      	sub	sp, #24
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
 8009496:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800949a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800949e:	2300      	movs	r3, #0
 80094a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80094a6:	2300      	movs	r3, #0
 80094a8:	613b      	str	r3, [r7, #16]
 80094aa:	e009      	b.n	80094c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	3340      	adds	r3, #64	@ 0x40
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	4413      	add	r3, r2
 80094b6:	2200      	movs	r2, #0
 80094b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	3301      	adds	r3, #1
 80094be:	613b      	str	r3, [r7, #16]
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	2b0e      	cmp	r3, #14
 80094c4:	d9f2      	bls.n	80094ac <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80094c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d11c      	bne.n	8009508 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	68fa      	ldr	r2, [r7, #12]
 80094d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094dc:	f043 0302 	orr.w	r3, r3, #2
 80094e0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094e6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	601a      	str	r2, [r3, #0]
 8009506:	e005      	b.n	8009514 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800951a:	461a      	mov	r2, r3
 800951c:	2300      	movs	r3, #0
 800951e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009520:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009524:	2b01      	cmp	r3, #1
 8009526:	d10d      	bne.n	8009544 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800952c:	2b00      	cmp	r3, #0
 800952e:	d104      	bne.n	800953a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009530:	2100      	movs	r1, #0
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f968 	bl	8009808 <USB_SetDevSpeed>
 8009538:	e008      	b.n	800954c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800953a:	2101      	movs	r1, #1
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 f963 	bl	8009808 <USB_SetDevSpeed>
 8009542:	e003      	b.n	800954c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009544:	2103      	movs	r1, #3
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f95e 	bl	8009808 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800954c:	2110      	movs	r1, #16
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 f8fa 	bl	8009748 <USB_FlushTxFifo>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d001      	beq.n	800955e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f924 	bl	80097ac <USB_FlushRxFifo>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d001      	beq.n	800956e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009574:	461a      	mov	r2, r3
 8009576:	2300      	movs	r3, #0
 8009578:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009580:	461a      	mov	r2, r3
 8009582:	2300      	movs	r3, #0
 8009584:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800958c:	461a      	mov	r2, r3
 800958e:	2300      	movs	r3, #0
 8009590:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009592:	2300      	movs	r3, #0
 8009594:	613b      	str	r3, [r7, #16]
 8009596:	e043      	b.n	8009620 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	015a      	lsls	r2, r3, #5
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	4413      	add	r3, r2
 80095a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80095aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095ae:	d118      	bne.n	80095e2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10a      	bne.n	80095cc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	015a      	lsls	r2, r3, #5
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	4413      	add	r3, r2
 80095be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095c2:	461a      	mov	r2, r3
 80095c4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80095c8:	6013      	str	r3, [r2, #0]
 80095ca:	e013      	b.n	80095f4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	015a      	lsls	r2, r3, #5
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	4413      	add	r3, r2
 80095d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095d8:	461a      	mov	r2, r3
 80095da:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	e008      	b.n	80095f4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095ee:	461a      	mov	r2, r3
 80095f0:	2300      	movs	r3, #0
 80095f2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	015a      	lsls	r2, r3, #5
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	4413      	add	r3, r2
 80095fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009600:	461a      	mov	r2, r3
 8009602:	2300      	movs	r3, #0
 8009604:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	4413      	add	r3, r2
 800960e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009612:	461a      	mov	r2, r3
 8009614:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009618:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	3301      	adds	r3, #1
 800961e:	613b      	str	r3, [r7, #16]
 8009620:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009624:	461a      	mov	r2, r3
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	4293      	cmp	r3, r2
 800962a:	d3b5      	bcc.n	8009598 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800962c:	2300      	movs	r3, #0
 800962e:	613b      	str	r3, [r7, #16]
 8009630:	e043      	b.n	80096ba <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	015a      	lsls	r2, r3, #5
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	4413      	add	r3, r2
 800963a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009644:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009648:	d118      	bne.n	800967c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10a      	bne.n	8009666 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965c:	461a      	mov	r2, r3
 800965e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009662:	6013      	str	r3, [r2, #0]
 8009664:	e013      	b.n	800968e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	015a      	lsls	r2, r3, #5
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	4413      	add	r3, r2
 800966e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009672:	461a      	mov	r2, r3
 8009674:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009678:	6013      	str	r3, [r2, #0]
 800967a:	e008      	b.n	800968e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	015a      	lsls	r2, r3, #5
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	4413      	add	r3, r2
 8009684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009688:	461a      	mov	r2, r3
 800968a:	2300      	movs	r3, #0
 800968c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	015a      	lsls	r2, r3, #5
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	4413      	add	r3, r2
 8009696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800969a:	461a      	mov	r2, r3
 800969c:	2300      	movs	r3, #0
 800969e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	015a      	lsls	r2, r3, #5
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	4413      	add	r3, r2
 80096a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ac:	461a      	mov	r2, r3
 80096ae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80096b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	3301      	adds	r3, #1
 80096b8:	613b      	str	r3, [r7, #16]
 80096ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80096be:	461a      	mov	r2, r3
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d3b5      	bcc.n	8009632 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	68fa      	ldr	r2, [r7, #12]
 80096d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096d8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80096e6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80096e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d105      	bne.n	80096fc <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	699b      	ldr	r3, [r3, #24]
 80096f4:	f043 0210 	orr.w	r2, r3, #16
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	699a      	ldr	r2, [r3, #24]
 8009700:	4b0f      	ldr	r3, [pc, #60]	@ (8009740 <USB_DevInit+0x2b4>)
 8009702:	4313      	orrs	r3, r2
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009708:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800970c:	2b00      	cmp	r3, #0
 800970e:	d005      	beq.n	800971c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	f043 0208 	orr.w	r2, r3, #8
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800971c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009720:	2b01      	cmp	r3, #1
 8009722:	d105      	bne.n	8009730 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	699a      	ldr	r2, [r3, #24]
 8009728:	4b06      	ldr	r3, [pc, #24]	@ (8009744 <USB_DevInit+0x2b8>)
 800972a:	4313      	orrs	r3, r2
 800972c:	687a      	ldr	r2, [r7, #4]
 800972e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009730:	7dfb      	ldrb	r3, [r7, #23]
}
 8009732:	4618      	mov	r0, r3
 8009734:	3718      	adds	r7, #24
 8009736:	46bd      	mov	sp, r7
 8009738:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800973c:	b004      	add	sp, #16
 800973e:	4770      	bx	lr
 8009740:	803c3800 	.word	0x803c3800
 8009744:	40000004 	.word	0x40000004

08009748 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009748:	b480      	push	{r7}
 800974a:	b085      	sub	sp, #20
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009752:	2300      	movs	r3, #0
 8009754:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	3301      	adds	r3, #1
 800975a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009762:	d901      	bls.n	8009768 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009764:	2303      	movs	r3, #3
 8009766:	e01b      	b.n	80097a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	2b00      	cmp	r3, #0
 800976e:	daf2      	bge.n	8009756 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009770:	2300      	movs	r3, #0
 8009772:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	019b      	lsls	r3, r3, #6
 8009778:	f043 0220 	orr.w	r2, r3, #32
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	3301      	adds	r3, #1
 8009784:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800978c:	d901      	bls.n	8009792 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800978e:	2303      	movs	r3, #3
 8009790:	e006      	b.n	80097a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	691b      	ldr	r3, [r3, #16]
 8009796:	f003 0320 	and.w	r3, r3, #32
 800979a:	2b20      	cmp	r3, #32
 800979c:	d0f0      	beq.n	8009780 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3714      	adds	r7, #20
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr

080097ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80097b4:	2300      	movs	r3, #0
 80097b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	3301      	adds	r3, #1
 80097bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80097c4:	d901      	bls.n	80097ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80097c6:	2303      	movs	r3, #3
 80097c8:	e018      	b.n	80097fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	691b      	ldr	r3, [r3, #16]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	daf2      	bge.n	80097b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80097d2:	2300      	movs	r3, #0
 80097d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2210      	movs	r2, #16
 80097da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	3301      	adds	r3, #1
 80097e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80097e8:	d901      	bls.n	80097ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e006      	b.n	80097fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	691b      	ldr	r3, [r3, #16]
 80097f2:	f003 0310 	and.w	r3, r3, #16
 80097f6:	2b10      	cmp	r3, #16
 80097f8:	d0f0      	beq.n	80097dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3714      	adds	r7, #20
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr

08009808 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009808:	b480      	push	{r7}
 800980a:	b085      	sub	sp, #20
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	460b      	mov	r3, r1
 8009812:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800981e:	681a      	ldr	r2, [r3, #0]
 8009820:	78fb      	ldrb	r3, [r7, #3]
 8009822:	68f9      	ldr	r1, [r7, #12]
 8009824:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009828:	4313      	orrs	r3, r2
 800982a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800982c:	2300      	movs	r3, #0
}
 800982e:	4618      	mov	r0, r3
 8009830:	3714      	adds	r7, #20
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr

0800983a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800983a:	b480      	push	{r7}
 800983c:	b087      	sub	sp, #28
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800984c:	689b      	ldr	r3, [r3, #8]
 800984e:	f003 0306 	and.w	r3, r3, #6
 8009852:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d102      	bne.n	8009860 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800985a:	2300      	movs	r3, #0
 800985c:	75fb      	strb	r3, [r7, #23]
 800985e:	e00a      	b.n	8009876 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2b02      	cmp	r3, #2
 8009864:	d002      	beq.n	800986c <USB_GetDevSpeed+0x32>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2b06      	cmp	r3, #6
 800986a:	d102      	bne.n	8009872 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800986c:	2302      	movs	r3, #2
 800986e:	75fb      	strb	r3, [r7, #23]
 8009870:	e001      	b.n	8009876 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009872:	230f      	movs	r3, #15
 8009874:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009876:	7dfb      	ldrb	r3, [r7, #23]
}
 8009878:	4618      	mov	r0, r3
 800987a:	371c      	adds	r7, #28
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	785b      	ldrb	r3, [r3, #1]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d139      	bne.n	8009914 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098a6:	69da      	ldr	r2, [r3, #28]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	f003 030f 	and.w	r3, r3, #15
 80098b0:	2101      	movs	r1, #1
 80098b2:	fa01 f303 	lsl.w	r3, r1, r3
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	68f9      	ldr	r1, [r7, #12]
 80098ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098be:	4313      	orrs	r3, r2
 80098c0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	015a      	lsls	r2, r3, #5
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	4413      	add	r3, r2
 80098ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d153      	bne.n	8009980 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	015a      	lsls	r2, r3, #5
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	4413      	add	r3, r2
 80098e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	791b      	ldrb	r3, [r3, #4]
 80098f2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80098f4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	059b      	lsls	r3, r3, #22
 80098fa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80098fc:	431a      	orrs	r2, r3
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	0159      	lsls	r1, r3, #5
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	440b      	add	r3, r1
 8009906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800990a:	4619      	mov	r1, r3
 800990c:	4b20      	ldr	r3, [pc, #128]	@ (8009990 <USB_ActivateEndpoint+0x10c>)
 800990e:	4313      	orrs	r3, r2
 8009910:	600b      	str	r3, [r1, #0]
 8009912:	e035      	b.n	8009980 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800991a:	69da      	ldr	r2, [r3, #28]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	f003 030f 	and.w	r3, r3, #15
 8009924:	2101      	movs	r1, #1
 8009926:	fa01 f303 	lsl.w	r3, r1, r3
 800992a:	041b      	lsls	r3, r3, #16
 800992c:	68f9      	ldr	r1, [r7, #12]
 800992e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009932:	4313      	orrs	r3, r2
 8009934:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	015a      	lsls	r2, r3, #5
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	4413      	add	r3, r2
 800993e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009948:	2b00      	cmp	r3, #0
 800994a:	d119      	bne.n	8009980 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	015a      	lsls	r2, r3, #5
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	4413      	add	r3, r2
 8009954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	791b      	ldrb	r3, [r3, #4]
 8009966:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009968:	430b      	orrs	r3, r1
 800996a:	431a      	orrs	r2, r3
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	0159      	lsls	r1, r3, #5
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	440b      	add	r3, r1
 8009974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009978:	4619      	mov	r1, r3
 800997a:	4b05      	ldr	r3, [pc, #20]	@ (8009990 <USB_ActivateEndpoint+0x10c>)
 800997c:	4313      	orrs	r3, r2
 800997e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009980:	2300      	movs	r3, #0
}
 8009982:	4618      	mov	r0, r3
 8009984:	3714      	adds	r7, #20
 8009986:	46bd      	mov	sp, r7
 8009988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998c:	4770      	bx	lr
 800998e:	bf00      	nop
 8009990:	10008000 	.word	0x10008000

08009994 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009994:	b480      	push	{r7}
 8009996:	b085      	sub	sp, #20
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	781b      	ldrb	r3, [r3, #0]
 80099a6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	785b      	ldrb	r3, [r3, #1]
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d161      	bne.n	8009a74 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	4413      	add	r3, r2
 80099b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80099c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099c6:	d11f      	bne.n	8009a08 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	015a      	lsls	r2, r3, #5
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	4413      	add	r3, r2
 80099d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68ba      	ldr	r2, [r7, #8]
 80099d8:	0151      	lsls	r1, r2, #5
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	440a      	add	r2, r1
 80099de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80099e6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	015a      	lsls	r2, r3, #5
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	4413      	add	r3, r2
 80099f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68ba      	ldr	r2, [r7, #8]
 80099f8:	0151      	lsls	r1, r2, #5
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	440a      	add	r2, r1
 80099fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a06:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	f003 030f 	and.w	r3, r3, #15
 8009a18:	2101      	movs	r1, #1
 8009a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	43db      	mvns	r3, r3
 8009a22:	68f9      	ldr	r1, [r7, #12]
 8009a24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009a28:	4013      	ands	r3, r2
 8009a2a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a32:	69da      	ldr	r2, [r3, #28]
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	f003 030f 	and.w	r3, r3, #15
 8009a3c:	2101      	movs	r1, #1
 8009a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	43db      	mvns	r3, r3
 8009a46:	68f9      	ldr	r1, [r7, #12]
 8009a48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	015a      	lsls	r2, r3, #5
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	4413      	add	r3, r2
 8009a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	0159      	lsls	r1, r3, #5
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	440b      	add	r3, r1
 8009a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	4b35      	ldr	r3, [pc, #212]	@ (8009b44 <USB_DeactivateEndpoint+0x1b0>)
 8009a6e:	4013      	ands	r3, r2
 8009a70:	600b      	str	r3, [r1, #0]
 8009a72:	e060      	b.n	8009b36 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a8a:	d11f      	bne.n	8009acc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	015a      	lsls	r2, r3, #5
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	4413      	add	r3, r2
 8009a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68ba      	ldr	r2, [r7, #8]
 8009a9c:	0151      	lsls	r1, r2, #5
 8009a9e:	68fa      	ldr	r2, [r7, #12]
 8009aa0:	440a      	add	r2, r1
 8009aa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009aa6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009aaa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	015a      	lsls	r2, r3, #5
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	4413      	add	r3, r2
 8009ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	68ba      	ldr	r2, [r7, #8]
 8009abc:	0151      	lsls	r1, r2, #5
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	440a      	add	r2, r1
 8009ac2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ac6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009aca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ad2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	781b      	ldrb	r3, [r3, #0]
 8009ad8:	f003 030f 	and.w	r3, r3, #15
 8009adc:	2101      	movs	r1, #1
 8009ade:	fa01 f303 	lsl.w	r3, r1, r3
 8009ae2:	041b      	lsls	r3, r3, #16
 8009ae4:	43db      	mvns	r3, r3
 8009ae6:	68f9      	ldr	r1, [r7, #12]
 8009ae8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009aec:	4013      	ands	r3, r2
 8009aee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009af6:	69da      	ldr	r2, [r3, #28]
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	781b      	ldrb	r3, [r3, #0]
 8009afc:	f003 030f 	and.w	r3, r3, #15
 8009b00:	2101      	movs	r1, #1
 8009b02:	fa01 f303 	lsl.w	r3, r1, r3
 8009b06:	041b      	lsls	r3, r3, #16
 8009b08:	43db      	mvns	r3, r3
 8009b0a:	68f9      	ldr	r1, [r7, #12]
 8009b0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b10:	4013      	ands	r3, r2
 8009b12:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	015a      	lsls	r2, r3, #5
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	4413      	add	r3, r2
 8009b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	0159      	lsls	r1, r3, #5
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	440b      	add	r3, r1
 8009b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b2e:	4619      	mov	r1, r3
 8009b30:	4b05      	ldr	r3, [pc, #20]	@ (8009b48 <USB_DeactivateEndpoint+0x1b4>)
 8009b32:	4013      	ands	r3, r2
 8009b34:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009b36:	2300      	movs	r3, #0
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3714      	adds	r7, #20
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr
 8009b44:	ec337800 	.word	0xec337800
 8009b48:	eff37800 	.word	0xeff37800

08009b4c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b08a      	sub	sp, #40	@ 0x28
 8009b50:	af02      	add	r7, sp, #8
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	4613      	mov	r3, r2
 8009b58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	785b      	ldrb	r3, [r3, #1]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	f040 8185 	bne.w	8009e78 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	691b      	ldr	r3, [r3, #16]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d132      	bne.n	8009bdc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	69fb      	ldr	r3, [r7, #28]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b82:	691a      	ldr	r2, [r3, #16]
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	0159      	lsls	r1, r3, #5
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	440b      	add	r3, r1
 8009b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b90:	4619      	mov	r1, r3
 8009b92:	4ba7      	ldr	r3, [pc, #668]	@ (8009e30 <USB_EPStartXfer+0x2e4>)
 8009b94:	4013      	ands	r3, r2
 8009b96:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b98:	69bb      	ldr	r3, [r7, #24]
 8009b9a:	015a      	lsls	r2, r3, #5
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ba4:	691b      	ldr	r3, [r3, #16]
 8009ba6:	69ba      	ldr	r2, [r7, #24]
 8009ba8:	0151      	lsls	r1, r2, #5
 8009baa:	69fa      	ldr	r2, [r7, #28]
 8009bac:	440a      	add	r2, r1
 8009bae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bb2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009bb6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	015a      	lsls	r2, r3, #5
 8009bbc:	69fb      	ldr	r3, [r7, #28]
 8009bbe:	4413      	add	r3, r2
 8009bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bc4:	691a      	ldr	r2, [r3, #16]
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	0159      	lsls	r1, r3, #5
 8009bca:	69fb      	ldr	r3, [r7, #28]
 8009bcc:	440b      	add	r3, r1
 8009bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	4b97      	ldr	r3, [pc, #604]	@ (8009e34 <USB_EPStartXfer+0x2e8>)
 8009bd6:	4013      	ands	r3, r2
 8009bd8:	610b      	str	r3, [r1, #16]
 8009bda:	e097      	b.n	8009d0c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009bdc:	69bb      	ldr	r3, [r7, #24]
 8009bde:	015a      	lsls	r2, r3, #5
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	4413      	add	r3, r2
 8009be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009be8:	691a      	ldr	r2, [r3, #16]
 8009bea:	69bb      	ldr	r3, [r7, #24]
 8009bec:	0159      	lsls	r1, r3, #5
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	440b      	add	r3, r1
 8009bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	4b8e      	ldr	r3, [pc, #568]	@ (8009e34 <USB_EPStartXfer+0x2e8>)
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009bfe:	69bb      	ldr	r3, [r7, #24]
 8009c00:	015a      	lsls	r2, r3, #5
 8009c02:	69fb      	ldr	r3, [r7, #28]
 8009c04:	4413      	add	r3, r2
 8009c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c0a:	691a      	ldr	r2, [r3, #16]
 8009c0c:	69bb      	ldr	r3, [r7, #24]
 8009c0e:	0159      	lsls	r1, r3, #5
 8009c10:	69fb      	ldr	r3, [r7, #28]
 8009c12:	440b      	add	r3, r1
 8009c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c18:	4619      	mov	r1, r3
 8009c1a:	4b85      	ldr	r3, [pc, #532]	@ (8009e30 <USB_EPStartXfer+0x2e4>)
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d11a      	bne.n	8009c5c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	691a      	ldr	r2, [r3, #16]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d903      	bls.n	8009c3a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	689a      	ldr	r2, [r3, #8]
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	015a      	lsls	r2, r3, #5
 8009c3e:	69fb      	ldr	r3, [r7, #28]
 8009c40:	4413      	add	r3, r2
 8009c42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	69ba      	ldr	r2, [r7, #24]
 8009c4a:	0151      	lsls	r1, r2, #5
 8009c4c:	69fa      	ldr	r2, [r7, #28]
 8009c4e:	440a      	add	r2, r1
 8009c50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009c58:	6113      	str	r3, [r2, #16]
 8009c5a:	e044      	b.n	8009ce6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	691a      	ldr	r2, [r3, #16]
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	4413      	add	r3, r2
 8009c66:	1e5a      	subs	r2, r3, #1
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c70:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	015a      	lsls	r2, r3, #5
 8009c76:	69fb      	ldr	r3, [r7, #28]
 8009c78:	4413      	add	r3, r2
 8009c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c7e:	691a      	ldr	r2, [r3, #16]
 8009c80:	8afb      	ldrh	r3, [r7, #22]
 8009c82:	04d9      	lsls	r1, r3, #19
 8009c84:	4b6c      	ldr	r3, [pc, #432]	@ (8009e38 <USB_EPStartXfer+0x2ec>)
 8009c86:	400b      	ands	r3, r1
 8009c88:	69b9      	ldr	r1, [r7, #24]
 8009c8a:	0148      	lsls	r0, r1, #5
 8009c8c:	69f9      	ldr	r1, [r7, #28]
 8009c8e:	4401      	add	r1, r0
 8009c90:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009c94:	4313      	orrs	r3, r2
 8009c96:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	791b      	ldrb	r3, [r3, #4]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d122      	bne.n	8009ce6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009ca0:	69bb      	ldr	r3, [r7, #24]
 8009ca2:	015a      	lsls	r2, r3, #5
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	4413      	add	r3, r2
 8009ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cac:	691b      	ldr	r3, [r3, #16]
 8009cae:	69ba      	ldr	r2, [r7, #24]
 8009cb0:	0151      	lsls	r1, r2, #5
 8009cb2:	69fa      	ldr	r2, [r7, #28]
 8009cb4:	440a      	add	r2, r1
 8009cb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cba:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009cbe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009cc0:	69bb      	ldr	r3, [r7, #24]
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	69fb      	ldr	r3, [r7, #28]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ccc:	691a      	ldr	r2, [r3, #16]
 8009cce:	8afb      	ldrh	r3, [r7, #22]
 8009cd0:	075b      	lsls	r3, r3, #29
 8009cd2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009cd6:	69b9      	ldr	r1, [r7, #24]
 8009cd8:	0148      	lsls	r0, r1, #5
 8009cda:	69f9      	ldr	r1, [r7, #28]
 8009cdc:	4401      	add	r1, r0
 8009cde:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	015a      	lsls	r2, r3, #5
 8009cea:	69fb      	ldr	r3, [r7, #28]
 8009cec:	4413      	add	r3, r2
 8009cee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cf2:	691a      	ldr	r2, [r3, #16]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cfc:	69b9      	ldr	r1, [r7, #24]
 8009cfe:	0148      	lsls	r0, r1, #5
 8009d00:	69f9      	ldr	r1, [r7, #28]
 8009d02:	4401      	add	r1, r0
 8009d04:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009d08:	4313      	orrs	r3, r2
 8009d0a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009d0c:	79fb      	ldrb	r3, [r7, #7]
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d14b      	bne.n	8009daa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	69db      	ldr	r3, [r3, #28]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d009      	beq.n	8009d2e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009d1a:	69bb      	ldr	r3, [r7, #24]
 8009d1c:	015a      	lsls	r2, r3, #5
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	4413      	add	r3, r2
 8009d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d26:	461a      	mov	r2, r3
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	69db      	ldr	r3, [r3, #28]
 8009d2c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	791b      	ldrb	r3, [r3, #4]
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d128      	bne.n	8009d88 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009d36:	69fb      	ldr	r3, [r7, #28]
 8009d38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d110      	bne.n	8009d68 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009d46:	69bb      	ldr	r3, [r7, #24]
 8009d48:	015a      	lsls	r2, r3, #5
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	69ba      	ldr	r2, [r7, #24]
 8009d56:	0151      	lsls	r1, r2, #5
 8009d58:	69fa      	ldr	r2, [r7, #28]
 8009d5a:	440a      	add	r2, r1
 8009d5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009d64:	6013      	str	r3, [r2, #0]
 8009d66:	e00f      	b.n	8009d88 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009d68:	69bb      	ldr	r3, [r7, #24]
 8009d6a:	015a      	lsls	r2, r3, #5
 8009d6c:	69fb      	ldr	r3, [r7, #28]
 8009d6e:	4413      	add	r3, r2
 8009d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	69ba      	ldr	r2, [r7, #24]
 8009d78:	0151      	lsls	r1, r2, #5
 8009d7a:	69fa      	ldr	r2, [r7, #28]
 8009d7c:	440a      	add	r2, r1
 8009d7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d86:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	015a      	lsls	r2, r3, #5
 8009d8c:	69fb      	ldr	r3, [r7, #28]
 8009d8e:	4413      	add	r3, r2
 8009d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	69ba      	ldr	r2, [r7, #24]
 8009d98:	0151      	lsls	r1, r2, #5
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	440a      	add	r2, r1
 8009d9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009da2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009da6:	6013      	str	r3, [r2, #0]
 8009da8:	e169      	b.n	800a07e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009daa:	69bb      	ldr	r3, [r7, #24]
 8009dac:	015a      	lsls	r2, r3, #5
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	4413      	add	r3, r2
 8009db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	69ba      	ldr	r2, [r7, #24]
 8009dba:	0151      	lsls	r1, r2, #5
 8009dbc:	69fa      	ldr	r2, [r7, #28]
 8009dbe:	440a      	add	r2, r1
 8009dc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dc4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009dc8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	791b      	ldrb	r3, [r3, #4]
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d015      	beq.n	8009dfe <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	691b      	ldr	r3, [r3, #16]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f000 8151 	beq.w	800a07e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009de2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	f003 030f 	and.w	r3, r3, #15
 8009dec:	2101      	movs	r1, #1
 8009dee:	fa01 f303 	lsl.w	r3, r1, r3
 8009df2:	69f9      	ldr	r1, [r7, #28]
 8009df4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	634b      	str	r3, [r1, #52]	@ 0x34
 8009dfc:	e13f      	b.n	800a07e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e04:	689b      	ldr	r3, [r3, #8]
 8009e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d116      	bne.n	8009e3c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	015a      	lsls	r2, r3, #5
 8009e12:	69fb      	ldr	r3, [r7, #28]
 8009e14:	4413      	add	r3, r2
 8009e16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	69ba      	ldr	r2, [r7, #24]
 8009e1e:	0151      	lsls	r1, r2, #5
 8009e20:	69fa      	ldr	r2, [r7, #28]
 8009e22:	440a      	add	r2, r1
 8009e24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e2c:	6013      	str	r3, [r2, #0]
 8009e2e:	e015      	b.n	8009e5c <USB_EPStartXfer+0x310>
 8009e30:	e007ffff 	.word	0xe007ffff
 8009e34:	fff80000 	.word	0xfff80000
 8009e38:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	015a      	lsls	r2, r3, #5
 8009e40:	69fb      	ldr	r3, [r7, #28]
 8009e42:	4413      	add	r3, r2
 8009e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	69ba      	ldr	r2, [r7, #24]
 8009e4c:	0151      	lsls	r1, r2, #5
 8009e4e:	69fa      	ldr	r2, [r7, #28]
 8009e50:	440a      	add	r2, r1
 8009e52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e5a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	68d9      	ldr	r1, [r3, #12]
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	781a      	ldrb	r2, [r3, #0]
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	691b      	ldr	r3, [r3, #16]
 8009e68:	b298      	uxth	r0, r3
 8009e6a:	79fb      	ldrb	r3, [r7, #7]
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	4603      	mov	r3, r0
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f000 f9b9 	bl	800a1e8 <USB_WritePacket>
 8009e76:	e102      	b.n	800a07e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	015a      	lsls	r2, r3, #5
 8009e7c:	69fb      	ldr	r3, [r7, #28]
 8009e7e:	4413      	add	r3, r2
 8009e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e84:	691a      	ldr	r2, [r3, #16]
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	0159      	lsls	r1, r3, #5
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	440b      	add	r3, r1
 8009e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e92:	4619      	mov	r1, r3
 8009e94:	4b7c      	ldr	r3, [pc, #496]	@ (800a088 <USB_EPStartXfer+0x53c>)
 8009e96:	4013      	ands	r3, r2
 8009e98:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	015a      	lsls	r2, r3, #5
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ea6:	691a      	ldr	r2, [r3, #16]
 8009ea8:	69bb      	ldr	r3, [r7, #24]
 8009eaa:	0159      	lsls	r1, r3, #5
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	440b      	add	r3, r1
 8009eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	4b75      	ldr	r3, [pc, #468]	@ (800a08c <USB_EPStartXfer+0x540>)
 8009eb8:	4013      	ands	r3, r2
 8009eba:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d12f      	bne.n	8009f22 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	691b      	ldr	r3, [r3, #16]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d003      	beq.n	8009ed2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	689a      	ldr	r2, [r3, #8]
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	689a      	ldr	r2, [r3, #8]
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	015a      	lsls	r2, r3, #5
 8009ede:	69fb      	ldr	r3, [r7, #28]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ee6:	691a      	ldr	r2, [r3, #16]
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	6a1b      	ldr	r3, [r3, #32]
 8009eec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ef0:	69b9      	ldr	r1, [r7, #24]
 8009ef2:	0148      	lsls	r0, r1, #5
 8009ef4:	69f9      	ldr	r1, [r7, #28]
 8009ef6:	4401      	add	r1, r0
 8009ef8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009efc:	4313      	orrs	r3, r2
 8009efe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f00:	69bb      	ldr	r3, [r7, #24]
 8009f02:	015a      	lsls	r2, r3, #5
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	4413      	add	r3, r2
 8009f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	69ba      	ldr	r2, [r7, #24]
 8009f10:	0151      	lsls	r1, r2, #5
 8009f12:	69fa      	ldr	r2, [r7, #28]
 8009f14:	440a      	add	r2, r1
 8009f16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f1e:	6113      	str	r3, [r2, #16]
 8009f20:	e05f      	b.n	8009fe2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d123      	bne.n	8009f72 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	015a      	lsls	r2, r3, #5
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	4413      	add	r3, r2
 8009f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f36:	691a      	ldr	r2, [r3, #16]
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f40:	69b9      	ldr	r1, [r7, #24]
 8009f42:	0148      	lsls	r0, r1, #5
 8009f44:	69f9      	ldr	r1, [r7, #28]
 8009f46:	4401      	add	r1, r0
 8009f48:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	015a      	lsls	r2, r3, #5
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	4413      	add	r3, r2
 8009f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	69ba      	ldr	r2, [r7, #24]
 8009f60:	0151      	lsls	r1, r2, #5
 8009f62:	69fa      	ldr	r2, [r7, #28]
 8009f64:	440a      	add	r2, r1
 8009f66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f6e:	6113      	str	r3, [r2, #16]
 8009f70:	e037      	b.n	8009fe2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	691a      	ldr	r2, [r3, #16]
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	4413      	add	r3, r2
 8009f7c:	1e5a      	subs	r2, r3, #1
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	689b      	ldr	r3, [r3, #8]
 8009f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f86:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	8afa      	ldrh	r2, [r7, #22]
 8009f8e:	fb03 f202 	mul.w	r2, r3, r2
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	015a      	lsls	r2, r3, #5
 8009f9a:	69fb      	ldr	r3, [r7, #28]
 8009f9c:	4413      	add	r3, r2
 8009f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fa2:	691a      	ldr	r2, [r3, #16]
 8009fa4:	8afb      	ldrh	r3, [r7, #22]
 8009fa6:	04d9      	lsls	r1, r3, #19
 8009fa8:	4b39      	ldr	r3, [pc, #228]	@ (800a090 <USB_EPStartXfer+0x544>)
 8009faa:	400b      	ands	r3, r1
 8009fac:	69b9      	ldr	r1, [r7, #24]
 8009fae:	0148      	lsls	r0, r1, #5
 8009fb0:	69f9      	ldr	r1, [r7, #28]
 8009fb2:	4401      	add	r1, r0
 8009fb4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009fbc:	69bb      	ldr	r3, [r7, #24]
 8009fbe:	015a      	lsls	r2, r3, #5
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fc8:	691a      	ldr	r2, [r3, #16]
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	6a1b      	ldr	r3, [r3, #32]
 8009fce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fd2:	69b9      	ldr	r1, [r7, #24]
 8009fd4:	0148      	lsls	r0, r1, #5
 8009fd6:	69f9      	ldr	r1, [r7, #28]
 8009fd8:	4401      	add	r1, r0
 8009fda:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009fe2:	79fb      	ldrb	r3, [r7, #7]
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d10d      	bne.n	800a004 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d009      	beq.n	800a004 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	68d9      	ldr	r1, [r3, #12]
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	015a      	lsls	r2, r3, #5
 8009ff8:	69fb      	ldr	r3, [r7, #28]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a000:	460a      	mov	r2, r1
 800a002:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	791b      	ldrb	r3, [r3, #4]
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d128      	bne.n	800a05e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d110      	bne.n	800a03e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	015a      	lsls	r2, r3, #5
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	4413      	add	r3, r2
 800a024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	69ba      	ldr	r2, [r7, #24]
 800a02c:	0151      	lsls	r1, r2, #5
 800a02e:	69fa      	ldr	r2, [r7, #28]
 800a030:	440a      	add	r2, r1
 800a032:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a036:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a03a:	6013      	str	r3, [r2, #0]
 800a03c:	e00f      	b.n	800a05e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	015a      	lsls	r2, r3, #5
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	4413      	add	r3, r2
 800a046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	69ba      	ldr	r2, [r7, #24]
 800a04e:	0151      	lsls	r1, r2, #5
 800a050:	69fa      	ldr	r2, [r7, #28]
 800a052:	440a      	add	r2, r1
 800a054:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a05c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a05e:	69bb      	ldr	r3, [r7, #24]
 800a060:	015a      	lsls	r2, r3, #5
 800a062:	69fb      	ldr	r3, [r7, #28]
 800a064:	4413      	add	r3, r2
 800a066:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	69ba      	ldr	r2, [r7, #24]
 800a06e:	0151      	lsls	r1, r2, #5
 800a070:	69fa      	ldr	r2, [r7, #28]
 800a072:	440a      	add	r2, r1
 800a074:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a078:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a07c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3720      	adds	r7, #32
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	fff80000 	.word	0xfff80000
 800a08c:	e007ffff 	.word	0xe007ffff
 800a090:	1ff80000 	.word	0x1ff80000

0800a094 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a094:	b480      	push	{r7}
 800a096:	b087      	sub	sp, #28
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	785b      	ldrb	r3, [r3, #1]
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d14a      	bne.n	800a148 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	015a      	lsls	r2, r3, #5
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	4413      	add	r3, r2
 800a0bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0ca:	f040 8086 	bne.w	800a1da <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	683a      	ldr	r2, [r7, #0]
 800a0e0:	7812      	ldrb	r2, [r2, #0]
 800a0e2:	0151      	lsls	r1, r2, #5
 800a0e4:	693a      	ldr	r2, [r7, #16]
 800a0e6:	440a      	add	r2, r1
 800a0e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a0f0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	015a      	lsls	r2, r3, #5
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	4413      	add	r3, r2
 800a0fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	683a      	ldr	r2, [r7, #0]
 800a104:	7812      	ldrb	r2, [r2, #0]
 800a106:	0151      	lsls	r1, r2, #5
 800a108:	693a      	ldr	r2, [r7, #16]
 800a10a:	440a      	add	r2, r1
 800a10c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a110:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a114:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	3301      	adds	r3, #1
 800a11a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a122:	4293      	cmp	r3, r2
 800a124:	d902      	bls.n	800a12c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	75fb      	strb	r3, [r7, #23]
          break;
 800a12a:	e056      	b.n	800a1da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	015a      	lsls	r2, r3, #5
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	4413      	add	r3, r2
 800a136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a140:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a144:	d0e7      	beq.n	800a116 <USB_EPStopXfer+0x82>
 800a146:	e048      	b.n	800a1da <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	781b      	ldrb	r3, [r3, #0]
 800a14c:	015a      	lsls	r2, r3, #5
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	4413      	add	r3, r2
 800a152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a15c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a160:	d13b      	bne.n	800a1da <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	015a      	lsls	r2, r3, #5
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	4413      	add	r3, r2
 800a16c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	7812      	ldrb	r2, [r2, #0]
 800a176:	0151      	lsls	r1, r2, #5
 800a178:	693a      	ldr	r2, [r7, #16]
 800a17a:	440a      	add	r2, r1
 800a17c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a180:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a184:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	015a      	lsls	r2, r3, #5
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	4413      	add	r3, r2
 800a190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	683a      	ldr	r2, [r7, #0]
 800a198:	7812      	ldrb	r2, [r2, #0]
 800a19a:	0151      	lsls	r1, r2, #5
 800a19c:	693a      	ldr	r2, [r7, #16]
 800a19e:	440a      	add	r2, r1
 800a1a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1a8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d902      	bls.n	800a1c0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	75fb      	strb	r3, [r7, #23]
          break;
 800a1be:	e00c      	b.n	800a1da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	015a      	lsls	r2, r3, #5
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	4413      	add	r3, r2
 800a1ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1d8:	d0e7      	beq.n	800a1aa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a1da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	371c      	adds	r7, #28
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b089      	sub	sp, #36	@ 0x24
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	71fb      	strb	r3, [r7, #7]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a206:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d123      	bne.n	800a256 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a20e:	88bb      	ldrh	r3, [r7, #4]
 800a210:	3303      	adds	r3, #3
 800a212:	089b      	lsrs	r3, r3, #2
 800a214:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a216:	2300      	movs	r3, #0
 800a218:	61bb      	str	r3, [r7, #24]
 800a21a:	e018      	b.n	800a24e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a21c:	79fb      	ldrb	r3, [r7, #7]
 800a21e:	031a      	lsls	r2, r3, #12
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	4413      	add	r3, r2
 800a224:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a228:	461a      	mov	r2, r3
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	3301      	adds	r3, #1
 800a234:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a236:	69fb      	ldr	r3, [r7, #28]
 800a238:	3301      	adds	r3, #1
 800a23a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a23c:	69fb      	ldr	r3, [r7, #28]
 800a23e:	3301      	adds	r3, #1
 800a240:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	3301      	adds	r3, #1
 800a246:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	3301      	adds	r3, #1
 800a24c:	61bb      	str	r3, [r7, #24]
 800a24e:	69ba      	ldr	r2, [r7, #24]
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	429a      	cmp	r2, r3
 800a254:	d3e2      	bcc.n	800a21c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a256:	2300      	movs	r3, #0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3724      	adds	r7, #36	@ 0x24
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a264:	b480      	push	{r7}
 800a266:	b08b      	sub	sp, #44	@ 0x2c
 800a268:	af00      	add	r7, sp, #0
 800a26a:	60f8      	str	r0, [r7, #12]
 800a26c:	60b9      	str	r1, [r7, #8]
 800a26e:	4613      	mov	r3, r2
 800a270:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a27a:	88fb      	ldrh	r3, [r7, #6]
 800a27c:	089b      	lsrs	r3, r3, #2
 800a27e:	b29b      	uxth	r3, r3
 800a280:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a282:	88fb      	ldrh	r3, [r7, #6]
 800a284:	f003 0303 	and.w	r3, r3, #3
 800a288:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a28a:	2300      	movs	r3, #0
 800a28c:	623b      	str	r3, [r7, #32]
 800a28e:	e014      	b.n	800a2ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a290:	69bb      	ldr	r3, [r7, #24]
 800a292:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a29c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29e:	3301      	adds	r3, #1
 800a2a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a2a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	623b      	str	r3, [r7, #32]
 800a2ba:	6a3a      	ldr	r2, [r7, #32]
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d3e6      	bcc.n	800a290 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a2c2:	8bfb      	ldrh	r3, [r7, #30]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d01e      	beq.n	800a306 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a2cc:	69bb      	ldr	r3, [r7, #24]
 800a2ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	f107 0310 	add.w	r3, r7, #16
 800a2d8:	6812      	ldr	r2, [r2, #0]
 800a2da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a2dc:	693a      	ldr	r2, [r7, #16]
 800a2de:	6a3b      	ldr	r3, [r7, #32]
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	00db      	lsls	r3, r3, #3
 800a2e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a2e8:	b2da      	uxtb	r2, r3
 800a2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ec:	701a      	strb	r2, [r3, #0]
      i++;
 800a2ee:	6a3b      	ldr	r3, [r7, #32]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	623b      	str	r3, [r7, #32]
      pDest++;
 800a2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a2fa:	8bfb      	ldrh	r3, [r7, #30]
 800a2fc:	3b01      	subs	r3, #1
 800a2fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a300:	8bfb      	ldrh	r3, [r7, #30]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d1ea      	bne.n	800a2dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a308:	4618      	mov	r0, r3
 800a30a:	372c      	adds	r7, #44	@ 0x2c
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr

0800a314 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	781b      	ldrb	r3, [r3, #0]
 800a326:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	785b      	ldrb	r3, [r3, #1]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d12c      	bne.n	800a38a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	015a      	lsls	r2, r3, #5
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	4413      	add	r3, r2
 800a338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	db12      	blt.n	800a368 <USB_EPSetStall+0x54>
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d00f      	beq.n	800a368 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	015a      	lsls	r2, r3, #5
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	4413      	add	r3, r2
 800a350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	68ba      	ldr	r2, [r7, #8]
 800a358:	0151      	lsls	r1, r2, #5
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	440a      	add	r2, r1
 800a35e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a362:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a366:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	015a      	lsls	r2, r3, #5
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	4413      	add	r3, r2
 800a370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	0151      	lsls	r1, r2, #5
 800a37a:	68fa      	ldr	r2, [r7, #12]
 800a37c:	440a      	add	r2, r1
 800a37e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a382:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a386:	6013      	str	r3, [r2, #0]
 800a388:	e02b      	b.n	800a3e2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	015a      	lsls	r2, r3, #5
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	4413      	add	r3, r2
 800a392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	db12      	blt.n	800a3c2 <USB_EPSetStall+0xae>
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d00f      	beq.n	800a3c2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	015a      	lsls	r2, r3, #5
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	4413      	add	r3, r2
 800a3aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	68ba      	ldr	r2, [r7, #8]
 800a3b2:	0151      	lsls	r1, r2, #5
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	440a      	add	r2, r1
 800a3b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a3c0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	015a      	lsls	r2, r3, #5
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	0151      	lsls	r1, r2, #5
 800a3d4:	68fa      	ldr	r2, [r7, #12]
 800a3d6:	440a      	add	r2, r1
 800a3d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a3e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a3e2:	2300      	movs	r3, #0
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3714      	adds	r7, #20
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr

0800a3f0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	785b      	ldrb	r3, [r3, #1]
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d128      	bne.n	800a45e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	015a      	lsls	r2, r3, #5
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	4413      	add	r3, r2
 800a414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	0151      	lsls	r1, r2, #5
 800a41e:	68fa      	ldr	r2, [r7, #12]
 800a420:	440a      	add	r2, r1
 800a422:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a426:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a42a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	791b      	ldrb	r3, [r3, #4]
 800a430:	2b03      	cmp	r3, #3
 800a432:	d003      	beq.n	800a43c <USB_EPClearStall+0x4c>
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	791b      	ldrb	r3, [r3, #4]
 800a438:	2b02      	cmp	r3, #2
 800a43a:	d138      	bne.n	800a4ae <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	015a      	lsls	r2, r3, #5
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	4413      	add	r3, r2
 800a444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	68ba      	ldr	r2, [r7, #8]
 800a44c:	0151      	lsls	r1, r2, #5
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	440a      	add	r2, r1
 800a452:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a456:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a45a:	6013      	str	r3, [r2, #0]
 800a45c:	e027      	b.n	800a4ae <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	015a      	lsls	r2, r3, #5
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	4413      	add	r3, r2
 800a466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	68ba      	ldr	r2, [r7, #8]
 800a46e:	0151      	lsls	r1, r2, #5
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	440a      	add	r2, r1
 800a474:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a478:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a47c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	791b      	ldrb	r3, [r3, #4]
 800a482:	2b03      	cmp	r3, #3
 800a484:	d003      	beq.n	800a48e <USB_EPClearStall+0x9e>
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	791b      	ldrb	r3, [r3, #4]
 800a48a:	2b02      	cmp	r3, #2
 800a48c:	d10f      	bne.n	800a4ae <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	015a      	lsls	r2, r3, #5
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	4413      	add	r3, r2
 800a496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	68ba      	ldr	r2, [r7, #8]
 800a49e:	0151      	lsls	r1, r2, #5
 800a4a0:	68fa      	ldr	r2, [r7, #12]
 800a4a2:	440a      	add	r2, r1
 800a4a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4ac:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b085      	sub	sp, #20
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68fa      	ldr	r2, [r7, #12]
 800a4d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a4da:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a4de:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	78fb      	ldrb	r3, [r7, #3]
 800a4ea:	011b      	lsls	r3, r3, #4
 800a4ec:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a4f0:	68f9      	ldr	r1, [r7, #12]
 800a4f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3714      	adds	r7, #20
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr

0800a508 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a508:	b480      	push	{r7}
 800a50a:	b085      	sub	sp, #20
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68fa      	ldr	r2, [r7, #12]
 800a51e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a522:	f023 0303 	bic.w	r3, r3, #3
 800a526:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a536:	f023 0302 	bic.w	r3, r3, #2
 800a53a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a53c:	2300      	movs	r3, #0
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3714      	adds	r7, #20
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr

0800a54a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a54a:	b480      	push	{r7}
 800a54c:	b085      	sub	sp, #20
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	68fa      	ldr	r2, [r7, #12]
 800a560:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a564:	f023 0303 	bic.w	r3, r3, #3
 800a568:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a578:	f043 0302 	orr.w	r3, r3, #2
 800a57c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a57e:	2300      	movs	r3, #0
}
 800a580:	4618      	mov	r0, r3
 800a582:	3714      	adds	r7, #20
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b085      	sub	sp, #20
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	695b      	ldr	r3, [r3, #20]
 800a598:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	699b      	ldr	r3, [r3, #24]
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	4013      	ands	r3, r2
 800a5a2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3714      	adds	r7, #20
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr

0800a5b2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5b2:	b480      	push	{r7}
 800a5b4:	b085      	sub	sp, #20
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5c4:	699b      	ldr	r3, [r3, #24]
 800a5c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5ce:	69db      	ldr	r3, [r3, #28]
 800a5d0:	68ba      	ldr	r2, [r7, #8]
 800a5d2:	4013      	ands	r3, r2
 800a5d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	0c1b      	lsrs	r3, r3, #16
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3714      	adds	r7, #20
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr

0800a5e6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5e6:	b480      	push	{r7}
 800a5e8:	b085      	sub	sp, #20
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5f8:	699b      	ldr	r3, [r3, #24]
 800a5fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a602:	69db      	ldr	r3, [r3, #28]
 800a604:	68ba      	ldr	r2, [r7, #8]
 800a606:	4013      	ands	r3, r2
 800a608:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	b29b      	uxth	r3, r3
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3714      	adds	r7, #20
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a61a:	b480      	push	{r7}
 800a61c:	b085      	sub	sp, #20
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
 800a622:	460b      	mov	r3, r1
 800a624:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a62a:	78fb      	ldrb	r3, [r7, #3]
 800a62c:	015a      	lsls	r2, r3, #5
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	4413      	add	r3, r2
 800a632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a640:	695b      	ldr	r3, [r3, #20]
 800a642:	68ba      	ldr	r2, [r7, #8]
 800a644:	4013      	ands	r3, r2
 800a646:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a648:	68bb      	ldr	r3, [r7, #8]
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3714      	adds	r7, #20
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr

0800a656 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a656:	b480      	push	{r7}
 800a658:	b087      	sub	sp, #28
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	460b      	mov	r3, r1
 800a660:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a66c:	691b      	ldr	r3, [r3, #16]
 800a66e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a678:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a67a:	78fb      	ldrb	r3, [r7, #3]
 800a67c:	f003 030f 	and.w	r3, r3, #15
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	fa22 f303 	lsr.w	r3, r2, r3
 800a686:	01db      	lsls	r3, r3, #7
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	693a      	ldr	r2, [r7, #16]
 800a68c:	4313      	orrs	r3, r2
 800a68e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a690:	78fb      	ldrb	r3, [r7, #3]
 800a692:	015a      	lsls	r2, r3, #5
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	4413      	add	r3, r2
 800a698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a69c:	689b      	ldr	r3, [r3, #8]
 800a69e:	693a      	ldr	r2, [r7, #16]
 800a6a0:	4013      	ands	r3, r2
 800a6a2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a6a4:	68bb      	ldr	r3, [r7, #8]
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	371c      	adds	r7, #28
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr

0800a6b2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6b2:	b480      	push	{r7}
 800a6b4:	b083      	sub	sp, #12
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	695b      	ldr	r3, [r3, #20]
 800a6be:	f003 0301 	and.w	r3, r3, #1
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	370c      	adds	r7, #12
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr
	...

0800a6d0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b085      	sub	sp, #20
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6e2:	681a      	ldr	r2, [r3, #0]
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6ea:	4619      	mov	r1, r3
 800a6ec:	4b09      	ldr	r3, [pc, #36]	@ (800a714 <USB_ActivateSetup+0x44>)
 800a6ee:	4013      	ands	r3, r2
 800a6f0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	68fa      	ldr	r2, [r7, #12]
 800a6fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a704:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a706:	2300      	movs	r3, #0
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3714      	adds	r7, #20
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr
 800a714:	fffff800 	.word	0xfffff800

0800a718 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a718:	b480      	push	{r7}
 800a71a:	b087      	sub	sp, #28
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	60f8      	str	r0, [r7, #12]
 800a720:	460b      	mov	r3, r1
 800a722:	607a      	str	r2, [r7, #4]
 800a724:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	333c      	adds	r3, #60	@ 0x3c
 800a72e:	3304      	adds	r3, #4
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	4a26      	ldr	r2, [pc, #152]	@ (800a7d0 <USB_EP0_OutStart+0xb8>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d90a      	bls.n	800a752 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a748:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a74c:	d101      	bne.n	800a752 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a74e:	2300      	movs	r3, #0
 800a750:	e037      	b.n	800a7c2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a758:	461a      	mov	r2, r3
 800a75a:	2300      	movs	r3, #0
 800a75c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	697a      	ldr	r2, [r7, #20]
 800a768:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a76c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a770:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	697a      	ldr	r2, [r7, #20]
 800a77c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a780:	f043 0318 	orr.w	r3, r3, #24
 800a784:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a78c:	691b      	ldr	r3, [r3, #16]
 800a78e:	697a      	ldr	r2, [r7, #20]
 800a790:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a794:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a798:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a79a:	7afb      	ldrb	r3, [r7, #11]
 800a79c:	2b01      	cmp	r3, #1
 800a79e:	d10f      	bne.n	800a7c0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	697a      	ldr	r2, [r7, #20]
 800a7b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a7ba:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a7be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	371c      	adds	r7, #28
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	4f54300a 	.word	0x4f54300a

0800a7d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7ec:	d901      	bls.n	800a7f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	e01b      	b.n	800a82a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	691b      	ldr	r3, [r3, #16]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	daf2      	bge.n	800a7e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	691b      	ldr	r3, [r3, #16]
 800a802:	f043 0201 	orr.w	r2, r3, #1
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	3301      	adds	r3, #1
 800a80e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a816:	d901      	bls.n	800a81c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a818:	2303      	movs	r3, #3
 800a81a:	e006      	b.n	800a82a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	691b      	ldr	r3, [r3, #16]
 800a820:	f003 0301 	and.w	r3, r3, #1
 800a824:	2b01      	cmp	r3, #1
 800a826:	d0f0      	beq.n	800a80a <USB_CoreReset+0x36>

  return HAL_OK;
 800a828:	2300      	movs	r3, #0
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3714      	adds	r7, #20
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr
	...

0800a838 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	460b      	mov	r3, r1
 800a842:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800a844:	f241 0074 	movw	r0, #4212	@ 0x1074
 800a848:	f004 f8ac 	bl	800e9a4 <USBD_static_malloc>
 800a84c:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d109      	bne.n	800a868 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	32b0      	adds	r2, #176	@ 0xb0
 800a85e:	2100      	movs	r1, #0
 800a860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a864:	2302      	movs	r3, #2
 800a866:	e06e      	b.n	800a946 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	32b0      	adds	r2, #176	@ 0xb0
 800a872:	68f9      	ldr	r1, [r7, #12]
 800a874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	32b0      	adds	r2, #176	@ 0xb0
 800a882:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	7c1b      	ldrb	r3, [r3, #16]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d12b      	bne.n	800a8ec <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800a894:	4b2e      	ldr	r3, [pc, #184]	@ (800a950 <USBD_MSC_Init+0x118>)
 800a896:	7819      	ldrb	r1, [r3, #0]
 800a898:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a89c:	2202      	movs	r2, #2
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f003 ff3d 	bl	800e71e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800a8a4:	4b2a      	ldr	r3, [pc, #168]	@ (800a950 <USBD_MSC_Init+0x118>)
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	f003 020f 	and.w	r2, r3, #15
 800a8ac:	6879      	ldr	r1, [r7, #4]
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	009b      	lsls	r3, r3, #2
 800a8b2:	4413      	add	r3, r2
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	440b      	add	r3, r1
 800a8b8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a8bc:	2201      	movs	r2, #1
 800a8be:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800a8c0:	4b24      	ldr	r3, [pc, #144]	@ (800a954 <USBD_MSC_Init+0x11c>)
 800a8c2:	7819      	ldrb	r1, [r3, #0]
 800a8c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a8c8:	2202      	movs	r2, #2
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f003 ff27 	bl	800e71e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800a8d0:	4b20      	ldr	r3, [pc, #128]	@ (800a954 <USBD_MSC_Init+0x11c>)
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	f003 020f 	and.w	r2, r3, #15
 800a8d8:	6879      	ldr	r1, [r7, #4]
 800a8da:	4613      	mov	r3, r2
 800a8dc:	009b      	lsls	r3, r3, #2
 800a8de:	4413      	add	r3, r2
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	440b      	add	r3, r1
 800a8e4:	3324      	adds	r3, #36	@ 0x24
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	801a      	strh	r2, [r3, #0]
 800a8ea:	e028      	b.n	800a93e <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800a8ec:	4b18      	ldr	r3, [pc, #96]	@ (800a950 <USBD_MSC_Init+0x118>)
 800a8ee:	7819      	ldrb	r1, [r3, #0]
 800a8f0:	2340      	movs	r3, #64	@ 0x40
 800a8f2:	2202      	movs	r2, #2
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f003 ff12 	bl	800e71e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800a8fa:	4b15      	ldr	r3, [pc, #84]	@ (800a950 <USBD_MSC_Init+0x118>)
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	f003 020f 	and.w	r2, r3, #15
 800a902:	6879      	ldr	r1, [r7, #4]
 800a904:	4613      	mov	r3, r2
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	4413      	add	r3, r2
 800a90a:	009b      	lsls	r3, r3, #2
 800a90c:	440b      	add	r3, r1
 800a90e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a912:	2201      	movs	r2, #1
 800a914:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800a916:	4b0f      	ldr	r3, [pc, #60]	@ (800a954 <USBD_MSC_Init+0x11c>)
 800a918:	7819      	ldrb	r1, [r3, #0]
 800a91a:	2340      	movs	r3, #64	@ 0x40
 800a91c:	2202      	movs	r2, #2
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f003 fefd 	bl	800e71e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800a924:	4b0b      	ldr	r3, [pc, #44]	@ (800a954 <USBD_MSC_Init+0x11c>)
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	f003 020f 	and.w	r2, r3, #15
 800a92c:	6879      	ldr	r1, [r7, #4]
 800a92e:	4613      	mov	r3, r2
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	4413      	add	r3, r2
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	440b      	add	r3, r1
 800a938:	3324      	adds	r3, #36	@ 0x24
 800a93a:	2201      	movs	r2, #1
 800a93c:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 fa2c 	bl	800ad9c <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800a944:	2300      	movs	r3, #0
}
 800a946:	4618      	mov	r0, r3
 800a948:	3710      	adds	r7, #16
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	bf00      	nop
 800a950:	24000073 	.word	0x24000073
 800a954:	24000072 	.word	0x24000072

0800a958 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	460b      	mov	r3, r1
 800a962:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800a964:	4b26      	ldr	r3, [pc, #152]	@ (800aa00 <USBD_MSC_DeInit+0xa8>)
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	4619      	mov	r1, r3
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f003 fefd 	bl	800e76a <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800a970:	4b23      	ldr	r3, [pc, #140]	@ (800aa00 <USBD_MSC_DeInit+0xa8>)
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	f003 020f 	and.w	r2, r3, #15
 800a978:	6879      	ldr	r1, [r7, #4]
 800a97a:	4613      	mov	r3, r2
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	4413      	add	r3, r2
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	440b      	add	r3, r1
 800a984:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a988:	2200      	movs	r2, #0
 800a98a:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800a98c:	4b1d      	ldr	r3, [pc, #116]	@ (800aa04 <USBD_MSC_DeInit+0xac>)
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	4619      	mov	r1, r3
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f003 fee9 	bl	800e76a <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800a998:	4b1a      	ldr	r3, [pc, #104]	@ (800aa04 <USBD_MSC_DeInit+0xac>)
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	f003 020f 	and.w	r2, r3, #15
 800a9a0:	6879      	ldr	r1, [r7, #4]
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	4413      	add	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	440b      	add	r3, r1
 800a9ac:	3324      	adds	r3, #36	@ 0x24
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	32b0      	adds	r2, #176	@ 0xb0
 800a9bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d018      	beq.n	800a9f6 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 fa6f 	bl	800aea8 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	32b0      	adds	r2, #176	@ 0xb0
 800a9d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f003 fff1 	bl	800e9c0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	32b0      	adds	r2, #176	@ 0xb0
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a9f6:	2300      	movs	r3, #0
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3708      	adds	r7, #8
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}
 800aa00:	24000073 	.word	0x24000073
 800aa04:	24000072 	.word	0x24000072

0800aa08 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b086      	sub	sp, #24
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
 800aa10:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	32b0      	adds	r2, #176	@ 0xb0
 800aa1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa20:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa22:	2300      	movs	r3, #0
 800aa24:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800aa26:	2300      	movs	r3, #0
 800aa28:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d101      	bne.n	800aa34 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800aa30:	2303      	movs	r3, #3
 800aa32:	e0e1      	b.n	800abf8 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	781b      	ldrb	r3, [r3, #0]
 800aa38:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d053      	beq.n	800aae8 <USBD_MSC_Setup+0xe0>
 800aa40:	2b20      	cmp	r3, #32
 800aa42:	f040 80d1 	bne.w	800abe8 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	785b      	ldrb	r3, [r3, #1]
 800aa4a:	2bfe      	cmp	r3, #254	@ 0xfe
 800aa4c:	d002      	beq.n	800aa54 <USBD_MSC_Setup+0x4c>
 800aa4e:	2bff      	cmp	r3, #255	@ 0xff
 800aa50:	d02a      	beq.n	800aaa8 <USBD_MSC_Setup+0xa0>
 800aa52:	e041      	b.n	800aad8 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	885b      	ldrh	r3, [r3, #2]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d11e      	bne.n	800aa9a <USBD_MSC_Setup+0x92>
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	88db      	ldrh	r3, [r3, #6]
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d11a      	bne.n	800aa9a <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	781b      	ldrb	r3, [r3, #0]
 800aa68:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	da15      	bge.n	800aa9a <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	33b0      	adds	r3, #176	@ 0xb0
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	4413      	add	r3, r2
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	699b      	ldr	r3, [r3, #24]
 800aa80:	4798      	blx	r3
 800aa82:	4603      	mov	r3, r0
 800aa84:	461a      	mov	r2, r3
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	4619      	mov	r1, r3
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f003 fa17 	bl	800dec4 <USBD_CtlSendData>
 800aa96:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aa98:	e025      	b.n	800aae6 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800aa9a:	6839      	ldr	r1, [r7, #0]
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f003 f994 	bl	800ddca <USBD_CtlError>
            ret = USBD_FAIL;
 800aaa2:	2303      	movs	r3, #3
 800aaa4:	75fb      	strb	r3, [r7, #23]
          break;
 800aaa6:	e01e      	b.n	800aae6 <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	885b      	ldrh	r3, [r3, #2]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10c      	bne.n	800aaca <USBD_MSC_Setup+0xc2>
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	88db      	ldrh	r3, [r3, #6]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d108      	bne.n	800aaca <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	db03      	blt.n	800aaca <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f9bc 	bl	800ae40 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aac8:	e00d      	b.n	800aae6 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800aaca:	6839      	ldr	r1, [r7, #0]
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f003 f97c 	bl	800ddca <USBD_CtlError>
            ret = USBD_FAIL;
 800aad2:	2303      	movs	r3, #3
 800aad4:	75fb      	strb	r3, [r7, #23]
          break;
 800aad6:	e006      	b.n	800aae6 <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 800aad8:	6839      	ldr	r1, [r7, #0]
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f003 f975 	bl	800ddca <USBD_CtlError>
          ret = USBD_FAIL;
 800aae0:	2303      	movs	r3, #3
 800aae2:	75fb      	strb	r3, [r7, #23]
          break;
 800aae4:	bf00      	nop
      }
      break;
 800aae6:	e086      	b.n	800abf6 <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	785b      	ldrb	r3, [r3, #1]
 800aaec:	2b0b      	cmp	r3, #11
 800aaee:	d872      	bhi.n	800abd6 <USBD_MSC_Setup+0x1ce>
 800aaf0:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf8 <USBD_MSC_Setup+0xf0>)
 800aaf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf6:	bf00      	nop
 800aaf8:	0800ab29 	.word	0x0800ab29
 800aafc:	0800aba5 	.word	0x0800aba5
 800ab00:	0800abd7 	.word	0x0800abd7
 800ab04:	0800abd7 	.word	0x0800abd7
 800ab08:	0800abd7 	.word	0x0800abd7
 800ab0c:	0800abd7 	.word	0x0800abd7
 800ab10:	0800abd7 	.word	0x0800abd7
 800ab14:	0800abd7 	.word	0x0800abd7
 800ab18:	0800abd7 	.word	0x0800abd7
 800ab1c:	0800abd7 	.word	0x0800abd7
 800ab20:	0800ab53 	.word	0x0800ab53
 800ab24:	0800ab7d 	.word	0x0800ab7d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	2b03      	cmp	r3, #3
 800ab32:	d107      	bne.n	800ab44 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ab34:	f107 030e 	add.w	r3, r7, #14
 800ab38:	2202      	movs	r2, #2
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f003 f9c1 	bl	800dec4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab42:	e050      	b.n	800abe6 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800ab44:	6839      	ldr	r1, [r7, #0]
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f003 f93f 	bl	800ddca <USBD_CtlError>
            ret = USBD_FAIL;
 800ab4c:	2303      	movs	r3, #3
 800ab4e:	75fb      	strb	r3, [r7, #23]
          break;
 800ab50:	e049      	b.n	800abe6 <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d107      	bne.n	800ab6e <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	3304      	adds	r3, #4
 800ab62:	2201      	movs	r2, #1
 800ab64:	4619      	mov	r1, r3
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f003 f9ac 	bl	800dec4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab6c:	e03b      	b.n	800abe6 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800ab6e:	6839      	ldr	r1, [r7, #0]
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f003 f92a 	bl	800ddca <USBD_CtlError>
            ret = USBD_FAIL;
 800ab76:	2303      	movs	r3, #3
 800ab78:	75fb      	strb	r3, [r7, #23]
          break;
 800ab7a:	e034      	b.n	800abe6 <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	2b03      	cmp	r3, #3
 800ab86:	d106      	bne.n	800ab96 <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	885b      	ldrh	r3, [r3, #2]
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	461a      	mov	r2, r3
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab94:	e027      	b.n	800abe6 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800ab96:	6839      	ldr	r1, [r7, #0]
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f003 f916 	bl	800ddca <USBD_CtlError>
            ret = USBD_FAIL;
 800ab9e:	2303      	movs	r3, #3
 800aba0:	75fb      	strb	r3, [r7, #23]
          break;
 800aba2:	e020      	b.n	800abe6 <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	2b03      	cmp	r3, #3
 800abae:	d119      	bne.n	800abe4 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	885b      	ldrh	r3, [r3, #2]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d115      	bne.n	800abe4 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	889b      	ldrh	r3, [r3, #4]
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	4619      	mov	r1, r3
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f003 fdf1 	bl	800e7a8 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	889b      	ldrh	r3, [r3, #4]
 800abca:	b2db      	uxtb	r3, r3
 800abcc:	4619      	mov	r1, r3
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 fb54 	bl	800b27c <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800abd4:	e006      	b.n	800abe4 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 800abd6:	6839      	ldr	r1, [r7, #0]
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f003 f8f6 	bl	800ddca <USBD_CtlError>
          ret = USBD_FAIL;
 800abde:	2303      	movs	r3, #3
 800abe0:	75fb      	strb	r3, [r7, #23]
          break;
 800abe2:	e000      	b.n	800abe6 <USBD_MSC_Setup+0x1de>
          break;
 800abe4:	bf00      	nop
      }
      break;
 800abe6:	e006      	b.n	800abf6 <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 800abe8:	6839      	ldr	r1, [r7, #0]
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f003 f8ed 	bl	800ddca <USBD_CtlError>
      ret = USBD_FAIL;
 800abf0:	2303      	movs	r3, #3
 800abf2:	75fb      	strb	r3, [r7, #23]
      break;
 800abf4:	bf00      	nop
  }

  return (uint8_t)ret;
 800abf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3718      	adds	r7, #24
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
 800ac08:	460b      	mov	r3, r1
 800ac0a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800ac0c:	78fb      	ldrb	r3, [r7, #3]
 800ac0e:	4619      	mov	r1, r3
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 f961 	bl	800aed8 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800ac16:	2300      	movs	r3, #0
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3708      	adds	r7, #8
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	460b      	mov	r3, r1
 800ac2a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800ac2c:	78fb      	ldrb	r3, [r7, #3]
 800ac2e:	4619      	mov	r1, r3
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f000 f98d 	bl	800af50 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800ac36:	2300      	movs	r3, #0
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3708      	adds	r7, #8
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800ac48:	2181      	movs	r1, #129	@ 0x81
 800ac4a:	4812      	ldr	r0, [pc, #72]	@ (800ac94 <USBD_MSC_GetHSCfgDesc+0x54>)
 800ac4c:	f002 fa86 	bl	800d15c <USBD_GetEpDesc>
 800ac50:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800ac52:	2101      	movs	r1, #1
 800ac54:	480f      	ldr	r0, [pc, #60]	@ (800ac94 <USBD_MSC_GetHSCfgDesc+0x54>)
 800ac56:	f002 fa81 	bl	800d15c <USBD_GetEpDesc>
 800ac5a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d006      	beq.n	800ac70 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	711a      	strb	r2, [r3, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f042 0202 	orr.w	r2, r2, #2
 800ac6e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d006      	beq.n	800ac84 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	711a      	strb	r2, [r3, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f042 0202 	orr.w	r2, r2, #2
 800ac82:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2220      	movs	r2, #32
 800ac88:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ac8a:	4b02      	ldr	r3, [pc, #8]	@ (800ac94 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3710      	adds	r7, #16
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}
 800ac94:	24000048 	.word	0x24000048

0800ac98 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800aca0:	2181      	movs	r1, #129	@ 0x81
 800aca2:	4812      	ldr	r0, [pc, #72]	@ (800acec <USBD_MSC_GetFSCfgDesc+0x54>)
 800aca4:	f002 fa5a 	bl	800d15c <USBD_GetEpDesc>
 800aca8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800acaa:	2101      	movs	r1, #1
 800acac:	480f      	ldr	r0, [pc, #60]	@ (800acec <USBD_MSC_GetFSCfgDesc+0x54>)
 800acae:	f002 fa55 	bl	800d15c <USBD_GetEpDesc>
 800acb2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d006      	beq.n	800acc8 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2200      	movs	r2, #0
 800acbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acc2:	711a      	strb	r2, [r3, #4]
 800acc4:	2200      	movs	r2, #0
 800acc6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d006      	beq.n	800acdc <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	2200      	movs	r2, #0
 800acd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acd6:	711a      	strb	r2, [r3, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2220      	movs	r2, #32
 800ace0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ace2:	4b02      	ldr	r3, [pc, #8]	@ (800acec <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	24000048 	.word	0x24000048

0800acf0 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800acf8:	2181      	movs	r1, #129	@ 0x81
 800acfa:	4812      	ldr	r0, [pc, #72]	@ (800ad44 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800acfc:	f002 fa2e 	bl	800d15c <USBD_GetEpDesc>
 800ad00:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800ad02:	2101      	movs	r1, #1
 800ad04:	480f      	ldr	r0, [pc, #60]	@ (800ad44 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800ad06:	f002 fa29 	bl	800d15c <USBD_GetEpDesc>
 800ad0a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d006      	beq.n	800ad20 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ad1a:	711a      	strb	r2, [r3, #4]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d006      	beq.n	800ad34 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ad2e:	711a      	strb	r2, [r3, #4]
 800ad30:	2200      	movs	r2, #0
 800ad32:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2220      	movs	r2, #32
 800ad38:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800ad3a:	4b02      	ldr	r3, [pc, #8]	@ (800ad44 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3710      	adds	r7, #16
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	24000048 	.word	0x24000048

0800ad48 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	220a      	movs	r2, #10
 800ad54:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800ad56:	4b03      	ldr	r3, [pc, #12]	@ (800ad64 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	370c      	adds	r7, #12
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr
 800ad64:	24000068 	.word	0x24000068

0800ad68 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b083      	sub	sp, #12
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d101      	bne.n	800ad7c <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ad78:	2303      	movs	r3, #3
 800ad7a:	e009      	b.n	800ad90 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad82:	687a      	ldr	r2, [r7, #4]
 800ad84:	33b0      	adds	r3, #176	@ 0xb0
 800ad86:	009b      	lsls	r3, r3, #2
 800ad88:	4413      	add	r3, r2
 800ad8a:	683a      	ldr	r2, [r7, #0]
 800ad8c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ad8e:	2300      	movs	r3, #0
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	370c      	adds	r7, #12
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr

0800ad9c <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	32b0      	adds	r2, #176	@ 0xb0
 800adae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adb2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d039      	beq.n	800ae2e <MSC_BOT_Init+0x92>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2200      	movs	r2, #0
 800adbe:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2200      	movs	r2, #0
 800adc4:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adcc:	2200      	movs	r2, #0
 800adce:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  hmsc->scsi_sense_head = 0U;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800add8:	2200      	movs	r2, #0
 800adda:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ade4:	2200      	movs	r2, #0
 800ade6:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	33b0      	adds	r3, #176	@ 0xb0
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	4413      	add	r3, r2
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2000      	movs	r0, #0
 800adfe:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800ae00:	4b0d      	ldr	r3, [pc, #52]	@ (800ae38 <MSC_BOT_Init+0x9c>)
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f003 fcce 	bl	800e7a8 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800ae0c:	4b0b      	ldr	r3, [pc, #44]	@ (800ae3c <MSC_BOT_Init+0xa0>)
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	4619      	mov	r1, r3
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f003 fcc8 	bl	800e7a8 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ae18:	4b07      	ldr	r3, [pc, #28]	@ (800ae38 <MSC_BOT_Init+0x9c>)
 800ae1a:	7819      	ldrb	r1, [r3, #0]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	f241 0210 	movw	r2, #4112	@ 0x1010
 800ae22:	441a      	add	r2, r3
 800ae24:	231f      	movs	r3, #31
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f003 fd87 	bl	800e93a <USBD_LL_PrepareReceive>
 800ae2c:	e000      	b.n	800ae30 <MSC_BOT_Init+0x94>
    return;
 800ae2e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	24000073 	.word	0x24000073
 800ae3c:	24000072 	.word	0x24000072

0800ae40 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	32b0      	adds	r2, #176	@ 0xb0
 800ae52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae56:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d01c      	beq.n	800ae98 <MSC_BOT_Reset+0x58>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	2200      	movs	r2, #0
 800ae62:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	2201      	movs	r2, #1
 800ae68:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800ae6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aea0 <MSC_BOT_Reset+0x60>)
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	4619      	mov	r1, r3
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f003 fcd7 	bl	800e824 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800ae76:	4b0b      	ldr	r3, [pc, #44]	@ (800aea4 <MSC_BOT_Reset+0x64>)
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	4619      	mov	r1, r3
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f003 fcd1 	bl	800e824 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800ae82:	4b08      	ldr	r3, [pc, #32]	@ (800aea4 <MSC_BOT_Reset+0x64>)
 800ae84:	7819      	ldrb	r1, [r3, #0]
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	f241 0210 	movw	r2, #4112	@ 0x1010
 800ae8c:	441a      	add	r2, r3
 800ae8e:	231f      	movs	r3, #31
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f003 fd52 	bl	800e93a <USBD_LL_PrepareReceive>
 800ae96:	e000      	b.n	800ae9a <MSC_BOT_Reset+0x5a>
    return;
 800ae98:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800ae9a:	3710      	adds	r7, #16
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	24000072 	.word	0x24000072
 800aea4:	24000073 	.word	0x24000073

0800aea8 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b085      	sub	sp, #20
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	32b0      	adds	r2, #176	@ 0xb0
 800aeba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aebe:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d002      	beq.n	800aecc <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2200      	movs	r2, #0
 800aeca:	721a      	strb	r2, [r3, #8]
  }
}
 800aecc:	bf00      	nop
 800aece:	3714      	adds	r7, #20
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr

0800aed8 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	460b      	mov	r3, r1
 800aee2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	32b0      	adds	r2, #176	@ 0xb0
 800aeee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aef2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d022      	beq.n	800af40 <MSC_BOT_DataIn+0x68>
  {
    return;
  }

  switch (hmsc->bot_state)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	7a1b      	ldrb	r3, [r3, #8]
 800aefe:	2b02      	cmp	r3, #2
 800af00:	d005      	beq.n	800af0e <MSC_BOT_DataIn+0x36>
 800af02:	2b02      	cmp	r3, #2
 800af04:	db1e      	blt.n	800af44 <MSC_BOT_DataIn+0x6c>
 800af06:	3b03      	subs	r3, #3
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d81b      	bhi.n	800af44 <MSC_BOT_DataIn+0x6c>
 800af0c:	e013      	b.n	800af36 <MSC_BOT_DataIn+0x5e>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af14:	7f59      	ldrb	r1, [r3, #29]
 800af16:	68fa      	ldr	r2, [r7, #12]
 800af18:	f241 031f 	movw	r3, #4127	@ 0x101f
 800af1c:	4413      	add	r3, r2
 800af1e:	461a      	mov	r2, r3
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f000 f9e5 	bl	800b2f0 <SCSI_ProcessCmd>
 800af26:	4603      	mov	r3, r0
 800af28:	2b00      	cmp	r3, #0
 800af2a:	da0d      	bge.n	800af48 <MSC_BOT_DataIn+0x70>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800af2c:	2101      	movs	r1, #1
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 f920 	bl	800b174 <MSC_BOT_SendCSW>
      }
      break;
 800af34:	e008      	b.n	800af48 <MSC_BOT_DataIn+0x70>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800af36:	2100      	movs	r1, #0
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 f91b 	bl	800b174 <MSC_BOT_SendCSW>
      break;
 800af3e:	e004      	b.n	800af4a <MSC_BOT_DataIn+0x72>
    return;
 800af40:	bf00      	nop
 800af42:	e002      	b.n	800af4a <MSC_BOT_DataIn+0x72>

    default:
      break;
 800af44:	bf00      	nop
 800af46:	e000      	b.n	800af4a <MSC_BOT_DataIn+0x72>
      break;
 800af48:	bf00      	nop
  }
}
 800af4a:	3710      	adds	r7, #16
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	460b      	mov	r3, r1
 800af5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	32b0      	adds	r2, #176	@ 0xb0
 800af66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af6a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d01e      	beq.n	800afb0 <MSC_BOT_DataOut+0x60>
  {
    return;
  }

  switch (hmsc->bot_state)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	7a1b      	ldrb	r3, [r3, #8]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d002      	beq.n	800af80 <MSC_BOT_DataOut+0x30>
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d004      	beq.n	800af88 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800af7e:	e01a      	b.n	800afb6 <MSC_BOT_DataOut+0x66>
      MSC_BOT_CBW_Decode(pdev);
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f000 f81b 	bl	800afbc <MSC_BOT_CBW_Decode>
      break;
 800af86:	e016      	b.n	800afb6 <MSC_BOT_DataOut+0x66>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af8e:	7f59      	ldrb	r1, [r3, #29]
 800af90:	68fa      	ldr	r2, [r7, #12]
 800af92:	f241 031f 	movw	r3, #4127	@ 0x101f
 800af96:	4413      	add	r3, r2
 800af98:	461a      	mov	r2, r3
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 f9a8 	bl	800b2f0 <SCSI_ProcessCmd>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	da06      	bge.n	800afb4 <MSC_BOT_DataOut+0x64>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800afa6:	2101      	movs	r1, #1
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f000 f8e3 	bl	800b174 <MSC_BOT_SendCSW>
      break;
 800afae:	e001      	b.n	800afb4 <MSC_BOT_DataOut+0x64>
    return;
 800afb0:	bf00      	nop
 800afb2:	e000      	b.n	800afb6 <MSC_BOT_DataOut+0x66>
      break;
 800afb4:	bf00      	nop
  }
}
 800afb6:	3710      	adds	r7, #16
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}

0800afbc <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	32b0      	adds	r2, #176	@ 0xb0
 800afce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afd2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	f000 8085 	beq.w	800b0e6 <MSC_BOT_CBW_Decode+0x12a>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afe2:	695b      	ldr	r3, [r3, #20]
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800afea:	6353      	str	r3, [r2, #52]	@ 0x34
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aff2:	699b      	ldr	r3, [r3, #24]
 800aff4:	68fa      	ldr	r2, [r7, #12]
 800aff6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800affa:	6393      	str	r3, [r2, #56]	@ 0x38

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800affc:	4b3d      	ldr	r3, [pc, #244]	@ (800b0f4 <MSC_BOT_CBW_Decode+0x138>)
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	4619      	mov	r1, r3
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f003 fcba 	bl	800e97c <USBD_LL_GetRxDataSize>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b1f      	cmp	r3, #31
 800b00c:	d118      	bne.n	800b040 <MSC_BOT_CBW_Decode+0x84>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b014:	691b      	ldr	r3, [r3, #16]
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800b016:	4a38      	ldr	r2, [pc, #224]	@ (800b0f8 <MSC_BOT_CBW_Decode+0x13c>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d111      	bne.n	800b040 <MSC_BOT_CBW_Decode+0x84>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b022:	7f5b      	ldrb	r3, [r3, #29]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800b024:	2b01      	cmp	r3, #1
 800b026:	d80b      	bhi.n	800b040 <MSC_BOT_CBW_Decode+0x84>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b02e:	7f9b      	ldrb	r3, [r3, #30]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d005      	beq.n	800b040 <MSC_BOT_CBW_Decode+0x84>
      (hmsc->cbw.bCBLength > 16U))
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b03a:	7f9b      	ldrb	r3, [r3, #30]
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800b03c:	2b10      	cmp	r3, #16
 800b03e:	d90f      	bls.n	800b060 <MSC_BOT_CBW_Decode+0xa4>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b046:	7f59      	ldrb	r1, [r3, #29]
 800b048:	2320      	movs	r3, #32
 800b04a:	2205      	movs	r2, #5
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f000 fea7 	bl	800bda0 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	2202      	movs	r2, #2
 800b056:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 f8cb 	bl	800b1f4 <MSC_BOT_Abort>
 800b05e:	e045      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b066:	7f59      	ldrb	r1, [r3, #29]
 800b068:	68fa      	ldr	r2, [r7, #12]
 800b06a:	f241 031f 	movw	r3, #4127	@ 0x101f
 800b06e:	4413      	add	r3, r2
 800b070:	461a      	mov	r2, r3
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f000 f93c 	bl	800b2f0 <SCSI_ProcessCmd>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	da0c      	bge.n	800b098 <MSC_BOT_CBW_Decode+0xdc>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	7a1b      	ldrb	r3, [r3, #8]
 800b082:	2b05      	cmp	r3, #5
 800b084:	d104      	bne.n	800b090 <MSC_BOT_CBW_Decode+0xd4>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800b086:	2101      	movs	r1, #1
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f000 f873 	bl	800b174 <MSC_BOT_SendCSW>
 800b08e:	e02d      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f000 f8af 	bl	800b1f4 <MSC_BOT_Abort>
 800b096:	e029      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	7a1b      	ldrb	r3, [r3, #8]
 800b09c:	2b02      	cmp	r3, #2
 800b09e:	d024      	beq.n	800b0ea <MSC_BOT_CBW_Decode+0x12e>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d020      	beq.n	800b0ea <MSC_BOT_CBW_Decode+0x12e>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800b0ac:	2b03      	cmp	r3, #3
 800b0ae:	d01c      	beq.n	800b0ea <MSC_BOT_CBW_Decode+0x12e>
    {
      if (hmsc->bot_data_length > 0U)
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d009      	beq.n	800b0cc <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f103 0110 	add.w	r1, r3, #16
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	f000 f819 	bl	800b0fc <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800b0ca:	e00f      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
      }
      else if (hmsc->bot_data_length == 0U)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d104      	bne.n	800b0de <MSC_BOT_CBW_Decode+0x122>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f000 f84c 	bl	800b174 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800b0dc:	e006      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 f888 	bl	800b1f4 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800b0e4:	e002      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
    return;
 800b0e6:	bf00      	nop
 800b0e8:	e000      	b.n	800b0ec <MSC_BOT_CBW_Decode+0x130>
      }
    }
    else
    {
      return;
 800b0ea:	bf00      	nop
    }
  }
}
 800b0ec:	3710      	adds	r7, #16
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	24000073 	.word	0x24000073
 800b0f8:	43425355 	.word	0x43425355

0800b0fc <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b086      	sub	sp, #24
 800b100:	af00      	add	r7, sp, #0
 800b102:	60f8      	str	r0, [r7, #12]
 800b104:	60b9      	str	r1, [r7, #8]
 800b106:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	32b0      	adds	r2, #176	@ 0xb0
 800b112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b116:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d023      	beq.n	800b166 <MSC_BOT_SendData+0x6a>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b124:	699b      	ldr	r3, [r3, #24]
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	4293      	cmp	r3, r2
 800b12a:	bf28      	it	cs
 800b12c:	4613      	movcs	r3, r2
 800b12e:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b136:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	1ad3      	subs	r3, r2, r3
 800b13c:	697a      	ldr	r2, [r7, #20]
 800b13e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800b142:	6393      	str	r3, [r2, #56]	@ 0x38
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b14a:	2200      	movs	r2, #0
 800b14c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	2204      	movs	r2, #4
 800b154:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800b156:	4b06      	ldr	r3, [pc, #24]	@ (800b170 <MSC_BOT_SendData+0x74>)
 800b158:	7819      	ldrb	r1, [r3, #0]
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	68ba      	ldr	r2, [r7, #8]
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	f003 fbca 	bl	800e8f8 <USBD_LL_Transmit>
 800b164:	e000      	b.n	800b168 <MSC_BOT_SendData+0x6c>
    return;
 800b166:	bf00      	nop
}
 800b168:	3718      	adds	r7, #24
 800b16a:	46bd      	mov	sp, r7
 800b16c:	bd80      	pop	{r7, pc}
 800b16e:	bf00      	nop
 800b170:	24000072 	.word	0x24000072

0800b174 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	460b      	mov	r3, r1
 800b17e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	32b0      	adds	r2, #176	@ 0xb0
 800b18a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b18e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d024      	beq.n	800b1e0 <MSC_BOT_SendCSW+0x6c>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b19c:	461a      	mov	r2, r3
 800b19e:	4b12      	ldr	r3, [pc, #72]	@ (800b1e8 <MSC_BOT_SendCSW+0x74>)
 800b1a0:	6313      	str	r3, [r2, #48]	@ 0x30
  hmsc->csw.bStatus = CSW_Status;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	78fb      	ldrb	r3, [r7, #3]
 800b1ac:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  hmsc->bot_state = USBD_BOT_IDLE;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800b1b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b1ec <MSC_BOT_SendCSW+0x78>)
 800b1b8:	7819      	ldrb	r1, [r3, #0]
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	f241 0230 	movw	r2, #4144	@ 0x1030
 800b1c0:	441a      	add	r2, r3
 800b1c2:	230d      	movs	r3, #13
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f003 fb97 	bl	800e8f8 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800b1ca:	4b09      	ldr	r3, [pc, #36]	@ (800b1f0 <MSC_BOT_SendCSW+0x7c>)
 800b1cc:	7819      	ldrb	r1, [r3, #0]
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f241 0210 	movw	r2, #4112	@ 0x1010
 800b1d4:	441a      	add	r2, r3
 800b1d6:	231f      	movs	r3, #31
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f003 fbae 	bl	800e93a <USBD_LL_PrepareReceive>
 800b1de:	e000      	b.n	800b1e2 <MSC_BOT_SendCSW+0x6e>
    return;
 800b1e0:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	53425355 	.word	0x53425355
 800b1ec:	24000072 	.word	0x24000072
 800b1f0:	24000073 	.word	0x24000073

0800b1f4 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b084      	sub	sp, #16
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	32b0      	adds	r2, #176	@ 0xb0
 800b206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b20a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d02c      	beq.n	800b26c <MSC_BOT_Abort+0x78>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b218:	7f1b      	ldrb	r3, [r3, #28]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d10f      	bne.n	800b23e <MSC_BOT_Abort+0x4a>
      (hmsc->cbw.dDataLength != 0U) &&
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b224:	699b      	ldr	r3, [r3, #24]
  if ((hmsc->cbw.bmFlags == 0U) &&
 800b226:	2b00      	cmp	r3, #0
 800b228:	d009      	beq.n	800b23e <MSC_BOT_Abort+0x4a>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d105      	bne.n	800b23e <MSC_BOT_Abort+0x4a>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800b232:	4b10      	ldr	r3, [pc, #64]	@ (800b274 <MSC_BOT_Abort+0x80>)
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	4619      	mov	r1, r3
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f003 fad4 	bl	800e7e6 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800b23e:	4b0e      	ldr	r3, [pc, #56]	@ (800b278 <MSC_BOT_Abort+0x84>)
 800b240:	781b      	ldrb	r3, [r3, #0]
 800b242:	4619      	mov	r1, r3
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f003 face 	bl	800e7e6 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	7a5b      	ldrb	r3, [r3, #9]
 800b24e:	2b02      	cmp	r3, #2
 800b250:	d10d      	bne.n	800b26e <MSC_BOT_Abort+0x7a>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800b252:	4b09      	ldr	r3, [pc, #36]	@ (800b278 <MSC_BOT_Abort+0x84>)
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	4619      	mov	r1, r3
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f003 fac4 	bl	800e7e6 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800b25e:	4b05      	ldr	r3, [pc, #20]	@ (800b274 <MSC_BOT_Abort+0x80>)
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	4619      	mov	r1, r3
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f003 fabe 	bl	800e7e6 <USBD_LL_StallEP>
 800b26a:	e000      	b.n	800b26e <MSC_BOT_Abort+0x7a>
    return;
 800b26c:	bf00      	nop
  }
}
 800b26e:	3710      	adds	r7, #16
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}
 800b274:	24000073 	.word	0x24000073
 800b278:	24000072 	.word	0x24000072

0800b27c <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	460b      	mov	r3, r1
 800b286:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	32b0      	adds	r2, #176	@ 0xb0
 800b292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b296:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d01d      	beq.n	800b2da <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	7a5b      	ldrb	r3, [r3, #9]
 800b2a2:	2b02      	cmp	r3, #2
 800b2a4:	d10c      	bne.n	800b2c0 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800b2a6:	4b10      	ldr	r3, [pc, #64]	@ (800b2e8 <MSC_BOT_CplClrFeature+0x6c>)
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	4619      	mov	r1, r3
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f003 fa9a 	bl	800e7e6 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800b2b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b2ec <MSC_BOT_CplClrFeature+0x70>)
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f003 fa94 	bl	800e7e6 <USBD_LL_StallEP>
 800b2be:	e00f      	b.n	800b2e0 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800b2c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	da0a      	bge.n	800b2de <MSC_BOT_CplClrFeature+0x62>
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	7a5b      	ldrb	r3, [r3, #9]
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d006      	beq.n	800b2de <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800b2d0:	2101      	movs	r1, #1
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f7ff ff4e 	bl	800b174 <MSC_BOT_SendCSW>
 800b2d8:	e002      	b.n	800b2e0 <MSC_BOT_CplClrFeature+0x64>
    return;
 800b2da:	bf00      	nop
 800b2dc:	e000      	b.n	800b2e0 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800b2de:	bf00      	nop
  }
}
 800b2e0:	3710      	adds	r7, #16
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	24000072 	.word	0x24000072
 800b2ec:	24000073 	.word	0x24000073

0800b2f0 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b086      	sub	sp, #24
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	60f8      	str	r0, [r7, #12]
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	607a      	str	r2, [r7, #4]
 800b2fc:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	32b0      	adds	r2, #176	@ 0xb0
 800b308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b30c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d102      	bne.n	800b31a <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800b314:	f04f 33ff 	mov.w	r3, #4294967295
 800b318:	e168      	b.n	800b5ec <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	781b      	ldrb	r3, [r3, #0]
 800b31e:	2baa      	cmp	r3, #170	@ 0xaa
 800b320:	f000 8144 	beq.w	800b5ac <SCSI_ProcessCmd+0x2bc>
 800b324:	2baa      	cmp	r3, #170	@ 0xaa
 800b326:	f300 8153 	bgt.w	800b5d0 <SCSI_ProcessCmd+0x2e0>
 800b32a:	2ba8      	cmp	r3, #168	@ 0xa8
 800b32c:	f000 812c 	beq.w	800b588 <SCSI_ProcessCmd+0x298>
 800b330:	2ba8      	cmp	r3, #168	@ 0xa8
 800b332:	f300 814d 	bgt.w	800b5d0 <SCSI_ProcessCmd+0x2e0>
 800b336:	2b5a      	cmp	r3, #90	@ 0x5a
 800b338:	f300 80c0 	bgt.w	800b4bc <SCSI_ProcessCmd+0x1cc>
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	f2c0 8147 	blt.w	800b5d0 <SCSI_ProcessCmd+0x2e0>
 800b342:	2b5a      	cmp	r3, #90	@ 0x5a
 800b344:	f200 8144 	bhi.w	800b5d0 <SCSI_ProcessCmd+0x2e0>
 800b348:	a201      	add	r2, pc, #4	@ (adr r2, 800b350 <SCSI_ProcessCmd+0x60>)
 800b34a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34e:	bf00      	nop
 800b350:	0800b4c3 	.word	0x0800b4c3
 800b354:	0800b5d1 	.word	0x0800b5d1
 800b358:	0800b5d1 	.word	0x0800b5d1
 800b35c:	0800b4d5 	.word	0x0800b4d5
 800b360:	0800b5d1 	.word	0x0800b5d1
 800b364:	0800b5d1 	.word	0x0800b5d1
 800b368:	0800b5d1 	.word	0x0800b5d1
 800b36c:	0800b5d1 	.word	0x0800b5d1
 800b370:	0800b5d1 	.word	0x0800b5d1
 800b374:	0800b5d1 	.word	0x0800b5d1
 800b378:	0800b5d1 	.word	0x0800b5d1
 800b37c:	0800b5d1 	.word	0x0800b5d1
 800b380:	0800b5d1 	.word	0x0800b5d1
 800b384:	0800b5d1 	.word	0x0800b5d1
 800b388:	0800b5d1 	.word	0x0800b5d1
 800b38c:	0800b5d1 	.word	0x0800b5d1
 800b390:	0800b5d1 	.word	0x0800b5d1
 800b394:	0800b5d1 	.word	0x0800b5d1
 800b398:	0800b4e7 	.word	0x0800b4e7
 800b39c:	0800b5d1 	.word	0x0800b5d1
 800b3a0:	0800b5d1 	.word	0x0800b5d1
 800b3a4:	0800b5d1 	.word	0x0800b5d1
 800b3a8:	0800b5d1 	.word	0x0800b5d1
 800b3ac:	0800b5d1 	.word	0x0800b5d1
 800b3b0:	0800b5d1 	.word	0x0800b5d1
 800b3b4:	0800b5d1 	.word	0x0800b5d1
 800b3b8:	0800b51d 	.word	0x0800b51d
 800b3bc:	0800b4f9 	.word	0x0800b4f9
 800b3c0:	0800b5d1 	.word	0x0800b5d1
 800b3c4:	0800b5d1 	.word	0x0800b5d1
 800b3c8:	0800b50b 	.word	0x0800b50b
 800b3cc:	0800b5d1 	.word	0x0800b5d1
 800b3d0:	0800b5d1 	.word	0x0800b5d1
 800b3d4:	0800b5d1 	.word	0x0800b5d1
 800b3d8:	0800b5d1 	.word	0x0800b5d1
 800b3dc:	0800b541 	.word	0x0800b541
 800b3e0:	0800b5d1 	.word	0x0800b5d1
 800b3e4:	0800b553 	.word	0x0800b553
 800b3e8:	0800b5d1 	.word	0x0800b5d1
 800b3ec:	0800b5d1 	.word	0x0800b5d1
 800b3f0:	0800b577 	.word	0x0800b577
 800b3f4:	0800b5d1 	.word	0x0800b5d1
 800b3f8:	0800b59b 	.word	0x0800b59b
 800b3fc:	0800b5d1 	.word	0x0800b5d1
 800b400:	0800b5d1 	.word	0x0800b5d1
 800b404:	0800b5d1 	.word	0x0800b5d1
 800b408:	0800b5d1 	.word	0x0800b5d1
 800b40c:	0800b5bf 	.word	0x0800b5bf
 800b410:	0800b5d1 	.word	0x0800b5d1
 800b414:	0800b5d1 	.word	0x0800b5d1
 800b418:	0800b5d1 	.word	0x0800b5d1
 800b41c:	0800b5d1 	.word	0x0800b5d1
 800b420:	0800b5d1 	.word	0x0800b5d1
 800b424:	0800b5d1 	.word	0x0800b5d1
 800b428:	0800b5d1 	.word	0x0800b5d1
 800b42c:	0800b5d1 	.word	0x0800b5d1
 800b430:	0800b5d1 	.word	0x0800b5d1
 800b434:	0800b5d1 	.word	0x0800b5d1
 800b438:	0800b5d1 	.word	0x0800b5d1
 800b43c:	0800b5d1 	.word	0x0800b5d1
 800b440:	0800b5d1 	.word	0x0800b5d1
 800b444:	0800b5d1 	.word	0x0800b5d1
 800b448:	0800b5d1 	.word	0x0800b5d1
 800b44c:	0800b5d1 	.word	0x0800b5d1
 800b450:	0800b5d1 	.word	0x0800b5d1
 800b454:	0800b5d1 	.word	0x0800b5d1
 800b458:	0800b5d1 	.word	0x0800b5d1
 800b45c:	0800b5d1 	.word	0x0800b5d1
 800b460:	0800b5d1 	.word	0x0800b5d1
 800b464:	0800b5d1 	.word	0x0800b5d1
 800b468:	0800b5d1 	.word	0x0800b5d1
 800b46c:	0800b5d1 	.word	0x0800b5d1
 800b470:	0800b5d1 	.word	0x0800b5d1
 800b474:	0800b5d1 	.word	0x0800b5d1
 800b478:	0800b5d1 	.word	0x0800b5d1
 800b47c:	0800b5d1 	.word	0x0800b5d1
 800b480:	0800b5d1 	.word	0x0800b5d1
 800b484:	0800b5d1 	.word	0x0800b5d1
 800b488:	0800b5d1 	.word	0x0800b5d1
 800b48c:	0800b5d1 	.word	0x0800b5d1
 800b490:	0800b5d1 	.word	0x0800b5d1
 800b494:	0800b5d1 	.word	0x0800b5d1
 800b498:	0800b5d1 	.word	0x0800b5d1
 800b49c:	0800b5d1 	.word	0x0800b5d1
 800b4a0:	0800b5d1 	.word	0x0800b5d1
 800b4a4:	0800b5d1 	.word	0x0800b5d1
 800b4a8:	0800b5d1 	.word	0x0800b5d1
 800b4ac:	0800b5d1 	.word	0x0800b5d1
 800b4b0:	0800b5d1 	.word	0x0800b5d1
 800b4b4:	0800b5d1 	.word	0x0800b5d1
 800b4b8:	0800b52f 	.word	0x0800b52f
 800b4bc:	2b9e      	cmp	r3, #158	@ 0x9e
 800b4be:	d051      	beq.n	800b564 <SCSI_ProcessCmd+0x274>
 800b4c0:	e086      	b.n	800b5d0 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800b4c2:	7afb      	ldrb	r3, [r7, #11]
 800b4c4:	687a      	ldr	r2, [r7, #4]
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	68f8      	ldr	r0, [r7, #12]
 800b4ca:	f000 f893 	bl	800b5f4 <SCSI_TestUnitReady>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	75fb      	strb	r3, [r7, #23]
      break;
 800b4d2:	e089      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800b4d4:	7afb      	ldrb	r3, [r7, #11]
 800b4d6:	687a      	ldr	r2, [r7, #4]
 800b4d8:	4619      	mov	r1, r3
 800b4da:	68f8      	ldr	r0, [r7, #12]
 800b4dc:	f000 fbc6 	bl	800bc6c <SCSI_RequestSense>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	75fb      	strb	r3, [r7, #23]
      break;
 800b4e4:	e080      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800b4e6:	7afb      	ldrb	r3, [r7, #11]
 800b4e8:	687a      	ldr	r2, [r7, #4]
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	68f8      	ldr	r0, [r7, #12]
 800b4ee:	f000 f8df 	bl	800b6b0 <SCSI_Inquiry>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	75fb      	strb	r3, [r7, #23]
      break;
 800b4f6:	e077      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800b4f8:	7afb      	ldrb	r3, [r7, #11]
 800b4fa:	687a      	ldr	r2, [r7, #4]
 800b4fc:	4619      	mov	r1, r3
 800b4fe:	68f8      	ldr	r0, [r7, #12]
 800b500:	f000 fcaa 	bl	800be58 <SCSI_StartStopUnit>
 800b504:	4603      	mov	r3, r0
 800b506:	75fb      	strb	r3, [r7, #23]
      break;
 800b508:	e06e      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800b50a:	7afb      	ldrb	r3, [r7, #11]
 800b50c:	687a      	ldr	r2, [r7, #4]
 800b50e:	4619      	mov	r1, r3
 800b510:	68f8      	ldr	r0, [r7, #12]
 800b512:	f000 fcfe 	bl	800bf12 <SCSI_AllowPreventRemovable>
 800b516:	4603      	mov	r3, r0
 800b518:	75fb      	strb	r3, [r7, #23]
      break;
 800b51a:	e065      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800b51c:	7afb      	ldrb	r3, [r7, #11]
 800b51e:	687a      	ldr	r2, [r7, #4]
 800b520:	4619      	mov	r1, r3
 800b522:	68f8      	ldr	r0, [r7, #12]
 800b524:	f000 fb16 	bl	800bb54 <SCSI_ModeSense6>
 800b528:	4603      	mov	r3, r0
 800b52a:	75fb      	strb	r3, [r7, #23]
      break;
 800b52c:	e05c      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800b52e:	7afb      	ldrb	r3, [r7, #11]
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	4619      	mov	r1, r3
 800b534:	68f8      	ldr	r0, [r7, #12]
 800b536:	f000 fb53 	bl	800bbe0 <SCSI_ModeSense10>
 800b53a:	4603      	mov	r3, r0
 800b53c:	75fb      	strb	r3, [r7, #23]
      break;
 800b53e:	e053      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800b540:	7afb      	ldrb	r3, [r7, #11]
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	4619      	mov	r1, r3
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f000 fa86 	bl	800ba58 <SCSI_ReadFormatCapacity>
 800b54c:	4603      	mov	r3, r0
 800b54e:	75fb      	strb	r3, [r7, #23]
      break;
 800b550:	e04a      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800b552:	7afb      	ldrb	r3, [r7, #11]
 800b554:	687a      	ldr	r2, [r7, #4]
 800b556:	4619      	mov	r1, r3
 800b558:	68f8      	ldr	r0, [r7, #12]
 800b55a:	f000 f929 	bl	800b7b0 <SCSI_ReadCapacity10>
 800b55e:	4603      	mov	r3, r0
 800b560:	75fb      	strb	r3, [r7, #23]
      break;
 800b562:	e041      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800b564:	7afb      	ldrb	r3, [r7, #11]
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	4619      	mov	r1, r3
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f000 f9af 	bl	800b8ce <SCSI_ReadCapacity16>
 800b570:	4603      	mov	r3, r0
 800b572:	75fb      	strb	r3, [r7, #23]
      break;
 800b574:	e038      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800b576:	7afb      	ldrb	r3, [r7, #11]
 800b578:	687a      	ldr	r2, [r7, #4]
 800b57a:	4619      	mov	r1, r3
 800b57c:	68f8      	ldr	r0, [r7, #12]
 800b57e:	f000 fcf9 	bl	800bf74 <SCSI_Read10>
 800b582:	4603      	mov	r3, r0
 800b584:	75fb      	strb	r3, [r7, #23]
      break;
 800b586:	e02f      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800b588:	7afb      	ldrb	r3, [r7, #11]
 800b58a:	687a      	ldr	r2, [r7, #4]
 800b58c:	4619      	mov	r1, r3
 800b58e:	68f8      	ldr	r0, [r7, #12]
 800b590:	f000 fda7 	bl	800c0e2 <SCSI_Read12>
 800b594:	4603      	mov	r3, r0
 800b596:	75fb      	strb	r3, [r7, #23]
      break;
 800b598:	e026      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800b59a:	7afb      	ldrb	r3, [r7, #11]
 800b59c:	687a      	ldr	r2, [r7, #4]
 800b59e:	4619      	mov	r1, r3
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f000 fe5f 	bl	800c264 <SCSI_Write10>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	75fb      	strb	r3, [r7, #23]
      break;
 800b5aa:	e01d      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800b5ac:	7afb      	ldrb	r3, [r7, #11]
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	4619      	mov	r1, r3
 800b5b2:	68f8      	ldr	r0, [r7, #12]
 800b5b4:	f000 ff3a 	bl	800c42c <SCSI_Write12>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	75fb      	strb	r3, [r7, #23]
      break;
 800b5bc:	e014      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800b5be:	7afb      	ldrb	r3, [r7, #11]
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	68f8      	ldr	r0, [r7, #12]
 800b5c6:	f001 f825 	bl	800c614 <SCSI_Verify10>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	75fb      	strb	r3, [r7, #23]
      break;
 800b5ce:	e00b      	b.n	800b5e8 <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800b5d0:	7af9      	ldrb	r1, [r7, #11]
 800b5d2:	2320      	movs	r3, #32
 800b5d4:	2205      	movs	r2, #5
 800b5d6:	68f8      	ldr	r0, [r7, #12]
 800b5d8:	f000 fbe2 	bl	800bda0 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	2202      	movs	r2, #2
 800b5e0:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800b5e2:	23ff      	movs	r3, #255	@ 0xff
 800b5e4:	75fb      	strb	r3, [r7, #23]
      break;
 800b5e6:	bf00      	nop
  }

  return ret;
 800b5e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3718      	adds	r7, #24
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b086      	sub	sp, #24
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60f8      	str	r0, [r7, #12]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	32b0      	adds	r2, #176	@ 0xb0
 800b60c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b610:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d102      	bne.n	800b61e <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800b618:	f04f 33ff 	mov.w	r3, #4294967295
 800b61c:	e043      	b.n	800b6a6 <SCSI_TestUnitReady+0xb2>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b624:	699b      	ldr	r3, [r3, #24]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00b      	beq.n	800b642 <SCSI_TestUnitReady+0x4e>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b630:	7f59      	ldrb	r1, [r3, #29]
 800b632:	2320      	movs	r3, #32
 800b634:	2205      	movs	r2, #5
 800b636:	68f8      	ldr	r0, [r7, #12]
 800b638:	f000 fbb2 	bl	800bda0 <SCSI_SenseCode>

    return -1;
 800b63c:	f04f 33ff 	mov.w	r3, #4294967295
 800b640:	e031      	b.n	800b6a6 <SCSI_TestUnitReady+0xb2>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b648:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800b64c:	2b02      	cmp	r3, #2
 800b64e:	d10b      	bne.n	800b668 <SCSI_TestUnitReady+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b650:	7af9      	ldrb	r1, [r7, #11]
 800b652:	233a      	movs	r3, #58	@ 0x3a
 800b654:	2202      	movs	r2, #2
 800b656:	68f8      	ldr	r0, [r7, #12]
 800b658:	f000 fba2 	bl	800bda0 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	2205      	movs	r2, #5
 800b660:	721a      	strb	r2, [r3, #8]
    return -1;
 800b662:	f04f 33ff 	mov.w	r3, #4294967295
 800b666:	e01e      	b.n	800b6a6 <SCSI_TestUnitReady+0xb2>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b66e:	68fa      	ldr	r2, [r7, #12]
 800b670:	33b0      	adds	r3, #176	@ 0xb0
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	4413      	add	r3, r2
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	7afa      	ldrb	r2, [r7, #11]
 800b67c:	4610      	mov	r0, r2
 800b67e:	4798      	blx	r3
 800b680:	4603      	mov	r3, r0
 800b682:	2b00      	cmp	r3, #0
 800b684:	d00b      	beq.n	800b69e <SCSI_TestUnitReady+0xaa>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b686:	7af9      	ldrb	r1, [r7, #11]
 800b688:	233a      	movs	r3, #58	@ 0x3a
 800b68a:	2202      	movs	r2, #2
 800b68c:	68f8      	ldr	r0, [r7, #12]
 800b68e:	f000 fb87 	bl	800bda0 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	2205      	movs	r2, #5
 800b696:	721a      	strb	r2, [r3, #8]

    return -1;
 800b698:	f04f 33ff 	mov.w	r3, #4294967295
 800b69c:	e003      	b.n	800b6a6 <SCSI_TestUnitReady+0xb2>
  }
  hmsc->bot_data_length = 0U;
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	60da      	str	r2, [r3, #12]

  return 0;
 800b6a4:	2300      	movs	r3, #0
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3718      	adds	r7, #24
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
	...

0800b6b0 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b088      	sub	sp, #32
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	60f8      	str	r0, [r7, #12]
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	607a      	str	r2, [r7, #4]
 800b6bc:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	32b0      	adds	r2, #176	@ 0xb0
 800b6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6cc:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800b6ce:	69bb      	ldr	r3, [r7, #24]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d102      	bne.n	800b6da <SCSI_Inquiry+0x2a>
  {
    return -1;
 800b6d4:	f04f 33ff 	mov.w	r3, #4294967295
 800b6d8:	e061      	b.n	800b79e <SCSI_Inquiry+0xee>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800b6da:	69bb      	ldr	r3, [r7, #24]
 800b6dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b6e0:	699b      	ldr	r3, [r3, #24]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d10b      	bne.n	800b6fe <SCSI_Inquiry+0x4e>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b6ec:	7f59      	ldrb	r1, [r3, #29]
 800b6ee:	2320      	movs	r3, #32
 800b6f0:	2205      	movs	r2, #5
 800b6f2:	68f8      	ldr	r0, [r7, #12]
 800b6f4:	f000 fb54 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800b6f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b6fc:	e04f      	b.n	800b79e <SCSI_Inquiry+0xee>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	3301      	adds	r3, #1
 800b702:	781b      	ldrb	r3, [r3, #0]
 800b704:	f003 0301 	and.w	r3, r3, #1
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d021      	beq.n	800b750 <SCSI_Inquiry+0xa0>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	3302      	adds	r3, #2
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d105      	bne.n	800b722 <SCSI_Inquiry+0x72>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800b716:	2206      	movs	r2, #6
 800b718:	4923      	ldr	r1, [pc, #140]	@ (800b7a8 <SCSI_Inquiry+0xf8>)
 800b71a:	69b8      	ldr	r0, [r7, #24]
 800b71c:	f001 f926 	bl	800c96c <SCSI_UpdateBotData>
 800b720:	e03c      	b.n	800b79c <SCSI_Inquiry+0xec>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	3302      	adds	r3, #2
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	2b80      	cmp	r3, #128	@ 0x80
 800b72a:	d105      	bne.n	800b738 <SCSI_Inquiry+0x88>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800b72c:	2208      	movs	r2, #8
 800b72e:	491f      	ldr	r1, [pc, #124]	@ (800b7ac <SCSI_Inquiry+0xfc>)
 800b730:	69b8      	ldr	r0, [r7, #24]
 800b732:	f001 f91b 	bl	800c96c <SCSI_UpdateBotData>
 800b736:	e031      	b.n	800b79c <SCSI_Inquiry+0xec>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b73e:	7f59      	ldrb	r1, [r3, #29]
 800b740:	2324      	movs	r3, #36	@ 0x24
 800b742:	2205      	movs	r2, #5
 800b744:	68f8      	ldr	r0, [r7, #12]
 800b746:	f000 fb2b 	bl	800bda0 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800b74a:	f04f 33ff 	mov.w	r3, #4294967295
 800b74e:	e026      	b.n	800b79e <SCSI_Inquiry+0xee>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	33b0      	adds	r3, #176	@ 0xb0
 800b75a:	009b      	lsls	r3, r3, #2
 800b75c:	4413      	add	r3, r2
 800b75e:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800b760:	69d9      	ldr	r1, [r3, #28]
 800b762:	7afa      	ldrb	r2, [r7, #11]
 800b764:	4613      	mov	r3, r2
 800b766:	00db      	lsls	r3, r3, #3
 800b768:	4413      	add	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800b76c:	440b      	add	r3, r1
 800b76e:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	3304      	adds	r3, #4
 800b774:	781b      	ldrb	r3, [r3, #0]
 800b776:	3305      	adds	r3, #5
 800b778:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	3304      	adds	r3, #4
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	461a      	mov	r2, r3
 800b782:	8bfb      	ldrh	r3, [r7, #30]
 800b784:	4293      	cmp	r3, r2
 800b786:	d303      	bcc.n	800b790 <SCSI_Inquiry+0xe0>
    {
      len = params[4];
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	3304      	adds	r3, #4
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800b790:	8bfb      	ldrh	r3, [r7, #30]
 800b792:	461a      	mov	r2, r3
 800b794:	6979      	ldr	r1, [r7, #20]
 800b796:	69b8      	ldr	r0, [r7, #24]
 800b798:	f001 f8e8 	bl	800c96c <SCSI_UpdateBotData>
  }

  return 0;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3720      	adds	r7, #32
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	24000074 	.word	0x24000074
 800b7ac:	2400007c 	.word	0x2400007c

0800b7b0 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b7b0:	b590      	push	{r4, r7, lr}
 800b7b2:	b087      	sub	sp, #28
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	60f8      	str	r0, [r7, #12]
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	607a      	str	r2, [r7, #4]
 800b7bc:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	32b0      	adds	r2, #176	@ 0xb0
 800b7c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7cc:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d102      	bne.n	800b7da <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800b7d4:	f04f 33ff 	mov.w	r3, #4294967295
 800b7d8:	e075      	b.n	800b8c6 <SCSI_ReadCapacity10+0x116>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b7e0:	68fa      	ldr	r2, [r7, #12]
 800b7e2:	33b0      	adds	r3, #176	@ 0xb0
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	4413      	add	r3, r2
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	685c      	ldr	r4, [r3, #4]
 800b7ec:	697a      	ldr	r2, [r7, #20]
 800b7ee:	f241 0368 	movw	r3, #4200	@ 0x1068
 800b7f2:	4413      	add	r3, r2
 800b7f4:	6979      	ldr	r1, [r7, #20]
 800b7f6:	f241 0264 	movw	r2, #4196	@ 0x1064
 800b7fa:	440a      	add	r2, r1
 800b7fc:	7af8      	ldrb	r0, [r7, #11]
 800b7fe:	4619      	mov	r1, r3
 800b800:	47a0      	blx	r4
 800b802:	4603      	mov	r3, r0
 800b804:	74fb      	strb	r3, [r7, #19]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800b806:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d106      	bne.n	800b81c <SCSI_ReadCapacity10+0x6c>
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b814:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800b818:	2b02      	cmp	r3, #2
 800b81a:	d108      	bne.n	800b82e <SCSI_ReadCapacity10+0x7e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b81c:	7af9      	ldrb	r1, [r7, #11]
 800b81e:	233a      	movs	r3, #58	@ 0x3a
 800b820:	2202      	movs	r2, #2
 800b822:	68f8      	ldr	r0, [r7, #12]
 800b824:	f000 fabc 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800b828:	f04f 33ff 	mov.w	r3, #4294967295
 800b82c:	e04b      	b.n	800b8c6 <SCSI_ReadCapacity10+0x116>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b834:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b836:	3b01      	subs	r3, #1
 800b838:	0e1b      	lsrs	r3, r3, #24
 800b83a:	b2da      	uxtb	r2, r3
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b846:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b848:	3b01      	subs	r3, #1
 800b84a:	0c1b      	lsrs	r3, r3, #16
 800b84c:	b2da      	uxtb	r2, r3
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b858:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b85a:	3b01      	subs	r3, #1
 800b85c:	0a1b      	lsrs	r3, r3, #8
 800b85e:	b2da      	uxtb	r2, r3
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b86a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	3b01      	subs	r3, #1
 800b870:	b2da      	uxtb	r2, r3
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800b876:	697b      	ldr	r3, [r7, #20]
 800b878:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b87c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b880:	161b      	asrs	r3, r3, #24
 800b882:	b2da      	uxtb	r2, r3
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b88e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b892:	141b      	asrs	r3, r3, #16
 800b894:	b2da      	uxtb	r2, r3
 800b896:	697b      	ldr	r3, [r7, #20]
 800b898:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b8a0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b8a4:	0a1b      	lsrs	r3, r3, #8
 800b8a6:	b29b      	uxth	r3, r3
 800b8a8:	b2da      	uxtb	r2, r3
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b8b4:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b8b8:	b2da      	uxtb	r2, r3
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800b8be:	697b      	ldr	r3, [r7, #20]
 800b8c0:	2208      	movs	r2, #8
 800b8c2:	60da      	str	r2, [r3, #12]

  return 0;
 800b8c4:	2300      	movs	r3, #0

}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	371c      	adds	r7, #28
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd90      	pop	{r4, r7, pc}

0800b8ce <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b8ce:	b590      	push	{r4, r7, lr}
 800b8d0:	b089      	sub	sp, #36	@ 0x24
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	60f8      	str	r0, [r7, #12]
 800b8d6:	460b      	mov	r3, r1
 800b8d8:	607a      	str	r2, [r7, #4]
 800b8da:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	32b0      	adds	r2, #176	@ 0xb0
 800b8e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8ea:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800b8ec:	69bb      	ldr	r3, [r7, #24]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d102      	bne.n	800b8f8 <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 800b8f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b8f6:	e0ab      	b.n	800ba50 <SCSI_ReadCapacity16+0x182>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b8fe:	68fa      	ldr	r2, [r7, #12]
 800b900:	33b0      	adds	r3, #176	@ 0xb0
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	685b      	ldr	r3, [r3, #4]
 800b908:	685c      	ldr	r4, [r3, #4]
 800b90a:	69ba      	ldr	r2, [r7, #24]
 800b90c:	f241 0368 	movw	r3, #4200	@ 0x1068
 800b910:	4413      	add	r3, r2
 800b912:	69b9      	ldr	r1, [r7, #24]
 800b914:	f241 0264 	movw	r2, #4196	@ 0x1064
 800b918:	440a      	add	r2, r1
 800b91a:	7af8      	ldrb	r0, [r7, #11]
 800b91c:	4619      	mov	r1, r3
 800b91e:	47a0      	blx	r4
 800b920:	4603      	mov	r3, r0
 800b922:	75fb      	strb	r3, [r7, #23]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800b924:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d106      	bne.n	800b93a <SCSI_ReadCapacity16+0x6c>
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b932:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800b936:	2b02      	cmp	r3, #2
 800b938:	d108      	bne.n	800b94c <SCSI_ReadCapacity16+0x7e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b93a:	7af9      	ldrb	r1, [r7, #11]
 800b93c:	233a      	movs	r3, #58	@ 0x3a
 800b93e:	2202      	movs	r2, #2
 800b940:	68f8      	ldr	r0, [r7, #12]
 800b942:	f000 fa2d 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800b946:	f04f 33ff 	mov.w	r3, #4294967295
 800b94a:	e081      	b.n	800ba50 <SCSI_ReadCapacity16+0x182>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	330a      	adds	r3, #10
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	330b      	adds	r3, #11
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800b95c:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	330c      	adds	r3, #12
 800b962:	781b      	ldrb	r3, [r3, #0]
 800b964:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800b966:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800b968:	687a      	ldr	r2, [r7, #4]
 800b96a:	320d      	adds	r2, #13
 800b96c:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800b96e:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800b970:	69bb      	ldr	r3, [r7, #24]
 800b972:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800b974:	2300      	movs	r3, #0
 800b976:	61fb      	str	r3, [r7, #28]
 800b978:	e008      	b.n	800b98c <SCSI_ReadCapacity16+0xbe>
  {
    hmsc->bot_data[idx] = 0U;
 800b97a:	69ba      	ldr	r2, [r7, #24]
 800b97c:	69fb      	ldr	r3, [r7, #28]
 800b97e:	4413      	add	r3, r2
 800b980:	3310      	adds	r3, #16
 800b982:	2200      	movs	r2, #0
 800b984:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	3301      	adds	r3, #1
 800b98a:	61fb      	str	r3, [r7, #28]
 800b98c:	69bb      	ldr	r3, [r7, #24]
 800b98e:	68db      	ldr	r3, [r3, #12]
 800b990:	69fa      	ldr	r2, [r7, #28]
 800b992:	429a      	cmp	r2, r3
 800b994:	d3f1      	bcc.n	800b97a <SCSI_ReadCapacity16+0xac>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b99c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b99e:	3b01      	subs	r3, #1
 800b9a0:	0e1b      	lsrs	r3, r3, #24
 800b9a2:	b2da      	uxtb	r2, r3
 800b9a4:	69bb      	ldr	r3, [r7, #24]
 800b9a6:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	0c1b      	lsrs	r3, r3, #16
 800b9b4:	b2da      	uxtb	r2, r3
 800b9b6:	69bb      	ldr	r3, [r7, #24]
 800b9b8:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800b9ba:	69bb      	ldr	r3, [r7, #24]
 800b9bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b9c2:	3b01      	subs	r3, #1
 800b9c4:	0a1b      	lsrs	r3, r3, #8
 800b9c6:	b2da      	uxtb	r2, r3
 800b9c8:	69bb      	ldr	r3, [r7, #24]
 800b9ca:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800b9cc:	69bb      	ldr	r3, [r7, #24]
 800b9ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b9d4:	b2db      	uxtb	r3, r3
 800b9d6:	3b01      	subs	r3, #1
 800b9d8:	b2da      	uxtb	r2, r3
 800b9da:	69bb      	ldr	r3, [r7, #24]
 800b9dc:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800b9de:	69bb      	ldr	r3, [r7, #24]
 800b9e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9e4:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b9e8:	161b      	asrs	r3, r3, #24
 800b9ea:	b2da      	uxtb	r2, r3
 800b9ec:	69bb      	ldr	r3, [r7, #24]
 800b9ee:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800b9f0:	69bb      	ldr	r3, [r7, #24]
 800b9f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9f6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b9fa:	141b      	asrs	r3, r3, #16
 800b9fc:	b2da      	uxtb	r2, r3
 800b9fe:	69bb      	ldr	r3, [r7, #24]
 800ba00:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800ba02:	69bb      	ldr	r3, [r7, #24]
 800ba04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ba08:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ba0c:	0a1b      	lsrs	r3, r3, #8
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	b2da      	uxtb	r2, r3
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800ba16:	69bb      	ldr	r3, [r7, #24]
 800ba18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ba1c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ba20:	b2da      	uxtb	r2, r3
 800ba22:	69bb      	ldr	r3, [r7, #24]
 800ba24:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	330a      	adds	r3, #10
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	330b      	adds	r3, #11
 800ba32:	781b      	ldrb	r3, [r3, #0]
 800ba34:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ba36:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	330c      	adds	r3, #12
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800ba40:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	320d      	adds	r2, #13
 800ba46:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800ba48:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ba4a:	69bb      	ldr	r3, [r7, #24]
 800ba4c:	60da      	str	r2, [r3, #12]

  return 0;
 800ba4e:	2300      	movs	r3, #0
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3724      	adds	r7, #36	@ 0x24
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd90      	pop	{r4, r7, pc}

0800ba58 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b088      	sub	sp, #32
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	460b      	mov	r3, r1
 800ba62:	607a      	str	r2, [r7, #4]
 800ba64:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	32b0      	adds	r2, #176	@ 0xb0
 800ba70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba74:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800ba76:	69bb      	ldr	r3, [r7, #24]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d102      	bne.n	800ba82 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800ba7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ba80:	e063      	b.n	800bb4a <SCSI_ReadFormatCapacity+0xf2>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba88:	68fa      	ldr	r2, [r7, #12]
 800ba8a:	33b0      	adds	r3, #176	@ 0xb0
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	4413      	add	r3, r2
 800ba90:	685b      	ldr	r3, [r3, #4]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	f107 0214 	add.w	r2, r7, #20
 800ba98:	f107 0110 	add.w	r1, r7, #16
 800ba9c:	7af8      	ldrb	r0, [r7, #11]
 800ba9e:	4798      	blx	r3
 800baa0:	4603      	mov	r3, r0
 800baa2:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800baa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d106      	bne.n	800baba <SCSI_ReadFormatCapacity+0x62>
 800baac:	69bb      	ldr	r3, [r7, #24]
 800baae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bab2:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800bab6:	2b02      	cmp	r3, #2
 800bab8:	d108      	bne.n	800bacc <SCSI_ReadFormatCapacity+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800baba:	7af9      	ldrb	r1, [r7, #11]
 800babc:	233a      	movs	r3, #58	@ 0x3a
 800babe:	2202      	movs	r2, #2
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f000 f96d 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800bac6:	f04f 33ff 	mov.w	r3, #4294967295
 800baca:	e03e      	b.n	800bb4a <SCSI_ReadFormatCapacity+0xf2>
  }

  for (i = 0U; i < 12U ; i++)
 800bacc:	2300      	movs	r3, #0
 800bace:	83fb      	strh	r3, [r7, #30]
 800bad0:	e007      	b.n	800bae2 <SCSI_ReadFormatCapacity+0x8a>
  {
    hmsc->bot_data[i] = 0U;
 800bad2:	8bfb      	ldrh	r3, [r7, #30]
 800bad4:	69ba      	ldr	r2, [r7, #24]
 800bad6:	4413      	add	r3, r2
 800bad8:	2200      	movs	r2, #0
 800bada:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800badc:	8bfb      	ldrh	r3, [r7, #30]
 800bade:	3301      	adds	r3, #1
 800bae0:	83fb      	strh	r3, [r7, #30]
 800bae2:	8bfb      	ldrh	r3, [r7, #30]
 800bae4:	2b0b      	cmp	r3, #11
 800bae6:	d9f4      	bls.n	800bad2 <SCSI_ReadFormatCapacity+0x7a>
  }

  hmsc->bot_data[3] = 0x08U;
 800bae8:	69bb      	ldr	r3, [r7, #24]
 800baea:	2208      	movs	r2, #8
 800baec:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	3b01      	subs	r3, #1
 800baf2:	0e1b      	lsrs	r3, r3, #24
 800baf4:	b2da      	uxtb	r2, r3
 800baf6:	69bb      	ldr	r3, [r7, #24]
 800baf8:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800bafa:	693b      	ldr	r3, [r7, #16]
 800bafc:	3b01      	subs	r3, #1
 800bafe:	0c1b      	lsrs	r3, r3, #16
 800bb00:	b2da      	uxtb	r2, r3
 800bb02:	69bb      	ldr	r3, [r7, #24]
 800bb04:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	3b01      	subs	r3, #1
 800bb0a:	0a1b      	lsrs	r3, r3, #8
 800bb0c:	b2da      	uxtb	r2, r3
 800bb0e:	69bb      	ldr	r3, [r7, #24]
 800bb10:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	b2db      	uxtb	r3, r3
 800bb16:	3b01      	subs	r3, #1
 800bb18:	b2da      	uxtb	r2, r3
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800bb1e:	69bb      	ldr	r3, [r7, #24]
 800bb20:	2202      	movs	r2, #2
 800bb22:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800bb24:	8abb      	ldrh	r3, [r7, #20]
 800bb26:	141b      	asrs	r3, r3, #16
 800bb28:	b2da      	uxtb	r2, r3
 800bb2a:	69bb      	ldr	r3, [r7, #24]
 800bb2c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800bb2e:	8abb      	ldrh	r3, [r7, #20]
 800bb30:	0a1b      	lsrs	r3, r3, #8
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	b2da      	uxtb	r2, r3
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800bb3a:	8abb      	ldrh	r3, [r7, #20]
 800bb3c:	b2da      	uxtb	r2, r3
 800bb3e:	69bb      	ldr	r3, [r7, #24]
 800bb40:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800bb42:	69bb      	ldr	r3, [r7, #24]
 800bb44:	220c      	movs	r2, #12
 800bb46:	60da      	str	r2, [r3, #12]

  return 0;
 800bb48:	2300      	movs	r3, #0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3720      	adds	r7, #32
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}
	...

0800bb54 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b086      	sub	sp, #24
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60f8      	str	r0, [r7, #12]
 800bb5c:	460b      	mov	r3, r1
 800bb5e:	607a      	str	r2, [r7, #4]
 800bb60:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	32b0      	adds	r2, #176	@ 0xb0
 800bb6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb70:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800bb72:	2304      	movs	r3, #4
 800bb74:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d102      	bne.n	800bb82 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800bb7c:	f04f 33ff 	mov.w	r3, #4294967295
 800bb80:	e027      	b.n	800bbd2 <SCSI_ModeSense6+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bb88:	68fa      	ldr	r2, [r7, #12]
 800bb8a:	33b0      	adds	r3, #176	@ 0xb0
 800bb8c:	009b      	lsls	r3, r3, #2
 800bb8e:	4413      	add	r3, r2
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	68db      	ldr	r3, [r3, #12]
 800bb94:	7afa      	ldrb	r2, [r7, #11]
 800bb96:	4610      	mov	r0, r2
 800bb98:	4798      	blx	r3
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d006      	beq.n	800bbae <SCSI_ModeSense6+0x5a>
  {
    MSC_Mode_Sense6_data[2] |= 0x80U;
 800bba0:	4b0e      	ldr	r3, [pc, #56]	@ (800bbdc <SCSI_ModeSense6+0x88>)
 800bba2:	789b      	ldrb	r3, [r3, #2]
 800bba4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bba8:	b2da      	uxtb	r2, r3
 800bbaa:	4b0c      	ldr	r3, [pc, #48]	@ (800bbdc <SCSI_ModeSense6+0x88>)
 800bbac:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	3304      	adds	r3, #4
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	8afb      	ldrh	r3, [r7, #22]
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	d303      	bcc.n	800bbc4 <SCSI_ModeSense6+0x70>
  {
    len = params[4];
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	3304      	adds	r3, #4
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800bbc4:	8afb      	ldrh	r3, [r7, #22]
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	4904      	ldr	r1, [pc, #16]	@ (800bbdc <SCSI_ModeSense6+0x88>)
 800bbca:	6938      	ldr	r0, [r7, #16]
 800bbcc:	f000 fece 	bl	800c96c <SCSI_UpdateBotData>

  return 0;
 800bbd0:	2300      	movs	r3, #0
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3718      	adds	r7, #24
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	24000084 	.word	0x24000084

0800bbe0 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b086      	sub	sp, #24
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	460b      	mov	r3, r1
 800bbea:	607a      	str	r2, [r7, #4]
 800bbec:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	32b0      	adds	r2, #176	@ 0xb0
 800bbf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbfc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800bbfe:	2308      	movs	r3, #8
 800bc00:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d102      	bne.n	800bc0e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800bc08:	f04f 33ff 	mov.w	r3, #4294967295
 800bc0c:	e027      	b.n	800bc5e <SCSI_ModeSense10+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bc14:	68fa      	ldr	r2, [r7, #12]
 800bc16:	33b0      	adds	r3, #176	@ 0xb0
 800bc18:	009b      	lsls	r3, r3, #2
 800bc1a:	4413      	add	r3, r2
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	68db      	ldr	r3, [r3, #12]
 800bc20:	7afa      	ldrb	r2, [r7, #11]
 800bc22:	4610      	mov	r0, r2
 800bc24:	4798      	blx	r3
 800bc26:	4603      	mov	r3, r0
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d006      	beq.n	800bc3a <SCSI_ModeSense10+0x5a>
  {
    MSC_Mode_Sense10_data[3] |= 0x80U;
 800bc2c:	4b0e      	ldr	r3, [pc, #56]	@ (800bc68 <SCSI_ModeSense10+0x88>)
 800bc2e:	78db      	ldrb	r3, [r3, #3]
 800bc30:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bc34:	b2da      	uxtb	r2, r3
 800bc36:	4b0c      	ldr	r3, [pc, #48]	@ (800bc68 <SCSI_ModeSense10+0x88>)
 800bc38:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	3308      	adds	r3, #8
 800bc3e:	781b      	ldrb	r3, [r3, #0]
 800bc40:	461a      	mov	r2, r3
 800bc42:	8afb      	ldrh	r3, [r7, #22]
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d303      	bcc.n	800bc50 <SCSI_ModeSense10+0x70>
  {
    len = params[8];
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	3308      	adds	r3, #8
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800bc50:	8afb      	ldrh	r3, [r7, #22]
 800bc52:	461a      	mov	r2, r3
 800bc54:	4904      	ldr	r1, [pc, #16]	@ (800bc68 <SCSI_ModeSense10+0x88>)
 800bc56:	6938      	ldr	r0, [r7, #16]
 800bc58:	f000 fe88 	bl	800c96c <SCSI_UpdateBotData>

  return 0;
 800bc5c:	2300      	movs	r3, #0
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3718      	adds	r7, #24
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}
 800bc66:	bf00      	nop
 800bc68:	24000088 	.word	0x24000088

0800bc6c <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b086      	sub	sp, #24
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	460b      	mov	r3, r1
 800bc76:	607a      	str	r2, [r7, #4]
 800bc78:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	32b0      	adds	r2, #176	@ 0xb0
 800bc84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc88:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d102      	bne.n	800bc96 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800bc90:	f04f 33ff 	mov.w	r3, #4294967295
 800bc94:	e080      	b.n	800bd98 <SCSI_RequestSense+0x12c>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bc9c:	699b      	ldr	r3, [r3, #24]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d10b      	bne.n	800bcba <SCSI_RequestSense+0x4e>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bca8:	7f59      	ldrb	r1, [r3, #29]
 800bcaa:	2320      	movs	r3, #32
 800bcac:	2205      	movs	r2, #5
 800bcae:	68f8      	ldr	r0, [r7, #12]
 800bcb0:	f000 f876 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800bcb4:	f04f 33ff 	mov.w	r3, #4294967295
 800bcb8:	e06e      	b.n	800bd98 <SCSI_RequestSense+0x12c>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800bcba:	2300      	movs	r3, #0
 800bcbc:	75fb      	strb	r3, [r7, #23]
 800bcbe:	e007      	b.n	800bcd0 <SCSI_RequestSense+0x64>
  {
    hmsc->bot_data[i] = 0U;
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
 800bcc2:	693a      	ldr	r2, [r7, #16]
 800bcc4:	4413      	add	r3, r2
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800bcca:	7dfb      	ldrb	r3, [r7, #23]
 800bccc:	3301      	adds	r3, #1
 800bcce:	75fb      	strb	r3, [r7, #23]
 800bcd0:	7dfb      	ldrb	r3, [r7, #23]
 800bcd2:	2b11      	cmp	r3, #17
 800bcd4:	d9f4      	bls.n	800bcc0 <SCSI_RequestSense+0x54>
  }

  hmsc->bot_data[0] = 0x70U;
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	2270      	movs	r2, #112	@ 0x70
 800bcda:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	220c      	movs	r2, #12
 800bce0:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bce8:	f893 2060 	ldrb.w	r2, [r3, #96]	@ 0x60
 800bcec:	693b      	ldr	r3, [r7, #16]
 800bcee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bcf2:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d03f      	beq.n	800bd7a <SCSI_RequestSense+0x10e>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd00:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800bd04:	461a      	mov	r2, r3
 800bd06:	693b      	ldr	r3, [r7, #16]
 800bd08:	f502 7202 	add.w	r2, r2, #520	@ 0x208
 800bd0c:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd1a:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800bd1e:	693a      	ldr	r2, [r7, #16]
 800bd20:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800bd24:	00db      	lsls	r3, r3, #3
 800bd26:	4413      	add	r3, r2
 800bd28:	791a      	ldrb	r2, [r3, #4]
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd34:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800bd38:	693a      	ldr	r2, [r7, #16]
 800bd3a:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800bd3e:	00db      	lsls	r3, r3, #3
 800bd40:	4413      	add	r3, r2
 800bd42:	795a      	ldrb	r2, [r3, #5]
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd4e:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800bd52:	3301      	adds	r3, #1
 800bd54:	b2da      	uxtb	r2, r3
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd5c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd66:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800bd6a:	2b04      	cmp	r3, #4
 800bd6c:	d105      	bne.n	800bd7a <SCSI_RequestSense+0x10e>
    {
      hmsc->scsi_sense_head = 0U;
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bd74:	2200      	movs	r2, #0
 800bd76:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	2212      	movs	r2, #18
 800bd7e:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	3304      	adds	r3, #4
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	2b12      	cmp	r3, #18
 800bd88:	d805      	bhi.n	800bd96 <SCSI_RequestSense+0x12a>
  {
    hmsc->bot_data_length = params[4];
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	3304      	adds	r3, #4
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	461a      	mov	r2, r3
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800bd96:	2300      	movs	r3, #0
}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	3718      	adds	r7, #24
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}

0800bda0 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b085      	sub	sp, #20
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	4608      	mov	r0, r1
 800bdaa:	4611      	mov	r1, r2
 800bdac:	461a      	mov	r2, r3
 800bdae:	4603      	mov	r3, r0
 800bdb0:	70fb      	strb	r3, [r7, #3]
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	70bb      	strb	r3, [r7, #2]
 800bdb6:	4613      	mov	r3, r2
 800bdb8:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	32b0      	adds	r2, #176	@ 0xb0
 800bdc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdc8:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d03d      	beq.n	800be4c <SCSI_SenseCode+0xac>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bdd6:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800bdda:	461a      	mov	r2, r3
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f502 7202 	add.w	r2, r2, #520	@ 0x208
 800bde2:	78b9      	ldrb	r1, [r7, #2]
 800bde4:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bdee:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800bdf2:	68fa      	ldr	r2, [r7, #12]
 800bdf4:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800bdf8:	00db      	lsls	r3, r3, #3
 800bdfa:	4413      	add	r3, r2
 800bdfc:	787a      	ldrb	r2, [r7, #1]
 800bdfe:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be06:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800be0a:	68fa      	ldr	r2, [r7, #12]
 800be0c:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800be10:	00db      	lsls	r3, r3, #3
 800be12:	4413      	add	r3, r2
 800be14:	2200      	movs	r2, #0
 800be16:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be1e:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800be22:	3301      	adds	r3, #1
 800be24:	b2da      	uxtb	r2, r3
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be2c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be36:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800be3a:	2b04      	cmp	r3, #4
 800be3c:	d107      	bne.n	800be4e <SCSI_SenseCode+0xae>
  {
    hmsc->scsi_sense_tail = 0U;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be44:	2200      	movs	r2, #0
 800be46:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 800be4a:	e000      	b.n	800be4e <SCSI_SenseCode+0xae>
    return;
 800be4c:	bf00      	nop
  }
}
 800be4e:	3714      	adds	r7, #20
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr

0800be58 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b086      	sub	sp, #24
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	60f8      	str	r0, [r7, #12]
 800be60:	460b      	mov	r3, r1
 800be62:	607a      	str	r2, [r7, #4]
 800be64:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	32b0      	adds	r2, #176	@ 0xb0
 800be70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be74:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d102      	bne.n	800be82 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800be7c:	f04f 33ff 	mov.w	r3, #4294967295
 800be80:	e043      	b.n	800bf0a <SCSI_StartStopUnit+0xb2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800be88:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d10f      	bne.n	800beb0 <SCSI_StartStopUnit+0x58>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	3304      	adds	r3, #4
 800be94:	781b      	ldrb	r3, [r3, #0]
 800be96:	f003 0303 	and.w	r3, r3, #3
 800be9a:	2b02      	cmp	r3, #2
 800be9c:	d108      	bne.n	800beb0 <SCSI_StartStopUnit+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800be9e:	7af9      	ldrb	r1, [r7, #11]
 800bea0:	2324      	movs	r3, #36	@ 0x24
 800bea2:	2205      	movs	r2, #5
 800bea4:	68f8      	ldr	r0, [r7, #12]
 800bea6:	f7ff ff7b 	bl	800bda0 <SCSI_SenseCode>

    return -1;
 800beaa:	f04f 33ff 	mov.w	r3, #4294967295
 800beae:	e02c      	b.n	800bf0a <SCSI_StartStopUnit+0xb2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	3304      	adds	r3, #4
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	f003 0303 	and.w	r3, r3, #3
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d106      	bne.n	800becc <SCSI_StartStopUnit+0x74>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800bebe:	697b      	ldr	r3, [r7, #20]
 800bec0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bec4:	2200      	movs	r2, #0
 800bec6:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
 800beca:	e01a      	b.n	800bf02 <SCSI_StartStopUnit+0xaa>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	3304      	adds	r3, #4
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	f003 0303 	and.w	r3, r3, #3
 800bed6:	2b02      	cmp	r3, #2
 800bed8:	d106      	bne.n	800bee8 <SCSI_StartStopUnit+0x90>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bee0:	2202      	movs	r2, #2
 800bee2:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
 800bee6:	e00c      	b.n	800bf02 <SCSI_StartStopUnit+0xaa>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	3304      	adds	r3, #4
 800beec:	781b      	ldrb	r3, [r3, #0]
 800beee:	f003 0303 	and.w	r3, r3, #3
 800bef2:	2b03      	cmp	r3, #3
 800bef4:	d105      	bne.n	800bf02 <SCSI_StartStopUnit+0xaa>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800befc:	2200      	movs	r2, #0
 800befe:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800bf02:	697b      	ldr	r3, [r7, #20]
 800bf04:	2200      	movs	r2, #0
 800bf06:	60da      	str	r2, [r3, #12]

  return 0;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3718      	adds	r7, #24
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800bf12:	b480      	push	{r7}
 800bf14:	b087      	sub	sp, #28
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	60f8      	str	r0, [r7, #12]
 800bf1a:	460b      	mov	r3, r1
 800bf1c:	607a      	str	r2, [r7, #4]
 800bf1e:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	32b0      	adds	r2, #176	@ 0xb0
 800bf2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf2e:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800bf30:	697b      	ldr	r3, [r7, #20]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d102      	bne.n	800bf3c <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800bf36:	f04f 33ff 	mov.w	r3, #4294967295
 800bf3a:	e015      	b.n	800bf68 <SCSI_AllowPreventRemovable+0x56>
  }

  if (params[4] == 0U)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	3304      	adds	r3, #4
 800bf40:	781b      	ldrb	r3, [r3, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d106      	bne.n	800bf54 <SCSI_AllowPreventRemovable+0x42>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
 800bf52:	e005      	b.n	800bf60 <SCSI_AllowPreventRemovable+0x4e>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800bf54:	697b      	ldr	r3, [r7, #20]
 800bf56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  }

  hmsc->bot_data_length = 0U;
 800bf60:	697b      	ldr	r3, [r7, #20]
 800bf62:	2200      	movs	r2, #0
 800bf64:	60da      	str	r2, [r3, #12]

  return 0;
 800bf66:	2300      	movs	r3, #0
}
 800bf68:	4618      	mov	r0, r3
 800bf6a:	371c      	adds	r7, #28
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf72:	4770      	bx	lr

0800bf74 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b086      	sub	sp, #24
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	60f8      	str	r0, [r7, #12]
 800bf7c:	460b      	mov	r3, r1
 800bf7e:	607a      	str	r2, [r7, #4]
 800bf80:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	32b0      	adds	r2, #176	@ 0xb0
 800bf8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf90:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d102      	bne.n	800bf9e <SCSI_Read10+0x2a>
  {
    return -1;
 800bf98:	f04f 33ff 	mov.w	r3, #4294967295
 800bf9c:	e09d      	b.n	800c0da <SCSI_Read10+0x166>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	7a1b      	ldrb	r3, [r3, #8]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	f040 808f 	bne.w	800c0c6 <SCSI_Read10+0x152>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bfae:	7f1b      	ldrb	r3, [r3, #28]
 800bfb0:	b25b      	sxtb	r3, r3
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	db0b      	blt.n	800bfce <SCSI_Read10+0x5a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bfbc:	7f59      	ldrb	r1, [r3, #29]
 800bfbe:	2320      	movs	r3, #32
 800bfc0:	2205      	movs	r2, #5
 800bfc2:	68f8      	ldr	r0, [r7, #12]
 800bfc4:	f7ff feec 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800bfc8:	f04f 33ff 	mov.w	r3, #4294967295
 800bfcc:	e085      	b.n	800c0da <SCSI_Read10+0x166>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bfd4:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800bfd8:	2b02      	cmp	r3, #2
 800bfda:	d108      	bne.n	800bfee <SCSI_Read10+0x7a>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800bfdc:	7af9      	ldrb	r1, [r7, #11]
 800bfde:	233a      	movs	r3, #58	@ 0x3a
 800bfe0:	2202      	movs	r2, #2
 800bfe2:	68f8      	ldr	r0, [r7, #12]
 800bfe4:	f7ff fedc 	bl	800bda0 <SCSI_SenseCode>

      return -1;
 800bfe8:	f04f 33ff 	mov.w	r3, #4294967295
 800bfec:	e075      	b.n	800c0da <SCSI_Read10+0x166>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bff4:	68fa      	ldr	r2, [r7, #12]
 800bff6:	33b0      	adds	r3, #176	@ 0xb0
 800bff8:	009b      	lsls	r3, r3, #2
 800bffa:	4413      	add	r3, r2
 800bffc:	685b      	ldr	r3, [r3, #4]
 800bffe:	689b      	ldr	r3, [r3, #8]
 800c000:	7afa      	ldrb	r2, [r7, #11]
 800c002:	4610      	mov	r0, r2
 800c004:	4798      	blx	r3
 800c006:	4603      	mov	r3, r0
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d008      	beq.n	800c01e <SCSI_Read10+0xaa>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c00c:	7af9      	ldrb	r1, [r7, #11]
 800c00e:	233a      	movs	r3, #58	@ 0x3a
 800c010:	2202      	movs	r2, #2
 800c012:	68f8      	ldr	r0, [r7, #12]
 800c014:	f7ff fec4 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c018:	f04f 33ff 	mov.w	r3, #4294967295
 800c01c:	e05d      	b.n	800c0da <SCSI_Read10+0x166>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	3302      	adds	r3, #2
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	3303      	adds	r3, #3
 800c02a:	781b      	ldrb	r3, [r3, #0]
 800c02c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c02e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	3304      	adds	r3, #4
 800c034:	781b      	ldrb	r3, [r3, #0]
 800c036:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800c038:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800c03a:	687a      	ldr	r2, [r7, #4]
 800c03c:	3205      	adds	r2, #5
 800c03e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800c040:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c042:	697a      	ldr	r2, [r7, #20]
 800c044:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c048:	66d3      	str	r3, [r2, #108]	@ 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	3307      	adds	r3, #7
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	021b      	lsls	r3, r3, #8
 800c052:	687a      	ldr	r2, [r7, #4]
 800c054:	3208      	adds	r2, #8
 800c056:	7812      	ldrb	r2, [r2, #0]
 800c058:	4313      	orrs	r3, r2
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c060:	6713      	str	r3, [r2, #112]	@ 0x70

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800c062:	697b      	ldr	r3, [r7, #20]
 800c064:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c068:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c072:	7af9      	ldrb	r1, [r7, #11]
 800c074:	68f8      	ldr	r0, [r7, #12]
 800c076:	f000 fb0c 	bl	800c692 <SCSI_CheckAddressRange>
 800c07a:	4603      	mov	r3, r0
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	da02      	bge.n	800c086 <SCSI_Read10+0x112>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800c080:	f04f 33ff 	mov.w	r3, #4294967295
 800c084:	e029      	b.n	800c0da <SCSI_Read10+0x166>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c08c:	699a      	ldr	r2, [r3, #24]
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c096:	6979      	ldr	r1, [r7, #20]
 800c098:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 800c09c:	f8b1 1064 	ldrh.w	r1, [r1, #100]	@ 0x64
 800c0a0:	fb01 f303 	mul.w	r3, r1, r3
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d00b      	beq.n	800c0c0 <SCSI_Read10+0x14c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c0ae:	7f59      	ldrb	r1, [r3, #29]
 800c0b0:	2320      	movs	r3, #32
 800c0b2:	2205      	movs	r2, #5
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f7ff fe73 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c0ba:	f04f 33ff 	mov.w	r3, #4294967295
 800c0be:	e00c      	b.n	800c0da <SCSI_Read10+0x166>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	2202      	movs	r2, #2
 800c0c4:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800c0c6:	697b      	ldr	r3, [r7, #20]
 800c0c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c0cc:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800c0ce:	7afb      	ldrb	r3, [r7, #11]
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	68f8      	ldr	r0, [r7, #12]
 800c0d4:	f000 fb0a 	bl	800c6ec <SCSI_ProcessRead>
 800c0d8:	4603      	mov	r3, r0
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3718      	adds	r7, #24
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}

0800c0e2 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c0e2:	b580      	push	{r7, lr}
 800c0e4:	b086      	sub	sp, #24
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	60f8      	str	r0, [r7, #12]
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	607a      	str	r2, [r7, #4]
 800c0ee:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	32b0      	adds	r2, #176	@ 0xb0
 800c0fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0fe:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d102      	bne.n	800c10c <SCSI_Read12+0x2a>
  {
    return -1;
 800c106:	f04f 33ff 	mov.w	r3, #4294967295
 800c10a:	e0a7      	b.n	800c25c <SCSI_Read12+0x17a>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	7a1b      	ldrb	r3, [r3, #8]
 800c110:	2b00      	cmp	r3, #0
 800c112:	f040 8099 	bne.w	800c248 <SCSI_Read12+0x166>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c11c:	7f1b      	ldrb	r3, [r3, #28]
 800c11e:	b25b      	sxtb	r3, r3
 800c120:	2b00      	cmp	r3, #0
 800c122:	db0b      	blt.n	800c13c <SCSI_Read12+0x5a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c124:	697b      	ldr	r3, [r7, #20]
 800c126:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c12a:	7f59      	ldrb	r1, [r3, #29]
 800c12c:	2320      	movs	r3, #32
 800c12e:	2205      	movs	r2, #5
 800c130:	68f8      	ldr	r0, [r7, #12]
 800c132:	f7ff fe35 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c136:	f04f 33ff 	mov.w	r3, #4294967295
 800c13a:	e08f      	b.n	800c25c <SCSI_Read12+0x17a>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c142:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800c146:	2b02      	cmp	r3, #2
 800c148:	d108      	bne.n	800c15c <SCSI_Read12+0x7a>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c14a:	7af9      	ldrb	r1, [r7, #11]
 800c14c:	233a      	movs	r3, #58	@ 0x3a
 800c14e:	2202      	movs	r2, #2
 800c150:	68f8      	ldr	r0, [r7, #12]
 800c152:	f7ff fe25 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c156:	f04f 33ff 	mov.w	r3, #4294967295
 800c15a:	e07f      	b.n	800c25c <SCSI_Read12+0x17a>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c162:	68fa      	ldr	r2, [r7, #12]
 800c164:	33b0      	adds	r3, #176	@ 0xb0
 800c166:	009b      	lsls	r3, r3, #2
 800c168:	4413      	add	r3, r2
 800c16a:	685b      	ldr	r3, [r3, #4]
 800c16c:	689b      	ldr	r3, [r3, #8]
 800c16e:	7afa      	ldrb	r2, [r7, #11]
 800c170:	4610      	mov	r0, r2
 800c172:	4798      	blx	r3
 800c174:	4603      	mov	r3, r0
 800c176:	2b00      	cmp	r3, #0
 800c178:	d008      	beq.n	800c18c <SCSI_Read12+0xaa>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c17a:	7af9      	ldrb	r1, [r7, #11]
 800c17c:	233a      	movs	r3, #58	@ 0x3a
 800c17e:	2202      	movs	r2, #2
 800c180:	68f8      	ldr	r0, [r7, #12]
 800c182:	f7ff fe0d 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c186:	f04f 33ff 	mov.w	r3, #4294967295
 800c18a:	e067      	b.n	800c25c <SCSI_Read12+0x17a>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	3302      	adds	r3, #2
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	3303      	adds	r3, #3
 800c198:	781b      	ldrb	r3, [r3, #0]
 800c19a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c19c:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	3304      	adds	r3, #4
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800c1a6:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800c1a8:	687a      	ldr	r2, [r7, #4]
 800c1aa:	3205      	adds	r2, #5
 800c1ac:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800c1ae:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c1b0:	697a      	ldr	r2, [r7, #20]
 800c1b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c1b6:	66d3      	str	r3, [r2, #108]	@ 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	3306      	adds	r3, #6
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	3307      	adds	r3, #7
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800c1c8:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	3308      	adds	r3, #8
 800c1ce:	781b      	ldrb	r3, [r3, #0]
 800c1d0:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800c1d2:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	3209      	adds	r2, #9
 800c1d8:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800c1da:	4313      	orrs	r3, r2
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800c1dc:	697a      	ldr	r2, [r7, #20]
 800c1de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c1e2:	6713      	str	r3, [r2, #112]	@ 0x70

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800c1e4:	697b      	ldr	r3, [r7, #20]
 800c1e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c1ea:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c1f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c1f4:	7af9      	ldrb	r1, [r7, #11]
 800c1f6:	68f8      	ldr	r0, [r7, #12]
 800c1f8:	f000 fa4b 	bl	800c692 <SCSI_CheckAddressRange>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	da02      	bge.n	800c208 <SCSI_Read12+0x126>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800c202:	f04f 33ff 	mov.w	r3, #4294967295
 800c206:	e029      	b.n	800c25c <SCSI_Read12+0x17a>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c20e:	699a      	ldr	r2, [r3, #24]
 800c210:	697b      	ldr	r3, [r7, #20]
 800c212:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c218:	6979      	ldr	r1, [r7, #20]
 800c21a:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 800c21e:	f8b1 1064 	ldrh.w	r1, [r1, #100]	@ 0x64
 800c222:	fb01 f303 	mul.w	r3, r1, r3
 800c226:	429a      	cmp	r2, r3
 800c228:	d00b      	beq.n	800c242 <SCSI_Read12+0x160>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c230:	7f59      	ldrb	r1, [r3, #29]
 800c232:	2320      	movs	r3, #32
 800c234:	2205      	movs	r2, #5
 800c236:	68f8      	ldr	r0, [r7, #12]
 800c238:	f7ff fdb2 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c23c:	f04f 33ff 	mov.w	r3, #4294967295
 800c240:	e00c      	b.n	800c25c <SCSI_Read12+0x17a>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800c242:	697b      	ldr	r3, [r7, #20]
 800c244:	2202      	movs	r2, #2
 800c246:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c24e:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800c250:	7afb      	ldrb	r3, [r7, #11]
 800c252:	4619      	mov	r1, r3
 800c254:	68f8      	ldr	r0, [r7, #12]
 800c256:	f000 fa49 	bl	800c6ec <SCSI_ProcessRead>
 800c25a:	4603      	mov	r3, r0
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3718      	adds	r7, #24
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}

0800c264 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b086      	sub	sp, #24
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	460b      	mov	r3, r1
 800c26e:	607a      	str	r2, [r7, #4]
 800c270:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	32b0      	adds	r2, #176	@ 0xb0
 800c27c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c280:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d102      	bne.n	800c28e <SCSI_Write10+0x2a>
  {
    return -1;
 800c288:	f04f 33ff 	mov.w	r3, #4294967295
 800c28c:	e0c7      	b.n	800c41e <SCSI_Write10+0x1ba>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	7a1b      	ldrb	r3, [r3, #8]
 800c292:	2b00      	cmp	r3, #0
 800c294:	f040 80bd 	bne.w	800c412 <SCSI_Write10+0x1ae>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c29e:	699b      	ldr	r3, [r3, #24]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d10b      	bne.n	800c2bc <SCSI_Write10+0x58>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c2aa:	7f59      	ldrb	r1, [r3, #29]
 800c2ac:	2320      	movs	r3, #32
 800c2ae:	2205      	movs	r2, #5
 800c2b0:	68f8      	ldr	r0, [r7, #12]
 800c2b2:	f7ff fd75 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c2b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c2ba:	e0b0      	b.n	800c41e <SCSI_Write10+0x1ba>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c2c2:	7f1b      	ldrb	r3, [r3, #28]
 800c2c4:	b25b      	sxtb	r3, r3
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	da0b      	bge.n	800c2e2 <SCSI_Write10+0x7e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c2d0:	7f59      	ldrb	r1, [r3, #29]
 800c2d2:	2320      	movs	r3, #32
 800c2d4:	2205      	movs	r2, #5
 800c2d6:	68f8      	ldr	r0, [r7, #12]
 800c2d8:	f7ff fd62 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c2dc:	f04f 33ff 	mov.w	r3, #4294967295
 800c2e0:	e09d      	b.n	800c41e <SCSI_Write10+0x1ba>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c2e8:	68fa      	ldr	r2, [r7, #12]
 800c2ea:	33b0      	adds	r3, #176	@ 0xb0
 800c2ec:	009b      	lsls	r3, r3, #2
 800c2ee:	4413      	add	r3, r2
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	7afa      	ldrb	r2, [r7, #11]
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	4798      	blx	r3
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d008      	beq.n	800c312 <SCSI_Write10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c300:	7af9      	ldrb	r1, [r7, #11]
 800c302:	233a      	movs	r3, #58	@ 0x3a
 800c304:	2202      	movs	r2, #2
 800c306:	68f8      	ldr	r0, [r7, #12]
 800c308:	f7ff fd4a 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c30c:	f04f 33ff 	mov.w	r3, #4294967295
 800c310:	e085      	b.n	800c41e <SCSI_Write10+0x1ba>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	33b0      	adds	r3, #176	@ 0xb0
 800c31c:	009b      	lsls	r3, r3, #2
 800c31e:	4413      	add	r3, r2
 800c320:	685b      	ldr	r3, [r3, #4]
 800c322:	68db      	ldr	r3, [r3, #12]
 800c324:	7afa      	ldrb	r2, [r7, #11]
 800c326:	4610      	mov	r0, r2
 800c328:	4798      	blx	r3
 800c32a:	4603      	mov	r3, r0
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d008      	beq.n	800c342 <SCSI_Write10+0xde>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800c330:	7af9      	ldrb	r1, [r7, #11]
 800c332:	2327      	movs	r3, #39	@ 0x27
 800c334:	2202      	movs	r2, #2
 800c336:	68f8      	ldr	r0, [r7, #12]
 800c338:	f7ff fd32 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c33c:	f04f 33ff 	mov.w	r3, #4294967295
 800c340:	e06d      	b.n	800c41e <SCSI_Write10+0x1ba>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	3302      	adds	r3, #2
 800c346:	781b      	ldrb	r3, [r3, #0]
 800c348:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	3303      	adds	r3, #3
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c352:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	3304      	adds	r3, #4
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800c35c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	3205      	adds	r2, #5
 800c362:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800c364:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c366:	697a      	ldr	r2, [r7, #20]
 800c368:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c36c:	66d3      	str	r3, [r2, #108]	@ 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	3307      	adds	r3, #7
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800c376:	687a      	ldr	r2, [r7, #4]
 800c378:	3208      	adds	r2, #8
 800c37a:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800c37c:	4313      	orrs	r3, r2
 800c37e:	697a      	ldr	r2, [r7, #20]
 800c380:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c384:	6713      	str	r3, [r2, #112]	@ 0x70

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c38c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c38e:	697b      	ldr	r3, [r7, #20]
 800c390:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c396:	7af9      	ldrb	r1, [r7, #11]
 800c398:	68f8      	ldr	r0, [r7, #12]
 800c39a:	f000 f97a 	bl	800c692 <SCSI_CheckAddressRange>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	da02      	bge.n	800c3aa <SCSI_Write10+0x146>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800c3a4:	f04f 33ff 	mov.w	r3, #4294967295
 800c3a8:	e039      	b.n	800c41e <SCSI_Write10+0x1ba>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c3b2:	697a      	ldr	r2, [r7, #20]
 800c3b4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c3b8:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 800c3bc:	fb02 f303 	mul.w	r3, r2, r3
 800c3c0:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3c8:	699b      	ldr	r3, [r3, #24]
 800c3ca:	693a      	ldr	r2, [r7, #16]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d00b      	beq.n	800c3e8 <SCSI_Write10+0x184>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3d6:	7f59      	ldrb	r1, [r3, #29]
 800c3d8:	2320      	movs	r3, #32
 800c3da:	2205      	movs	r2, #5
 800c3dc:	68f8      	ldr	r0, [r7, #12]
 800c3de:	f7ff fcdf 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3e6:	e01a      	b.n	800c41e <SCSI_Write10+0x1ba>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3ee:	bf28      	it	cs
 800c3f0:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 800c3f4:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800c3f6:	697b      	ldr	r3, [r7, #20]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800c3fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c428 <SCSI_Write10+0x1c4>)
 800c3fe:	7819      	ldrb	r1, [r3, #0]
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	f103 0210 	add.w	r2, r3, #16
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	68f8      	ldr	r0, [r7, #12]
 800c40a:	f002 fa96 	bl	800e93a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800c40e:	2300      	movs	r3, #0
 800c410:	e005      	b.n	800c41e <SCSI_Write10+0x1ba>
    return SCSI_ProcessWrite(pdev, lun);
 800c412:	7afb      	ldrb	r3, [r7, #11]
 800c414:	4619      	mov	r1, r3
 800c416:	68f8      	ldr	r0, [r7, #12]
 800c418:	f000 f9fe 	bl	800c818 <SCSI_ProcessWrite>
 800c41c:	4603      	mov	r3, r0
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3718      	adds	r7, #24
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}
 800c426:	bf00      	nop
 800c428:	24000073 	.word	0x24000073

0800c42c <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b086      	sub	sp, #24
 800c430:	af00      	add	r7, sp, #0
 800c432:	60f8      	str	r0, [r7, #12]
 800c434:	460b      	mov	r3, r1
 800c436:	607a      	str	r2, [r7, #4]
 800c438:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	32b0      	adds	r2, #176	@ 0xb0
 800c444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c448:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d102      	bne.n	800c456 <SCSI_Write12+0x2a>
  {
    return -1;
 800c450:	f04f 33ff 	mov.w	r3, #4294967295
 800c454:	e0d7      	b.n	800c606 <SCSI_Write12+0x1da>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	7a1b      	ldrb	r3, [r3, #8]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f040 80cd 	bne.w	800c5fa <SCSI_Write12+0x1ce>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800c460:	697b      	ldr	r3, [r7, #20]
 800c462:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c466:	699b      	ldr	r3, [r3, #24]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d10b      	bne.n	800c484 <SCSI_Write12+0x58>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c46c:	697b      	ldr	r3, [r7, #20]
 800c46e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c472:	7f59      	ldrb	r1, [r3, #29]
 800c474:	2320      	movs	r3, #32
 800c476:	2205      	movs	r2, #5
 800c478:	68f8      	ldr	r0, [r7, #12]
 800c47a:	f7ff fc91 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c47e:	f04f 33ff 	mov.w	r3, #4294967295
 800c482:	e0c0      	b.n	800c606 <SCSI_Write12+0x1da>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c48a:	7f1b      	ldrb	r3, [r3, #28]
 800c48c:	b25b      	sxtb	r3, r3
 800c48e:	2b00      	cmp	r3, #0
 800c490:	da0b      	bge.n	800c4aa <SCSI_Write12+0x7e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c498:	7f59      	ldrb	r1, [r3, #29]
 800c49a:	2320      	movs	r3, #32
 800c49c:	2205      	movs	r2, #5
 800c49e:	68f8      	ldr	r0, [r7, #12]
 800c4a0:	f7ff fc7e 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c4a4:	f04f 33ff 	mov.w	r3, #4294967295
 800c4a8:	e0ad      	b.n	800c606 <SCSI_Write12+0x1da>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4b0:	68fa      	ldr	r2, [r7, #12]
 800c4b2:	33b0      	adds	r3, #176	@ 0xb0
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	4413      	add	r3, r2
 800c4b8:	685b      	ldr	r3, [r3, #4]
 800c4ba:	689b      	ldr	r3, [r3, #8]
 800c4bc:	7afa      	ldrb	r2, [r7, #11]
 800c4be:	4610      	mov	r0, r2
 800c4c0:	4798      	blx	r3
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d00b      	beq.n	800c4e0 <SCSI_Write12+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c4c8:	7af9      	ldrb	r1, [r7, #11]
 800c4ca:	233a      	movs	r3, #58	@ 0x3a
 800c4cc:	2202      	movs	r2, #2
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f7ff fc66 	bl	800bda0 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	2205      	movs	r2, #5
 800c4d8:	721a      	strb	r2, [r3, #8]
      return -1;
 800c4da:	f04f 33ff 	mov.w	r3, #4294967295
 800c4de:	e092      	b.n	800c606 <SCSI_Write12+0x1da>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4e6:	68fa      	ldr	r2, [r7, #12]
 800c4e8:	33b0      	adds	r3, #176	@ 0xb0
 800c4ea:	009b      	lsls	r3, r3, #2
 800c4ec:	4413      	add	r3, r2
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	68db      	ldr	r3, [r3, #12]
 800c4f2:	7afa      	ldrb	r2, [r7, #11]
 800c4f4:	4610      	mov	r0, r2
 800c4f6:	4798      	blx	r3
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00b      	beq.n	800c516 <SCSI_Write12+0xea>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800c4fe:	7af9      	ldrb	r1, [r7, #11]
 800c500:	2327      	movs	r3, #39	@ 0x27
 800c502:	2202      	movs	r2, #2
 800c504:	68f8      	ldr	r0, [r7, #12]
 800c506:	f7ff fc4b 	bl	800bda0 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	2205      	movs	r2, #5
 800c50e:	721a      	strb	r2, [r3, #8]
      return -1;
 800c510:	f04f 33ff 	mov.w	r3, #4294967295
 800c514:	e077      	b.n	800c606 <SCSI_Write12+0x1da>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	3302      	adds	r3, #2
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	3303      	adds	r3, #3
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c526:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	3304      	adds	r3, #4
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800c530:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800c532:	687a      	ldr	r2, [r7, #4]
 800c534:	3205      	adds	r2, #5
 800c536:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800c538:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800c53a:	697a      	ldr	r2, [r7, #20]
 800c53c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c540:	66d3      	str	r3, [r2, #108]	@ 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	3306      	adds	r3, #6
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	3307      	adds	r3, #7
 800c54e:	781b      	ldrb	r3, [r3, #0]
 800c550:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800c552:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	3308      	adds	r3, #8
 800c558:	781b      	ldrb	r3, [r3, #0]
 800c55a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800c55c:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800c55e:	687a      	ldr	r2, [r7, #4]
 800c560:	3209      	adds	r2, #9
 800c562:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800c564:	4313      	orrs	r3, r2
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800c566:	697a      	ldr	r2, [r7, #20]
 800c568:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c56c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800c56e:	697b      	ldr	r3, [r7, #20]
 800c570:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c574:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c57c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c57e:	7af9      	ldrb	r1, [r7, #11]
 800c580:	68f8      	ldr	r0, [r7, #12]
 800c582:	f000 f886 	bl	800c692 <SCSI_CheckAddressRange>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	da02      	bge.n	800c592 <SCSI_Write12+0x166>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800c58c:	f04f 33ff 	mov.w	r3, #4294967295
 800c590:	e039      	b.n	800c606 <SCSI_Write12+0x1da>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c59a:	697a      	ldr	r2, [r7, #20]
 800c59c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c5a0:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 800c5a4:	fb02 f303 	mul.w	r3, r2, r3
 800c5a8:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c5b0:	699b      	ldr	r3, [r3, #24]
 800c5b2:	693a      	ldr	r2, [r7, #16]
 800c5b4:	429a      	cmp	r2, r3
 800c5b6:	d00b      	beq.n	800c5d0 <SCSI_Write12+0x1a4>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c5be:	7f59      	ldrb	r1, [r3, #29]
 800c5c0:	2320      	movs	r3, #32
 800c5c2:	2205      	movs	r2, #5
 800c5c4:	68f8      	ldr	r0, [r7, #12]
 800c5c6:	f7ff fbeb 	bl	800bda0 <SCSI_SenseCode>
      return -1;
 800c5ca:	f04f 33ff 	mov.w	r3, #4294967295
 800c5ce:	e01a      	b.n	800c606 <SCSI_Write12+0x1da>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5d6:	bf28      	it	cs
 800c5d8:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 800c5dc:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	2201      	movs	r2, #1
 800c5e2:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800c5e4:	4b0a      	ldr	r3, [pc, #40]	@ (800c610 <SCSI_Write12+0x1e4>)
 800c5e6:	7819      	ldrb	r1, [r3, #0]
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	f103 0210 	add.w	r2, r3, #16
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	68f8      	ldr	r0, [r7, #12]
 800c5f2:	f002 f9a2 	bl	800e93a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	e005      	b.n	800c606 <SCSI_Write12+0x1da>
    return SCSI_ProcessWrite(pdev, lun);
 800c5fa:	7afb      	ldrb	r3, [r7, #11]
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f000 f90a 	bl	800c818 <SCSI_ProcessWrite>
 800c604:	4603      	mov	r3, r0
}
 800c606:	4618      	mov	r0, r3
 800c608:	3718      	adds	r7, #24
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	24000073 	.word	0x24000073

0800c614 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b086      	sub	sp, #24
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	460b      	mov	r3, r1
 800c61e:	607a      	str	r2, [r7, #4]
 800c620:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	32b0      	adds	r2, #176	@ 0xb0
 800c62c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c630:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d102      	bne.n	800c63e <SCSI_Verify10+0x2a>
  {
    return -1;
 800c638:	f04f 33ff 	mov.w	r3, #4294967295
 800c63c:	e025      	b.n	800c68a <SCSI_Verify10+0x76>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	3301      	adds	r3, #1
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	f003 0302 	and.w	r3, r3, #2
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d008      	beq.n	800c65e <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800c64c:	7af9      	ldrb	r1, [r7, #11]
 800c64e:	2324      	movs	r3, #36	@ 0x24
 800c650:	2205      	movs	r2, #5
 800c652:	68f8      	ldr	r0, [r7, #12]
 800c654:	f7ff fba4 	bl	800bda0 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800c658:	f04f 33ff 	mov.w	r3, #4294967295
 800c65c:	e015      	b.n	800c68a <SCSI_Verify10+0x76>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800c65e:	697b      	ldr	r3, [r7, #20]
 800c660:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c664:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c66c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c66e:	7af9      	ldrb	r1, [r7, #11]
 800c670:	68f8      	ldr	r0, [r7, #12]
 800c672:	f000 f80e 	bl	800c692 <SCSI_CheckAddressRange>
 800c676:	4603      	mov	r3, r0
 800c678:	2b00      	cmp	r3, #0
 800c67a:	da02      	bge.n	800c682 <SCSI_Verify10+0x6e>
  {
    return -1; /* error */
 800c67c:	f04f 33ff 	mov.w	r3, #4294967295
 800c680:	e003      	b.n	800c68a <SCSI_Verify10+0x76>
  }

  hmsc->bot_data_length = 0U;
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	2200      	movs	r2, #0
 800c686:	60da      	str	r2, [r3, #12]

  return 0;
 800c688:	2300      	movs	r3, #0
}
 800c68a:	4618      	mov	r0, r3
 800c68c:	3718      	adds	r7, #24
 800c68e:	46bd      	mov	sp, r7
 800c690:	bd80      	pop	{r7, pc}

0800c692 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800c692:	b580      	push	{r7, lr}
 800c694:	b086      	sub	sp, #24
 800c696:	af00      	add	r7, sp, #0
 800c698:	60f8      	str	r0, [r7, #12]
 800c69a:	607a      	str	r2, [r7, #4]
 800c69c:	603b      	str	r3, [r7, #0]
 800c69e:	460b      	mov	r3, r1
 800c6a0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	32b0      	adds	r2, #176	@ 0xb0
 800c6ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6b0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d102      	bne.n	800c6be <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 800c6b8:	f04f 33ff 	mov.w	r3, #4294967295
 800c6bc:	e012      	b.n	800c6e4 <SCSI_CheckAddressRange+0x52>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800c6be:	687a      	ldr	r2, [r7, #4]
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	441a      	add	r2, r3
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c6ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d908      	bls.n	800c6e2 <SCSI_CheckAddressRange+0x50>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800c6d0:	7af9      	ldrb	r1, [r7, #11]
 800c6d2:	2321      	movs	r3, #33	@ 0x21
 800c6d4:	2205      	movs	r2, #5
 800c6d6:	68f8      	ldr	r0, [r7, #12]
 800c6d8:	f7ff fb62 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800c6dc:	f04f 33ff 	mov.w	r3, #4294967295
 800c6e0:	e000      	b.n	800c6e4 <SCSI_CheckAddressRange+0x52>
  }

  return 0;
 800c6e2:	2300      	movs	r3, #0
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3718      	adds	r7, #24
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800c6ec:	b590      	push	{r4, r7, lr}
 800c6ee:	b085      	sub	sp, #20
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	32b0      	adds	r2, #176	@ 0xb0
 800c702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c706:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d102      	bne.n	800c714 <SCSI_ProcessRead+0x28>
  {
    return -1;
 800c70e:	f04f 33ff 	mov.w	r3, #4294967295
 800c712:	e07b      	b.n	800c80c <SCSI_ProcessRead+0x120>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c71a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c71c:	68fa      	ldr	r2, [r7, #12]
 800c71e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c722:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 800c726:	fb02 f303 	mul.w	r3, r2, r3
 800c72a:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c732:	bf28      	it	cs
 800c734:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 800c738:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	33b0      	adds	r3, #176	@ 0xb0
 800c744:	009b      	lsls	r3, r3, #2
 800c746:	4413      	add	r3, r2
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	691c      	ldr	r4, [r3, #16]
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	f103 0110 	add.w	r1, r3, #16
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c758:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c760:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c764:	4618      	mov	r0, r3
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800c76c:	b29b      	uxth	r3, r3
 800c76e:	78f8      	ldrb	r0, [r7, #3]
 800c770:	47a0      	blx	r4
 800c772:	4603      	mov	r3, r0
 800c774:	2b00      	cmp	r3, #0
 800c776:	da08      	bge.n	800c78a <SCSI_ProcessRead+0x9e>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800c778:	78f9      	ldrb	r1, [r7, #3]
 800c77a:	2311      	movs	r3, #17
 800c77c:	2204      	movs	r2, #4
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f7ff fb0e 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800c784:	f04f 33ff 	mov.w	r3, #4294967295
 800c788:	e040      	b.n	800c80c <SCSI_ProcessRead+0x120>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800c78a:	4b22      	ldr	r3, [pc, #136]	@ (800c814 <SCSI_ProcessRead+0x128>)
 800c78c:	7819      	ldrb	r1, [r3, #0]
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	f103 0210 	add.w	r2, r3, #16
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f002 f8ae 	bl	800e8f8 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7a2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7aa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c7ae:	4619      	mov	r1, r3
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c7b6:	4413      	add	r3, r2
 800c7b8:	68fa      	ldr	r2, [r7, #12]
 800c7ba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c7be:	66d3      	str	r3, [r2, #108]	@ 0x6c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7ce:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c7da:	1ad3      	subs	r3, r2, r3
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c7e2:	6713      	str	r3, [r2, #112]	@ 0x70

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	1ad3      	subs	r3, r2, r3
 800c7f0:	68fa      	ldr	r2, [r7, #12]
 800c7f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c7f6:	6393      	str	r3, [r2, #56]	@ 0x38

  if (hmsc->scsi_blk_len == 0U)
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c800:	2b00      	cmp	r3, #0
 800c802:	d102      	bne.n	800c80a <SCSI_ProcessRead+0x11e>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	2203      	movs	r2, #3
 800c808:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800c80a:	2300      	movs	r3, #0
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3714      	adds	r7, #20
 800c810:	46bd      	mov	sp, r7
 800c812:	bd90      	pop	{r4, r7, pc}
 800c814:	24000072 	.word	0x24000072

0800c818 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800c818:	b590      	push	{r4, r7, lr}
 800c81a:	b085      	sub	sp, #20
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
 800c820:	460b      	mov	r3, r1
 800c822:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	32b0      	adds	r2, #176	@ 0xb0
 800c82e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c832:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d102      	bne.n	800c840 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 800c83a:	f04f 33ff 	mov.w	r3, #4294967295
 800c83e:	e08e      	b.n	800c95e <SCSI_ProcessWrite+0x146>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c848:	68fa      	ldr	r2, [r7, #12]
 800c84a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c84e:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 800c852:	fb02 f303 	mul.w	r3, r2, r3
 800c856:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c85e:	bf28      	it	cs
 800c860:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 800c864:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c86c:	687a      	ldr	r2, [r7, #4]
 800c86e:	33b0      	adds	r3, #176	@ 0xb0
 800c870:	009b      	lsls	r3, r3, #2
 800c872:	4413      	add	r3, r2
 800c874:	685b      	ldr	r3, [r3, #4]
 800c876:	695c      	ldr	r4, [r3, #20]
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	f103 0110 	add.w	r1, r3, #16
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c884:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c88c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c890:	4618      	mov	r0, r3
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800c898:	b29b      	uxth	r3, r3
 800c89a:	78f8      	ldrb	r0, [r7, #3]
 800c89c:	47a0      	blx	r4
 800c89e:	4603      	mov	r3, r0
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	da08      	bge.n	800c8b6 <SCSI_ProcessWrite+0x9e>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800c8a4:	78f9      	ldrb	r1, [r7, #3]
 800c8a6:	2303      	movs	r3, #3
 800c8a8:	2204      	movs	r2, #4
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f7ff fa78 	bl	800bda0 <SCSI_SenseCode>
    return -1;
 800c8b0:	f04f 33ff 	mov.w	r3, #4294967295
 800c8b4:	e053      	b.n	800c95e <SCSI_ProcessWrite+0x146>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c8bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c8c4:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	fbb3 f3f1 	udiv	r3, r3, r1
 800c8d0:	4413      	add	r3, r2
 800c8d2:	68fa      	ldr	r2, [r7, #12]
 800c8d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c8d8:	66d3      	str	r3, [r2, #108]	@ 0x6c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c8e0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c8e8:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	fbb3 f3f1 	udiv	r3, r3, r1
 800c8f4:	1ad3      	subs	r3, r2, r3
 800c8f6:	68fa      	ldr	r2, [r7, #12]
 800c8f8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c8fc:	6713      	str	r3, [r2, #112]	@ 0x70

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	1ad3      	subs	r3, r2, r3
 800c90a:	68fa      	ldr	r2, [r7, #12]
 800c90c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c910:	6393      	str	r3, [r2, #56]	@ 0x38

  if (hmsc->scsi_blk_len == 0U)
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d104      	bne.n	800c928 <SCSI_ProcessWrite+0x110>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800c91e:	2100      	movs	r1, #0
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f7fe fc27 	bl	800b174 <MSC_BOT_SendCSW>
 800c926:	e019      	b.n	800c95c <SCSI_ProcessWrite+0x144>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c92e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c936:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 800c93a:	fb02 f303 	mul.w	r3, r2, r3
 800c93e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c942:	bf28      	it	cs
 800c944:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 800c948:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800c94a:	4b07      	ldr	r3, [pc, #28]	@ (800c968 <SCSI_ProcessWrite+0x150>)
 800c94c:	7819      	ldrb	r1, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	f103 0210 	add.w	r2, r3, #16
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f001 ffef 	bl	800e93a <USBD_LL_PrepareReceive>
  }

  return 0;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3714      	adds	r7, #20
 800c962:	46bd      	mov	sp, r7
 800c964:	bd90      	pop	{r4, r7, pc}
 800c966:	bf00      	nop
 800c968:	24000073 	.word	0x24000073

0800c96c <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b087      	sub	sp, #28
 800c970:	af00      	add	r7, sp, #0
 800c972:	60f8      	str	r0, [r7, #12]
 800c974:	60b9      	str	r1, [r7, #8]
 800c976:	4613      	mov	r3, r2
 800c978:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800c97a:	88fb      	ldrh	r3, [r7, #6]
 800c97c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d102      	bne.n	800c98a <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800c984:	f04f 33ff 	mov.w	r3, #4294967295
 800c988:	e013      	b.n	800c9b2 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800c98a:	8afa      	ldrh	r2, [r7, #22]
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800c990:	e00b      	b.n	800c9aa <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800c992:	8afb      	ldrh	r3, [r7, #22]
 800c994:	3b01      	subs	r3, #1
 800c996:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800c998:	8afb      	ldrh	r3, [r7, #22]
 800c99a:	68ba      	ldr	r2, [r7, #8]
 800c99c:	441a      	add	r2, r3
 800c99e:	8afb      	ldrh	r3, [r7, #22]
 800c9a0:	7811      	ldrb	r1, [r2, #0]
 800c9a2:	68fa      	ldr	r2, [r7, #12]
 800c9a4:	4413      	add	r3, r2
 800c9a6:	460a      	mov	r2, r1
 800c9a8:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800c9aa:	8afb      	ldrh	r3, [r7, #22]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d1f0      	bne.n	800c992 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800c9b0:	2300      	movs	r3, #0
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	371c      	adds	r7, #28
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9bc:	4770      	bx	lr

0800c9be <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c9be:	b580      	push	{r7, lr}
 800c9c0:	b086      	sub	sp, #24
 800c9c2:	af00      	add	r7, sp, #0
 800c9c4:	60f8      	str	r0, [r7, #12]
 800c9c6:	60b9      	str	r1, [r7, #8]
 800c9c8:	4613      	mov	r3, r2
 800c9ca:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d101      	bne.n	800c9d6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c9d2:	2303      	movs	r3, #3
 800c9d4:	e01f      	b.n	800ca16 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d003      	beq.n	800c9fc <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	68ba      	ldr	r2, [r7, #8]
 800c9f8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	79fa      	ldrb	r2, [r7, #7]
 800ca08:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ca0a:	68f8      	ldr	r0, [r7, #12]
 800ca0c:	f001 fe1c 	bl	800e648 <USBD_LL_Init>
 800ca10:	4603      	mov	r3, r0
 800ca12:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ca14:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3718      	adds	r7, #24
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b084      	sub	sp, #16
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	6078      	str	r0, [r7, #4]
 800ca26:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d101      	bne.n	800ca36 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ca32:	2303      	movs	r3, #3
 800ca34:	e025      	b.n	800ca82 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	683a      	ldr	r2, [r7, #0]
 800ca3a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	32ae      	adds	r2, #174	@ 0xae
 800ca48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d00f      	beq.n	800ca72 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	32ae      	adds	r2, #174	@ 0xae
 800ca5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca62:	f107 020e 	add.w	r2, r7, #14
 800ca66:	4610      	mov	r0, r2
 800ca68:	4798      	blx	r3
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ca78:	1c5a      	adds	r2, r3, #1
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ca80:	2300      	movs	r3, #0
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3710      	adds	r7, #16
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ca8a:	b580      	push	{r7, lr}
 800ca8c:	b082      	sub	sp, #8
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f001 fe28 	bl	800e6e8 <USBD_LL_Start>
 800ca98:	4603      	mov	r3, r0
}
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	3708      	adds	r7, #8
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800caa2:	b480      	push	{r7}
 800caa4:	b083      	sub	sp, #12
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800caaa:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800caac:	4618      	mov	r0, r3
 800caae:	370c      	adds	r7, #12
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr

0800cab8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b084      	sub	sp, #16
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
 800cac0:	460b      	mov	r3, r1
 800cac2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cac4:	2300      	movs	r3, #0
 800cac6:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d009      	beq.n	800cae6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	78fa      	ldrb	r2, [r7, #3]
 800cadc:	4611      	mov	r1, r2
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	4798      	blx	r3
 800cae2:	4603      	mov	r3, r0
 800cae4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cae6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3710      	adds	r7, #16
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	460b      	mov	r3, r1
 800cafa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cafc:	2300      	movs	r3, #0
 800cafe:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	78fa      	ldrb	r2, [r7, #3]
 800cb0a:	4611      	mov	r1, r2
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	4798      	blx	r3
 800cb10:	4603      	mov	r3, r0
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d001      	beq.n	800cb1a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cb16:	2303      	movs	r3, #3
 800cb18:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cb1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3710      	adds	r7, #16
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}

0800cb24 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb34:	6839      	ldr	r1, [r7, #0]
 800cb36:	4618      	mov	r0, r3
 800cb38:	f001 f90d 	bl	800dd56 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2201      	movs	r2, #1
 800cb40:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb58:	f003 031f 	and.w	r3, r3, #31
 800cb5c:	2b02      	cmp	r3, #2
 800cb5e:	d01a      	beq.n	800cb96 <USBD_LL_SetupStage+0x72>
 800cb60:	2b02      	cmp	r3, #2
 800cb62:	d822      	bhi.n	800cbaa <USBD_LL_SetupStage+0x86>
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d002      	beq.n	800cb6e <USBD_LL_SetupStage+0x4a>
 800cb68:	2b01      	cmp	r3, #1
 800cb6a:	d00a      	beq.n	800cb82 <USBD_LL_SetupStage+0x5e>
 800cb6c:	e01d      	b.n	800cbaa <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb74:	4619      	mov	r1, r3
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 fb64 	bl	800d244 <USBD_StdDevReq>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	73fb      	strb	r3, [r7, #15]
      break;
 800cb80:	e020      	b.n	800cbc4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb88:	4619      	mov	r1, r3
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 fbcc 	bl	800d328 <USBD_StdItfReq>
 800cb90:	4603      	mov	r3, r0
 800cb92:	73fb      	strb	r3, [r7, #15]
      break;
 800cb94:	e016      	b.n	800cbc4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb9c:	4619      	mov	r1, r3
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f000 fc2e 	bl	800d400 <USBD_StdEPReq>
 800cba4:	4603      	mov	r3, r0
 800cba6:	73fb      	strb	r3, [r7, #15]
      break;
 800cba8:	e00c      	b.n	800cbc4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cbb0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cbb4:	b2db      	uxtb	r3, r3
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f001 fe14 	bl	800e7e6 <USBD_LL_StallEP>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	73fb      	strb	r3, [r7, #15]
      break;
 800cbc2:	bf00      	nop
  }

  return ret;
 800cbc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	3710      	adds	r7, #16
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}

0800cbce <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cbce:	b580      	push	{r7, lr}
 800cbd0:	b086      	sub	sp, #24
 800cbd2:	af00      	add	r7, sp, #0
 800cbd4:	60f8      	str	r0, [r7, #12]
 800cbd6:	460b      	mov	r3, r1
 800cbd8:	607a      	str	r2, [r7, #4]
 800cbda:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cbdc:	2300      	movs	r3, #0
 800cbde:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800cbe0:	7afb      	ldrb	r3, [r7, #11]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d16e      	bne.n	800ccc4 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cbec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cbf4:	2b03      	cmp	r3, #3
 800cbf6:	f040 8098 	bne.w	800cd2a <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	689a      	ldr	r2, [r3, #8]
 800cbfe:	693b      	ldr	r3, [r7, #16]
 800cc00:	68db      	ldr	r3, [r3, #12]
 800cc02:	429a      	cmp	r2, r3
 800cc04:	d913      	bls.n	800cc2e <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	689a      	ldr	r2, [r3, #8]
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	68db      	ldr	r3, [r3, #12]
 800cc0e:	1ad2      	subs	r2, r2, r3
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	68da      	ldr	r2, [r3, #12]
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	689b      	ldr	r3, [r3, #8]
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	bf28      	it	cs
 800cc20:	4613      	movcs	r3, r2
 800cc22:	461a      	mov	r2, r3
 800cc24:	6879      	ldr	r1, [r7, #4]
 800cc26:	68f8      	ldr	r0, [r7, #12]
 800cc28:	f001 f978 	bl	800df1c <USBD_CtlContinueRx>
 800cc2c:	e07d      	b.n	800cd2a <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cc34:	f003 031f 	and.w	r3, r3, #31
 800cc38:	2b02      	cmp	r3, #2
 800cc3a:	d014      	beq.n	800cc66 <USBD_LL_DataOutStage+0x98>
 800cc3c:	2b02      	cmp	r3, #2
 800cc3e:	d81d      	bhi.n	800cc7c <USBD_LL_DataOutStage+0xae>
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d002      	beq.n	800cc4a <USBD_LL_DataOutStage+0x7c>
 800cc44:	2b01      	cmp	r3, #1
 800cc46:	d003      	beq.n	800cc50 <USBD_LL_DataOutStage+0x82>
 800cc48:	e018      	b.n	800cc7c <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	75bb      	strb	r3, [r7, #22]
            break;
 800cc4e:	e018      	b.n	800cc82 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cc56:	b2db      	uxtb	r3, r3
 800cc58:	4619      	mov	r1, r3
 800cc5a:	68f8      	ldr	r0, [r7, #12]
 800cc5c:	f000 fa64 	bl	800d128 <USBD_CoreFindIF>
 800cc60:	4603      	mov	r3, r0
 800cc62:	75bb      	strb	r3, [r7, #22]
            break;
 800cc64:	e00d      	b.n	800cc82 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cc6c:	b2db      	uxtb	r3, r3
 800cc6e:	4619      	mov	r1, r3
 800cc70:	68f8      	ldr	r0, [r7, #12]
 800cc72:	f000 fa66 	bl	800d142 <USBD_CoreFindEP>
 800cc76:	4603      	mov	r3, r0
 800cc78:	75bb      	strb	r3, [r7, #22]
            break;
 800cc7a:	e002      	b.n	800cc82 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	75bb      	strb	r3, [r7, #22]
            break;
 800cc80:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cc82:	7dbb      	ldrb	r3, [r7, #22]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d119      	bne.n	800ccbc <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	2b03      	cmp	r3, #3
 800cc92:	d113      	bne.n	800ccbc <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cc94:	7dba      	ldrb	r2, [r7, #22]
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	32ae      	adds	r2, #174	@ 0xae
 800cc9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc9e:	691b      	ldr	r3, [r3, #16]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d00b      	beq.n	800ccbc <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800cca4:	7dba      	ldrb	r2, [r7, #22]
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ccac:	7dba      	ldrb	r2, [r7, #22]
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	32ae      	adds	r2, #174	@ 0xae
 800ccb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccb6:	691b      	ldr	r3, [r3, #16]
 800ccb8:	68f8      	ldr	r0, [r7, #12]
 800ccba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ccbc:	68f8      	ldr	r0, [r7, #12]
 800ccbe:	f001 f93e 	bl	800df3e <USBD_CtlSendStatus>
 800ccc2:	e032      	b.n	800cd2a <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ccc4:	7afb      	ldrb	r3, [r7, #11]
 800ccc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccca:	b2db      	uxtb	r3, r3
 800cccc:	4619      	mov	r1, r3
 800ccce:	68f8      	ldr	r0, [r7, #12]
 800ccd0:	f000 fa37 	bl	800d142 <USBD_CoreFindEP>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ccd8:	7dbb      	ldrb	r3, [r7, #22]
 800ccda:	2bff      	cmp	r3, #255	@ 0xff
 800ccdc:	d025      	beq.n	800cd2a <USBD_LL_DataOutStage+0x15c>
 800ccde:	7dbb      	ldrb	r3, [r7, #22]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d122      	bne.n	800cd2a <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccea:	b2db      	uxtb	r3, r3
 800ccec:	2b03      	cmp	r3, #3
 800ccee:	d117      	bne.n	800cd20 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ccf0:	7dba      	ldrb	r2, [r7, #22]
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	32ae      	adds	r2, #174	@ 0xae
 800ccf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccfa:	699b      	ldr	r3, [r3, #24]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d00f      	beq.n	800cd20 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800cd00:	7dba      	ldrb	r2, [r7, #22]
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cd08:	7dba      	ldrb	r2, [r7, #22]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	32ae      	adds	r2, #174	@ 0xae
 800cd0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd12:	699b      	ldr	r3, [r3, #24]
 800cd14:	7afa      	ldrb	r2, [r7, #11]
 800cd16:	4611      	mov	r1, r2
 800cd18:	68f8      	ldr	r0, [r7, #12]
 800cd1a:	4798      	blx	r3
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cd20:	7dfb      	ldrb	r3, [r7, #23]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800cd26:	7dfb      	ldrb	r3, [r7, #23]
 800cd28:	e000      	b.n	800cd2c <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800cd2a:	2300      	movs	r3, #0
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3718      	adds	r7, #24
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}

0800cd34 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b086      	sub	sp, #24
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	60f8      	str	r0, [r7, #12]
 800cd3c:	460b      	mov	r3, r1
 800cd3e:	607a      	str	r2, [r7, #4]
 800cd40:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800cd42:	7afb      	ldrb	r3, [r7, #11]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d16f      	bne.n	800ce28 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	3314      	adds	r3, #20
 800cd4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cd54:	2b02      	cmp	r3, #2
 800cd56:	d15a      	bne.n	800ce0e <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	689a      	ldr	r2, [r3, #8]
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	68db      	ldr	r3, [r3, #12]
 800cd60:	429a      	cmp	r2, r3
 800cd62:	d914      	bls.n	800cd8e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cd64:	693b      	ldr	r3, [r7, #16]
 800cd66:	689a      	ldr	r2, [r3, #8]
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	1ad2      	subs	r2, r2, r3
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	689b      	ldr	r3, [r3, #8]
 800cd76:	461a      	mov	r2, r3
 800cd78:	6879      	ldr	r1, [r7, #4]
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f001 f8bd 	bl	800defa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd80:	2300      	movs	r3, #0
 800cd82:	2200      	movs	r2, #0
 800cd84:	2100      	movs	r1, #0
 800cd86:	68f8      	ldr	r0, [r7, #12]
 800cd88:	f001 fdd7 	bl	800e93a <USBD_LL_PrepareReceive>
 800cd8c:	e03f      	b.n	800ce0e <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	68da      	ldr	r2, [r3, #12]
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	689b      	ldr	r3, [r3, #8]
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d11c      	bne.n	800cdd4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	685a      	ldr	r2, [r3, #4]
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d316      	bcc.n	800cdd4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	685a      	ldr	r2, [r3, #4]
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d20f      	bcs.n	800cdd4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	2100      	movs	r1, #0
 800cdb8:	68f8      	ldr	r0, [r7, #12]
 800cdba:	f001 f89e 	bl	800defa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	2200      	movs	r2, #0
 800cdca:	2100      	movs	r1, #0
 800cdcc:	68f8      	ldr	r0, [r7, #12]
 800cdce:	f001 fdb4 	bl	800e93a <USBD_LL_PrepareReceive>
 800cdd2:	e01c      	b.n	800ce0e <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdda:	b2db      	uxtb	r3, r3
 800cddc:	2b03      	cmp	r3, #3
 800cdde:	d10f      	bne.n	800ce00 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cde6:	68db      	ldr	r3, [r3, #12]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d009      	beq.n	800ce00 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	2200      	movs	r2, #0
 800cdf0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdfa:	68db      	ldr	r3, [r3, #12]
 800cdfc:	68f8      	ldr	r0, [r7, #12]
 800cdfe:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce00:	2180      	movs	r1, #128	@ 0x80
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f001 fcef 	bl	800e7e6 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ce08:	68f8      	ldr	r0, [r7, #12]
 800ce0a:	f001 f8ab 	bl	800df64 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d03a      	beq.n	800ce8e <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ce18:	68f8      	ldr	r0, [r7, #12]
 800ce1a:	f7ff fe42 	bl	800caa2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	2200      	movs	r2, #0
 800ce22:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ce26:	e032      	b.n	800ce8e <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ce28:	7afb      	ldrb	r3, [r7, #11]
 800ce2a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce2e:	b2db      	uxtb	r3, r3
 800ce30:	4619      	mov	r1, r3
 800ce32:	68f8      	ldr	r0, [r7, #12]
 800ce34:	f000 f985 	bl	800d142 <USBD_CoreFindEP>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce3c:	7dfb      	ldrb	r3, [r7, #23]
 800ce3e:	2bff      	cmp	r3, #255	@ 0xff
 800ce40:	d025      	beq.n	800ce8e <USBD_LL_DataInStage+0x15a>
 800ce42:	7dfb      	ldrb	r3, [r7, #23]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d122      	bne.n	800ce8e <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	2b03      	cmp	r3, #3
 800ce52:	d11c      	bne.n	800ce8e <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ce54:	7dfa      	ldrb	r2, [r7, #23]
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	32ae      	adds	r2, #174	@ 0xae
 800ce5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce5e:	695b      	ldr	r3, [r3, #20]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d014      	beq.n	800ce8e <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ce64:	7dfa      	ldrb	r2, [r7, #23]
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ce6c:	7dfa      	ldrb	r2, [r7, #23]
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	32ae      	adds	r2, #174	@ 0xae
 800ce72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce76:	695b      	ldr	r3, [r3, #20]
 800ce78:	7afa      	ldrb	r2, [r7, #11]
 800ce7a:	4611      	mov	r1, r2
 800ce7c:	68f8      	ldr	r0, [r7, #12]
 800ce7e:	4798      	blx	r3
 800ce80:	4603      	mov	r3, r0
 800ce82:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ce84:	7dbb      	ldrb	r3, [r7, #22]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d001      	beq.n	800ce8e <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ce8a:	7dbb      	ldrb	r3, [r7, #22]
 800ce8c:	e000      	b.n	800ce90 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ce8e:	2300      	movs	r3, #0
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3718      	adds	r7, #24
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}

0800ce98 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b084      	sub	sp, #16
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800cea0:	2300      	movs	r3, #0
 800cea2:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2201      	movs	r2, #1
 800cea8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2200      	movs	r2, #0
 800ceb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2200      	movs	r2, #0
 800cebe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2200      	movs	r2, #0
 800cec6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d014      	beq.n	800cefe <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ceda:	685b      	ldr	r3, [r3, #4]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d00e      	beq.n	800cefe <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cee6:	685b      	ldr	r3, [r3, #4]
 800cee8:	687a      	ldr	r2, [r7, #4]
 800ceea:	6852      	ldr	r2, [r2, #4]
 800ceec:	b2d2      	uxtb	r2, r2
 800ceee:	4611      	mov	r1, r2
 800cef0:	6878      	ldr	r0, [r7, #4]
 800cef2:	4798      	blx	r3
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d001      	beq.n	800cefe <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800cefa:	2303      	movs	r3, #3
 800cefc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cefe:	2340      	movs	r3, #64	@ 0x40
 800cf00:	2200      	movs	r2, #0
 800cf02:	2100      	movs	r1, #0
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f001 fc0a 	bl	800e71e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2201      	movs	r2, #1
 800cf0e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2240      	movs	r2, #64	@ 0x40
 800cf16:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cf1a:	2340      	movs	r3, #64	@ 0x40
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	2180      	movs	r1, #128	@ 0x80
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	f001 fbfc 	bl	800e71e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2201      	movs	r2, #1
 800cf2a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2240      	movs	r2, #64	@ 0x40
 800cf30:	621a      	str	r2, [r3, #32]

  return ret;
 800cf32:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf34:	4618      	mov	r0, r3
 800cf36:	3710      	adds	r7, #16
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}

0800cf3c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b083      	sub	sp, #12
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	460b      	mov	r3, r1
 800cf46:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	78fa      	ldrb	r2, [r7, #3]
 800cf4c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cf4e:	2300      	movs	r3, #0
}
 800cf50:	4618      	mov	r0, r3
 800cf52:	370c      	adds	r7, #12
 800cf54:	46bd      	mov	sp, r7
 800cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5a:	4770      	bx	lr

0800cf5c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b083      	sub	sp, #12
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf6a:	b2db      	uxtb	r3, r3
 800cf6c:	2b04      	cmp	r3, #4
 800cf6e:	d006      	beq.n	800cf7e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf76:	b2da      	uxtb	r2, r3
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2204      	movs	r2, #4
 800cf82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800cf86:	2300      	movs	r3, #0
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	370c      	adds	r7, #12
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf92:	4770      	bx	lr

0800cf94 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800cf94:	b480      	push	{r7}
 800cf96:	b083      	sub	sp, #12
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	2b04      	cmp	r3, #4
 800cfa6:	d106      	bne.n	800cfb6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800cfae:	b2da      	uxtb	r2, r3
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr

0800cfc4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b082      	sub	sp, #8
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfd2:	b2db      	uxtb	r3, r3
 800cfd4:	2b03      	cmp	r3, #3
 800cfd6:	d110      	bne.n	800cffa <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00b      	beq.n	800cffa <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfe8:	69db      	ldr	r3, [r3, #28]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d005      	beq.n	800cffa <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cff4:	69db      	ldr	r3, [r3, #28]
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800cffa:	2300      	movs	r3, #0
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3708      	adds	r7, #8
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b082      	sub	sp, #8
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
 800d00c:	460b      	mov	r3, r1
 800d00e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	32ae      	adds	r2, #174	@ 0xae
 800d01a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d101      	bne.n	800d026 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d022:	2303      	movs	r3, #3
 800d024:	e01c      	b.n	800d060 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d02c:	b2db      	uxtb	r3, r3
 800d02e:	2b03      	cmp	r3, #3
 800d030:	d115      	bne.n	800d05e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	32ae      	adds	r2, #174	@ 0xae
 800d03c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d040:	6a1b      	ldr	r3, [r3, #32]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00b      	beq.n	800d05e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	32ae      	adds	r2, #174	@ 0xae
 800d050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d054:	6a1b      	ldr	r3, [r3, #32]
 800d056:	78fa      	ldrb	r2, [r7, #3]
 800d058:	4611      	mov	r1, r2
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d05e:	2300      	movs	r3, #0
}
 800d060:	4618      	mov	r0, r3
 800d062:	3708      	adds	r7, #8
 800d064:	46bd      	mov	sp, r7
 800d066:	bd80      	pop	{r7, pc}

0800d068 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b082      	sub	sp, #8
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
 800d070:	460b      	mov	r3, r1
 800d072:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	32ae      	adds	r2, #174	@ 0xae
 800d07e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d101      	bne.n	800d08a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d086:	2303      	movs	r3, #3
 800d088:	e01c      	b.n	800d0c4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d090:	b2db      	uxtb	r3, r3
 800d092:	2b03      	cmp	r3, #3
 800d094:	d115      	bne.n	800d0c2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	32ae      	adds	r2, #174	@ 0xae
 800d0a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d00b      	beq.n	800d0c2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	32ae      	adds	r2, #174	@ 0xae
 800d0b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0ba:	78fa      	ldrb	r2, [r7, #3]
 800d0bc:	4611      	mov	r1, r2
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d0c2:	2300      	movs	r3, #0
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3708      	adds	r7, #8
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d0cc:	b480      	push	{r7}
 800d0ce:	b083      	sub	sp, #12
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d0d4:	2300      	movs	r3, #0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	370c      	adds	r7, #12
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e0:	4770      	bx	lr

0800d0e2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d0e2:	b580      	push	{r7, lr}
 800d0e4:	b084      	sub	sp, #16
 800d0e6:	af00      	add	r7, sp, #0
 800d0e8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d00e      	beq.n	800d11e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	687a      	ldr	r2, [r7, #4]
 800d10a:	6852      	ldr	r2, [r2, #4]
 800d10c:	b2d2      	uxtb	r2, r2
 800d10e:	4611      	mov	r1, r2
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	4798      	blx	r3
 800d114:	4603      	mov	r3, r0
 800d116:	2b00      	cmp	r3, #0
 800d118:	d001      	beq.n	800d11e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d11a:	2303      	movs	r3, #3
 800d11c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d120:	4618      	mov	r0, r3
 800d122:	3710      	adds	r7, #16
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d128:	b480      	push	{r7}
 800d12a:	b083      	sub	sp, #12
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	460b      	mov	r3, r1
 800d132:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d134:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d136:	4618      	mov	r0, r3
 800d138:	370c      	adds	r7, #12
 800d13a:	46bd      	mov	sp, r7
 800d13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d140:	4770      	bx	lr

0800d142 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d142:	b480      	push	{r7}
 800d144:	b083      	sub	sp, #12
 800d146:	af00      	add	r7, sp, #0
 800d148:	6078      	str	r0, [r7, #4]
 800d14a:	460b      	mov	r3, r1
 800d14c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d14e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d150:	4618      	mov	r0, r3
 800d152:	370c      	adds	r7, #12
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr

0800d15c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b086      	sub	sp, #24
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	460b      	mov	r3, r1
 800d166:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d170:	2300      	movs	r3, #0
 800d172:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	885b      	ldrh	r3, [r3, #2]
 800d178:	b29b      	uxth	r3, r3
 800d17a:	68fa      	ldr	r2, [r7, #12]
 800d17c:	7812      	ldrb	r2, [r2, #0]
 800d17e:	4293      	cmp	r3, r2
 800d180:	d91f      	bls.n	800d1c2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d188:	e013      	b.n	800d1b2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d18a:	f107 030a 	add.w	r3, r7, #10
 800d18e:	4619      	mov	r1, r3
 800d190:	6978      	ldr	r0, [r7, #20]
 800d192:	f000 f81b 	bl	800d1cc <USBD_GetNextDesc>
 800d196:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d198:	697b      	ldr	r3, [r7, #20]
 800d19a:	785b      	ldrb	r3, [r3, #1]
 800d19c:	2b05      	cmp	r3, #5
 800d19e:	d108      	bne.n	800d1b2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d1a0:	697b      	ldr	r3, [r7, #20]
 800d1a2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	789b      	ldrb	r3, [r3, #2]
 800d1a8:	78fa      	ldrb	r2, [r7, #3]
 800d1aa:	429a      	cmp	r2, r3
 800d1ac:	d008      	beq.n	800d1c0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	885b      	ldrh	r3, [r3, #2]
 800d1b6:	b29a      	uxth	r2, r3
 800d1b8:	897b      	ldrh	r3, [r7, #10]
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d8e5      	bhi.n	800d18a <USBD_GetEpDesc+0x2e>
 800d1be:	e000      	b.n	800d1c2 <USBD_GetEpDesc+0x66>
          break;
 800d1c0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d1c2:	693b      	ldr	r3, [r7, #16]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3718      	adds	r7, #24
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}

0800d1cc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b085      	sub	sp, #20
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	881b      	ldrh	r3, [r3, #0]
 800d1de:	68fa      	ldr	r2, [r7, #12]
 800d1e0:	7812      	ldrb	r2, [r2, #0]
 800d1e2:	4413      	add	r3, r2
 800d1e4:	b29a      	uxth	r2, r3
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	781b      	ldrb	r3, [r3, #0]
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4413      	add	r3, r2
 800d1f4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
}
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	3714      	adds	r7, #20
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d202:	4770      	bx	lr

0800d204 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d204:	b480      	push	{r7}
 800d206:	b087      	sub	sp, #28
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	781b      	ldrb	r3, [r3, #0]
 800d214:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	3301      	adds	r3, #1
 800d21a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d222:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d226:	021b      	lsls	r3, r3, #8
 800d228:	b21a      	sxth	r2, r3
 800d22a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d22e:	4313      	orrs	r3, r2
 800d230:	b21b      	sxth	r3, r3
 800d232:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d234:	89fb      	ldrh	r3, [r7, #14]
}
 800d236:	4618      	mov	r0, r3
 800d238:	371c      	adds	r7, #28
 800d23a:	46bd      	mov	sp, r7
 800d23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d240:	4770      	bx	lr
	...

0800d244 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d24e:	2300      	movs	r3, #0
 800d250:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	781b      	ldrb	r3, [r3, #0]
 800d256:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d25a:	2b40      	cmp	r3, #64	@ 0x40
 800d25c:	d005      	beq.n	800d26a <USBD_StdDevReq+0x26>
 800d25e:	2b40      	cmp	r3, #64	@ 0x40
 800d260:	d857      	bhi.n	800d312 <USBD_StdDevReq+0xce>
 800d262:	2b00      	cmp	r3, #0
 800d264:	d00f      	beq.n	800d286 <USBD_StdDevReq+0x42>
 800d266:	2b20      	cmp	r3, #32
 800d268:	d153      	bne.n	800d312 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	32ae      	adds	r2, #174	@ 0xae
 800d274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d278:	689b      	ldr	r3, [r3, #8]
 800d27a:	6839      	ldr	r1, [r7, #0]
 800d27c:	6878      	ldr	r0, [r7, #4]
 800d27e:	4798      	blx	r3
 800d280:	4603      	mov	r3, r0
 800d282:	73fb      	strb	r3, [r7, #15]
      break;
 800d284:	e04a      	b.n	800d31c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	785b      	ldrb	r3, [r3, #1]
 800d28a:	2b09      	cmp	r3, #9
 800d28c:	d83b      	bhi.n	800d306 <USBD_StdDevReq+0xc2>
 800d28e:	a201      	add	r2, pc, #4	@ (adr r2, 800d294 <USBD_StdDevReq+0x50>)
 800d290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d294:	0800d2e9 	.word	0x0800d2e9
 800d298:	0800d2fd 	.word	0x0800d2fd
 800d29c:	0800d307 	.word	0x0800d307
 800d2a0:	0800d2f3 	.word	0x0800d2f3
 800d2a4:	0800d307 	.word	0x0800d307
 800d2a8:	0800d2c7 	.word	0x0800d2c7
 800d2ac:	0800d2bd 	.word	0x0800d2bd
 800d2b0:	0800d307 	.word	0x0800d307
 800d2b4:	0800d2df 	.word	0x0800d2df
 800d2b8:	0800d2d1 	.word	0x0800d2d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d2bc:	6839      	ldr	r1, [r7, #0]
 800d2be:	6878      	ldr	r0, [r7, #4]
 800d2c0:	f000 fa3c 	bl	800d73c <USBD_GetDescriptor>
          break;
 800d2c4:	e024      	b.n	800d310 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d2c6:	6839      	ldr	r1, [r7, #0]
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f000 fba1 	bl	800da10 <USBD_SetAddress>
          break;
 800d2ce:	e01f      	b.n	800d310 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d2d0:	6839      	ldr	r1, [r7, #0]
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f000 fbe0 	bl	800da98 <USBD_SetConfig>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	73fb      	strb	r3, [r7, #15]
          break;
 800d2dc:	e018      	b.n	800d310 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d2de:	6839      	ldr	r1, [r7, #0]
 800d2e0:	6878      	ldr	r0, [r7, #4]
 800d2e2:	f000 fc83 	bl	800dbec <USBD_GetConfig>
          break;
 800d2e6:	e013      	b.n	800d310 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d2e8:	6839      	ldr	r1, [r7, #0]
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f000 fcb4 	bl	800dc58 <USBD_GetStatus>
          break;
 800d2f0:	e00e      	b.n	800d310 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d2f2:	6839      	ldr	r1, [r7, #0]
 800d2f4:	6878      	ldr	r0, [r7, #4]
 800d2f6:	f000 fce3 	bl	800dcc0 <USBD_SetFeature>
          break;
 800d2fa:	e009      	b.n	800d310 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d2fc:	6839      	ldr	r1, [r7, #0]
 800d2fe:	6878      	ldr	r0, [r7, #4]
 800d300:	f000 fd07 	bl	800dd12 <USBD_ClrFeature>
          break;
 800d304:	e004      	b.n	800d310 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d306:	6839      	ldr	r1, [r7, #0]
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	f000 fd5e 	bl	800ddca <USBD_CtlError>
          break;
 800d30e:	bf00      	nop
      }
      break;
 800d310:	e004      	b.n	800d31c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d312:	6839      	ldr	r1, [r7, #0]
 800d314:	6878      	ldr	r0, [r7, #4]
 800d316:	f000 fd58 	bl	800ddca <USBD_CtlError>
      break;
 800d31a:	bf00      	nop
  }

  return ret;
 800d31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3710      	adds	r7, #16
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}
 800d326:	bf00      	nop

0800d328 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b084      	sub	sp, #16
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d332:	2300      	movs	r3, #0
 800d334:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	781b      	ldrb	r3, [r3, #0]
 800d33a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d33e:	2b40      	cmp	r3, #64	@ 0x40
 800d340:	d005      	beq.n	800d34e <USBD_StdItfReq+0x26>
 800d342:	2b40      	cmp	r3, #64	@ 0x40
 800d344:	d852      	bhi.n	800d3ec <USBD_StdItfReq+0xc4>
 800d346:	2b00      	cmp	r3, #0
 800d348:	d001      	beq.n	800d34e <USBD_StdItfReq+0x26>
 800d34a:	2b20      	cmp	r3, #32
 800d34c:	d14e      	bne.n	800d3ec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d354:	b2db      	uxtb	r3, r3
 800d356:	3b01      	subs	r3, #1
 800d358:	2b02      	cmp	r3, #2
 800d35a:	d840      	bhi.n	800d3de <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	889b      	ldrh	r3, [r3, #4]
 800d360:	b2db      	uxtb	r3, r3
 800d362:	2b01      	cmp	r3, #1
 800d364:	d836      	bhi.n	800d3d4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	889b      	ldrh	r3, [r3, #4]
 800d36a:	b2db      	uxtb	r3, r3
 800d36c:	4619      	mov	r1, r3
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f7ff feda 	bl	800d128 <USBD_CoreFindIF>
 800d374:	4603      	mov	r3, r0
 800d376:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d378:	7bbb      	ldrb	r3, [r7, #14]
 800d37a:	2bff      	cmp	r3, #255	@ 0xff
 800d37c:	d01d      	beq.n	800d3ba <USBD_StdItfReq+0x92>
 800d37e:	7bbb      	ldrb	r3, [r7, #14]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d11a      	bne.n	800d3ba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d384:	7bba      	ldrb	r2, [r7, #14]
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	32ae      	adds	r2, #174	@ 0xae
 800d38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d38e:	689b      	ldr	r3, [r3, #8]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d00f      	beq.n	800d3b4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d394:	7bba      	ldrb	r2, [r7, #14]
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d39c:	7bba      	ldrb	r2, [r7, #14]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	32ae      	adds	r2, #174	@ 0xae
 800d3a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3a6:	689b      	ldr	r3, [r3, #8]
 800d3a8:	6839      	ldr	r1, [r7, #0]
 800d3aa:	6878      	ldr	r0, [r7, #4]
 800d3ac:	4798      	blx	r3
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d3b2:	e004      	b.n	800d3be <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d3b4:	2303      	movs	r3, #3
 800d3b6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d3b8:	e001      	b.n	800d3be <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d3ba:	2303      	movs	r3, #3
 800d3bc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	88db      	ldrh	r3, [r3, #6]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d110      	bne.n	800d3e8 <USBD_StdItfReq+0xc0>
 800d3c6:	7bfb      	ldrb	r3, [r7, #15]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d10d      	bne.n	800d3e8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d3cc:	6878      	ldr	r0, [r7, #4]
 800d3ce:	f000 fdb6 	bl	800df3e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d3d2:	e009      	b.n	800d3e8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d3d4:	6839      	ldr	r1, [r7, #0]
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	f000 fcf7 	bl	800ddca <USBD_CtlError>
          break;
 800d3dc:	e004      	b.n	800d3e8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d3de:	6839      	ldr	r1, [r7, #0]
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f000 fcf2 	bl	800ddca <USBD_CtlError>
          break;
 800d3e6:	e000      	b.n	800d3ea <USBD_StdItfReq+0xc2>
          break;
 800d3e8:	bf00      	nop
      }
      break;
 800d3ea:	e004      	b.n	800d3f6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d3ec:	6839      	ldr	r1, [r7, #0]
 800d3ee:	6878      	ldr	r0, [r7, #4]
 800d3f0:	f000 fceb 	bl	800ddca <USBD_CtlError>
      break;
 800d3f4:	bf00      	nop
  }

  return ret;
 800d3f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3710      	adds	r7, #16
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd80      	pop	{r7, pc}

0800d400 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b084      	sub	sp, #16
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d40a:	2300      	movs	r3, #0
 800d40c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	889b      	ldrh	r3, [r3, #4]
 800d412:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d41c:	2b40      	cmp	r3, #64	@ 0x40
 800d41e:	d007      	beq.n	800d430 <USBD_StdEPReq+0x30>
 800d420:	2b40      	cmp	r3, #64	@ 0x40
 800d422:	f200 817f 	bhi.w	800d724 <USBD_StdEPReq+0x324>
 800d426:	2b00      	cmp	r3, #0
 800d428:	d02a      	beq.n	800d480 <USBD_StdEPReq+0x80>
 800d42a:	2b20      	cmp	r3, #32
 800d42c:	f040 817a 	bne.w	800d724 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d430:	7bbb      	ldrb	r3, [r7, #14]
 800d432:	4619      	mov	r1, r3
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f7ff fe84 	bl	800d142 <USBD_CoreFindEP>
 800d43a:	4603      	mov	r3, r0
 800d43c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d43e:	7b7b      	ldrb	r3, [r7, #13]
 800d440:	2bff      	cmp	r3, #255	@ 0xff
 800d442:	f000 8174 	beq.w	800d72e <USBD_StdEPReq+0x32e>
 800d446:	7b7b      	ldrb	r3, [r7, #13]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	f040 8170 	bne.w	800d72e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d44e:	7b7a      	ldrb	r2, [r7, #13]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d456:	7b7a      	ldrb	r2, [r7, #13]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	32ae      	adds	r2, #174	@ 0xae
 800d45c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d460:	689b      	ldr	r3, [r3, #8]
 800d462:	2b00      	cmp	r3, #0
 800d464:	f000 8163 	beq.w	800d72e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d468:	7b7a      	ldrb	r2, [r7, #13]
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	32ae      	adds	r2, #174	@ 0xae
 800d46e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	6839      	ldr	r1, [r7, #0]
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	4798      	blx	r3
 800d47a:	4603      	mov	r3, r0
 800d47c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d47e:	e156      	b.n	800d72e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	785b      	ldrb	r3, [r3, #1]
 800d484:	2b03      	cmp	r3, #3
 800d486:	d008      	beq.n	800d49a <USBD_StdEPReq+0x9a>
 800d488:	2b03      	cmp	r3, #3
 800d48a:	f300 8145 	bgt.w	800d718 <USBD_StdEPReq+0x318>
 800d48e:	2b00      	cmp	r3, #0
 800d490:	f000 809b 	beq.w	800d5ca <USBD_StdEPReq+0x1ca>
 800d494:	2b01      	cmp	r3, #1
 800d496:	d03c      	beq.n	800d512 <USBD_StdEPReq+0x112>
 800d498:	e13e      	b.n	800d718 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4a0:	b2db      	uxtb	r3, r3
 800d4a2:	2b02      	cmp	r3, #2
 800d4a4:	d002      	beq.n	800d4ac <USBD_StdEPReq+0xac>
 800d4a6:	2b03      	cmp	r3, #3
 800d4a8:	d016      	beq.n	800d4d8 <USBD_StdEPReq+0xd8>
 800d4aa:	e02c      	b.n	800d506 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d4ac:	7bbb      	ldrb	r3, [r7, #14]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00d      	beq.n	800d4ce <USBD_StdEPReq+0xce>
 800d4b2:	7bbb      	ldrb	r3, [r7, #14]
 800d4b4:	2b80      	cmp	r3, #128	@ 0x80
 800d4b6:	d00a      	beq.n	800d4ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d4b8:	7bbb      	ldrb	r3, [r7, #14]
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f001 f992 	bl	800e7e6 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d4c2:	2180      	movs	r1, #128	@ 0x80
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f001 f98e 	bl	800e7e6 <USBD_LL_StallEP>
 800d4ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d4cc:	e020      	b.n	800d510 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d4ce:	6839      	ldr	r1, [r7, #0]
 800d4d0:	6878      	ldr	r0, [r7, #4]
 800d4d2:	f000 fc7a 	bl	800ddca <USBD_CtlError>
              break;
 800d4d6:	e01b      	b.n	800d510 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	885b      	ldrh	r3, [r3, #2]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d10e      	bne.n	800d4fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d4e0:	7bbb      	ldrb	r3, [r7, #14]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d00b      	beq.n	800d4fe <USBD_StdEPReq+0xfe>
 800d4e6:	7bbb      	ldrb	r3, [r7, #14]
 800d4e8:	2b80      	cmp	r3, #128	@ 0x80
 800d4ea:	d008      	beq.n	800d4fe <USBD_StdEPReq+0xfe>
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	88db      	ldrh	r3, [r3, #6]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d104      	bne.n	800d4fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d4f4:	7bbb      	ldrb	r3, [r7, #14]
 800d4f6:	4619      	mov	r1, r3
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	f001 f974 	bl	800e7e6 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d4fe:	6878      	ldr	r0, [r7, #4]
 800d500:	f000 fd1d 	bl	800df3e <USBD_CtlSendStatus>

              break;
 800d504:	e004      	b.n	800d510 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d506:	6839      	ldr	r1, [r7, #0]
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 fc5e 	bl	800ddca <USBD_CtlError>
              break;
 800d50e:	bf00      	nop
          }
          break;
 800d510:	e107      	b.n	800d722 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	2b02      	cmp	r3, #2
 800d51c:	d002      	beq.n	800d524 <USBD_StdEPReq+0x124>
 800d51e:	2b03      	cmp	r3, #3
 800d520:	d016      	beq.n	800d550 <USBD_StdEPReq+0x150>
 800d522:	e04b      	b.n	800d5bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d524:	7bbb      	ldrb	r3, [r7, #14]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d00d      	beq.n	800d546 <USBD_StdEPReq+0x146>
 800d52a:	7bbb      	ldrb	r3, [r7, #14]
 800d52c:	2b80      	cmp	r3, #128	@ 0x80
 800d52e:	d00a      	beq.n	800d546 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d530:	7bbb      	ldrb	r3, [r7, #14]
 800d532:	4619      	mov	r1, r3
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f001 f956 	bl	800e7e6 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d53a:	2180      	movs	r1, #128	@ 0x80
 800d53c:	6878      	ldr	r0, [r7, #4]
 800d53e:	f001 f952 	bl	800e7e6 <USBD_LL_StallEP>
 800d542:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d544:	e040      	b.n	800d5c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d546:	6839      	ldr	r1, [r7, #0]
 800d548:	6878      	ldr	r0, [r7, #4]
 800d54a:	f000 fc3e 	bl	800ddca <USBD_CtlError>
              break;
 800d54e:	e03b      	b.n	800d5c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	885b      	ldrh	r3, [r3, #2]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d136      	bne.n	800d5c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d558:	7bbb      	ldrb	r3, [r7, #14]
 800d55a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d004      	beq.n	800d56c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d562:	7bbb      	ldrb	r3, [r7, #14]
 800d564:	4619      	mov	r1, r3
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f001 f95c 	bl	800e824 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f000 fce6 	bl	800df3e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d572:	7bbb      	ldrb	r3, [r7, #14]
 800d574:	4619      	mov	r1, r3
 800d576:	6878      	ldr	r0, [r7, #4]
 800d578:	f7ff fde3 	bl	800d142 <USBD_CoreFindEP>
 800d57c:	4603      	mov	r3, r0
 800d57e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d580:	7b7b      	ldrb	r3, [r7, #13]
 800d582:	2bff      	cmp	r3, #255	@ 0xff
 800d584:	d01f      	beq.n	800d5c6 <USBD_StdEPReq+0x1c6>
 800d586:	7b7b      	ldrb	r3, [r7, #13]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d11c      	bne.n	800d5c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d58c:	7b7a      	ldrb	r2, [r7, #13]
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d594:	7b7a      	ldrb	r2, [r7, #13]
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	32ae      	adds	r2, #174	@ 0xae
 800d59a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d59e:	689b      	ldr	r3, [r3, #8]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d010      	beq.n	800d5c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d5a4:	7b7a      	ldrb	r2, [r7, #13]
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	32ae      	adds	r2, #174	@ 0xae
 800d5aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5ae:	689b      	ldr	r3, [r3, #8]
 800d5b0:	6839      	ldr	r1, [r7, #0]
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	4798      	blx	r3
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d5ba:	e004      	b.n	800d5c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d5bc:	6839      	ldr	r1, [r7, #0]
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f000 fc03 	bl	800ddca <USBD_CtlError>
              break;
 800d5c4:	e000      	b.n	800d5c8 <USBD_StdEPReq+0x1c8>
              break;
 800d5c6:	bf00      	nop
          }
          break;
 800d5c8:	e0ab      	b.n	800d722 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	2b02      	cmp	r3, #2
 800d5d4:	d002      	beq.n	800d5dc <USBD_StdEPReq+0x1dc>
 800d5d6:	2b03      	cmp	r3, #3
 800d5d8:	d032      	beq.n	800d640 <USBD_StdEPReq+0x240>
 800d5da:	e097      	b.n	800d70c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d5dc:	7bbb      	ldrb	r3, [r7, #14]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d007      	beq.n	800d5f2 <USBD_StdEPReq+0x1f2>
 800d5e2:	7bbb      	ldrb	r3, [r7, #14]
 800d5e4:	2b80      	cmp	r3, #128	@ 0x80
 800d5e6:	d004      	beq.n	800d5f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d5e8:	6839      	ldr	r1, [r7, #0]
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	f000 fbed 	bl	800ddca <USBD_CtlError>
                break;
 800d5f0:	e091      	b.n	800d716 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d5f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	da0b      	bge.n	800d612 <USBD_StdEPReq+0x212>
 800d5fa:	7bbb      	ldrb	r3, [r7, #14]
 800d5fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d600:	4613      	mov	r3, r2
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	4413      	add	r3, r2
 800d606:	009b      	lsls	r3, r3, #2
 800d608:	3310      	adds	r3, #16
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	4413      	add	r3, r2
 800d60e:	3304      	adds	r3, #4
 800d610:	e00b      	b.n	800d62a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d612:	7bbb      	ldrb	r3, [r7, #14]
 800d614:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d618:	4613      	mov	r3, r2
 800d61a:	009b      	lsls	r3, r3, #2
 800d61c:	4413      	add	r3, r2
 800d61e:	009b      	lsls	r3, r3, #2
 800d620:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d624:	687a      	ldr	r2, [r7, #4]
 800d626:	4413      	add	r3, r2
 800d628:	3304      	adds	r3, #4
 800d62a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2200      	movs	r2, #0
 800d630:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	2202      	movs	r2, #2
 800d636:	4619      	mov	r1, r3
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f000 fc43 	bl	800dec4 <USBD_CtlSendData>
              break;
 800d63e:	e06a      	b.n	800d716 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d640:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d644:	2b00      	cmp	r3, #0
 800d646:	da11      	bge.n	800d66c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d648:	7bbb      	ldrb	r3, [r7, #14]
 800d64a:	f003 020f 	and.w	r2, r3, #15
 800d64e:	6879      	ldr	r1, [r7, #4]
 800d650:	4613      	mov	r3, r2
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	4413      	add	r3, r2
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	440b      	add	r3, r1
 800d65a:	3324      	adds	r3, #36	@ 0x24
 800d65c:	881b      	ldrh	r3, [r3, #0]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d117      	bne.n	800d692 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d662:	6839      	ldr	r1, [r7, #0]
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f000 fbb0 	bl	800ddca <USBD_CtlError>
                  break;
 800d66a:	e054      	b.n	800d716 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d66c:	7bbb      	ldrb	r3, [r7, #14]
 800d66e:	f003 020f 	and.w	r2, r3, #15
 800d672:	6879      	ldr	r1, [r7, #4]
 800d674:	4613      	mov	r3, r2
 800d676:	009b      	lsls	r3, r3, #2
 800d678:	4413      	add	r3, r2
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	440b      	add	r3, r1
 800d67e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d682:	881b      	ldrh	r3, [r3, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d104      	bne.n	800d692 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d688:	6839      	ldr	r1, [r7, #0]
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f000 fb9d 	bl	800ddca <USBD_CtlError>
                  break;
 800d690:	e041      	b.n	800d716 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d692:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d696:	2b00      	cmp	r3, #0
 800d698:	da0b      	bge.n	800d6b2 <USBD_StdEPReq+0x2b2>
 800d69a:	7bbb      	ldrb	r3, [r7, #14]
 800d69c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	009b      	lsls	r3, r3, #2
 800d6a4:	4413      	add	r3, r2
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	3310      	adds	r3, #16
 800d6aa:	687a      	ldr	r2, [r7, #4]
 800d6ac:	4413      	add	r3, r2
 800d6ae:	3304      	adds	r3, #4
 800d6b0:	e00b      	b.n	800d6ca <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d6b2:	7bbb      	ldrb	r3, [r7, #14]
 800d6b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6b8:	4613      	mov	r3, r2
 800d6ba:	009b      	lsls	r3, r3, #2
 800d6bc:	4413      	add	r3, r2
 800d6be:	009b      	lsls	r3, r3, #2
 800d6c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d6c4:	687a      	ldr	r2, [r7, #4]
 800d6c6:	4413      	add	r3, r2
 800d6c8:	3304      	adds	r3, #4
 800d6ca:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d6cc:	7bbb      	ldrb	r3, [r7, #14]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d002      	beq.n	800d6d8 <USBD_StdEPReq+0x2d8>
 800d6d2:	7bbb      	ldrb	r3, [r7, #14]
 800d6d4:	2b80      	cmp	r3, #128	@ 0x80
 800d6d6:	d103      	bne.n	800d6e0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	2200      	movs	r2, #0
 800d6dc:	601a      	str	r2, [r3, #0]
 800d6de:	e00e      	b.n	800d6fe <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d6e0:	7bbb      	ldrb	r3, [r7, #14]
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	f001 f8bc 	bl	800e862 <USBD_LL_IsStallEP>
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d003      	beq.n	800d6f8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	601a      	str	r2, [r3, #0]
 800d6f6:	e002      	b.n	800d6fe <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d6f8:	68bb      	ldr	r3, [r7, #8]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	2202      	movs	r2, #2
 800d702:	4619      	mov	r1, r3
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f000 fbdd 	bl	800dec4 <USBD_CtlSendData>
              break;
 800d70a:	e004      	b.n	800d716 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d70c:	6839      	ldr	r1, [r7, #0]
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f000 fb5b 	bl	800ddca <USBD_CtlError>
              break;
 800d714:	bf00      	nop
          }
          break;
 800d716:	e004      	b.n	800d722 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d718:	6839      	ldr	r1, [r7, #0]
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f000 fb55 	bl	800ddca <USBD_CtlError>
          break;
 800d720:	bf00      	nop
      }
      break;
 800d722:	e005      	b.n	800d730 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d724:	6839      	ldr	r1, [r7, #0]
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	f000 fb4f 	bl	800ddca <USBD_CtlError>
      break;
 800d72c:	e000      	b.n	800d730 <USBD_StdEPReq+0x330>
      break;
 800d72e:	bf00      	nop
  }

  return ret;
 800d730:	7bfb      	ldrb	r3, [r7, #15]
}
 800d732:	4618      	mov	r0, r3
 800d734:	3710      	adds	r7, #16
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
	...

0800d73c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b084      	sub	sp, #16
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
 800d744:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d746:	2300      	movs	r3, #0
 800d748:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d74a:	2300      	movs	r3, #0
 800d74c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d74e:	2300      	movs	r3, #0
 800d750:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	885b      	ldrh	r3, [r3, #2]
 800d756:	0a1b      	lsrs	r3, r3, #8
 800d758:	b29b      	uxth	r3, r3
 800d75a:	3b01      	subs	r3, #1
 800d75c:	2b06      	cmp	r3, #6
 800d75e:	f200 8128 	bhi.w	800d9b2 <USBD_GetDescriptor+0x276>
 800d762:	a201      	add	r2, pc, #4	@ (adr r2, 800d768 <USBD_GetDescriptor+0x2c>)
 800d764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d768:	0800d785 	.word	0x0800d785
 800d76c:	0800d79d 	.word	0x0800d79d
 800d770:	0800d7dd 	.word	0x0800d7dd
 800d774:	0800d9b3 	.word	0x0800d9b3
 800d778:	0800d9b3 	.word	0x0800d9b3
 800d77c:	0800d953 	.word	0x0800d953
 800d780:	0800d97f 	.word	0x0800d97f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	7c12      	ldrb	r2, [r2, #16]
 800d790:	f107 0108 	add.w	r1, r7, #8
 800d794:	4610      	mov	r0, r2
 800d796:	4798      	blx	r3
 800d798:	60f8      	str	r0, [r7, #12]
      break;
 800d79a:	e112      	b.n	800d9c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	7c1b      	ldrb	r3, [r3, #16]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d10d      	bne.n	800d7c0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7ac:	f107 0208 	add.w	r2, r7, #8
 800d7b0:	4610      	mov	r0, r2
 800d7b2:	4798      	blx	r3
 800d7b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	3301      	adds	r3, #1
 800d7ba:	2202      	movs	r2, #2
 800d7bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d7be:	e100      	b.n	800d9c2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7c8:	f107 0208 	add.w	r2, r7, #8
 800d7cc:	4610      	mov	r0, r2
 800d7ce:	4798      	blx	r3
 800d7d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	3301      	adds	r3, #1
 800d7d6:	2202      	movs	r2, #2
 800d7d8:	701a      	strb	r2, [r3, #0]
      break;
 800d7da:	e0f2      	b.n	800d9c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	885b      	ldrh	r3, [r3, #2]
 800d7e0:	b2db      	uxtb	r3, r3
 800d7e2:	2b05      	cmp	r3, #5
 800d7e4:	f200 80ac 	bhi.w	800d940 <USBD_GetDescriptor+0x204>
 800d7e8:	a201      	add	r2, pc, #4	@ (adr r2, 800d7f0 <USBD_GetDescriptor+0xb4>)
 800d7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ee:	bf00      	nop
 800d7f0:	0800d809 	.word	0x0800d809
 800d7f4:	0800d83d 	.word	0x0800d83d
 800d7f8:	0800d871 	.word	0x0800d871
 800d7fc:	0800d8a5 	.word	0x0800d8a5
 800d800:	0800d8d9 	.word	0x0800d8d9
 800d804:	0800d90d 	.word	0x0800d90d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d80e:	685b      	ldr	r3, [r3, #4]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00b      	beq.n	800d82c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d81a:	685b      	ldr	r3, [r3, #4]
 800d81c:	687a      	ldr	r2, [r7, #4]
 800d81e:	7c12      	ldrb	r2, [r2, #16]
 800d820:	f107 0108 	add.w	r1, r7, #8
 800d824:	4610      	mov	r0, r2
 800d826:	4798      	blx	r3
 800d828:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d82a:	e091      	b.n	800d950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d82c:	6839      	ldr	r1, [r7, #0]
 800d82e:	6878      	ldr	r0, [r7, #4]
 800d830:	f000 facb 	bl	800ddca <USBD_CtlError>
            err++;
 800d834:	7afb      	ldrb	r3, [r7, #11]
 800d836:	3301      	adds	r3, #1
 800d838:	72fb      	strb	r3, [r7, #11]
          break;
 800d83a:	e089      	b.n	800d950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d842:	689b      	ldr	r3, [r3, #8]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d00b      	beq.n	800d860 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d84e:	689b      	ldr	r3, [r3, #8]
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	7c12      	ldrb	r2, [r2, #16]
 800d854:	f107 0108 	add.w	r1, r7, #8
 800d858:	4610      	mov	r0, r2
 800d85a:	4798      	blx	r3
 800d85c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d85e:	e077      	b.n	800d950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d860:	6839      	ldr	r1, [r7, #0]
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f000 fab1 	bl	800ddca <USBD_CtlError>
            err++;
 800d868:	7afb      	ldrb	r3, [r7, #11]
 800d86a:	3301      	adds	r3, #1
 800d86c:	72fb      	strb	r3, [r7, #11]
          break;
 800d86e:	e06f      	b.n	800d950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d876:	68db      	ldr	r3, [r3, #12]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d00b      	beq.n	800d894 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d882:	68db      	ldr	r3, [r3, #12]
 800d884:	687a      	ldr	r2, [r7, #4]
 800d886:	7c12      	ldrb	r2, [r2, #16]
 800d888:	f107 0108 	add.w	r1, r7, #8
 800d88c:	4610      	mov	r0, r2
 800d88e:	4798      	blx	r3
 800d890:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d892:	e05d      	b.n	800d950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d894:	6839      	ldr	r1, [r7, #0]
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f000 fa97 	bl	800ddca <USBD_CtlError>
            err++;
 800d89c:	7afb      	ldrb	r3, [r7, #11]
 800d89e:	3301      	adds	r3, #1
 800d8a0:	72fb      	strb	r3, [r7, #11]
          break;
 800d8a2:	e055      	b.n	800d950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8aa:	691b      	ldr	r3, [r3, #16]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d00b      	beq.n	800d8c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8b6:	691b      	ldr	r3, [r3, #16]
 800d8b8:	687a      	ldr	r2, [r7, #4]
 800d8ba:	7c12      	ldrb	r2, [r2, #16]
 800d8bc:	f107 0108 	add.w	r1, r7, #8
 800d8c0:	4610      	mov	r0, r2
 800d8c2:	4798      	blx	r3
 800d8c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8c6:	e043      	b.n	800d950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d8c8:	6839      	ldr	r1, [r7, #0]
 800d8ca:	6878      	ldr	r0, [r7, #4]
 800d8cc:	f000 fa7d 	bl	800ddca <USBD_CtlError>
            err++;
 800d8d0:	7afb      	ldrb	r3, [r7, #11]
 800d8d2:	3301      	adds	r3, #1
 800d8d4:	72fb      	strb	r3, [r7, #11]
          break;
 800d8d6:	e03b      	b.n	800d950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8de:	695b      	ldr	r3, [r3, #20]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d00b      	beq.n	800d8fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8ea:	695b      	ldr	r3, [r3, #20]
 800d8ec:	687a      	ldr	r2, [r7, #4]
 800d8ee:	7c12      	ldrb	r2, [r2, #16]
 800d8f0:	f107 0108 	add.w	r1, r7, #8
 800d8f4:	4610      	mov	r0, r2
 800d8f6:	4798      	blx	r3
 800d8f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8fa:	e029      	b.n	800d950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d8fc:	6839      	ldr	r1, [r7, #0]
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 fa63 	bl	800ddca <USBD_CtlError>
            err++;
 800d904:	7afb      	ldrb	r3, [r7, #11]
 800d906:	3301      	adds	r3, #1
 800d908:	72fb      	strb	r3, [r7, #11]
          break;
 800d90a:	e021      	b.n	800d950 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d912:	699b      	ldr	r3, [r3, #24]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d00b      	beq.n	800d930 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d91e:	699b      	ldr	r3, [r3, #24]
 800d920:	687a      	ldr	r2, [r7, #4]
 800d922:	7c12      	ldrb	r2, [r2, #16]
 800d924:	f107 0108 	add.w	r1, r7, #8
 800d928:	4610      	mov	r0, r2
 800d92a:	4798      	blx	r3
 800d92c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d92e:	e00f      	b.n	800d950 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d930:	6839      	ldr	r1, [r7, #0]
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 fa49 	bl	800ddca <USBD_CtlError>
            err++;
 800d938:	7afb      	ldrb	r3, [r7, #11]
 800d93a:	3301      	adds	r3, #1
 800d93c:	72fb      	strb	r3, [r7, #11]
          break;
 800d93e:	e007      	b.n	800d950 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d940:	6839      	ldr	r1, [r7, #0]
 800d942:	6878      	ldr	r0, [r7, #4]
 800d944:	f000 fa41 	bl	800ddca <USBD_CtlError>
          err++;
 800d948:	7afb      	ldrb	r3, [r7, #11]
 800d94a:	3301      	adds	r3, #1
 800d94c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d94e:	bf00      	nop
      }
      break;
 800d950:	e037      	b.n	800d9c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	7c1b      	ldrb	r3, [r3, #16]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d109      	bne.n	800d96e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d962:	f107 0208 	add.w	r2, r7, #8
 800d966:	4610      	mov	r0, r2
 800d968:	4798      	blx	r3
 800d96a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d96c:	e029      	b.n	800d9c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d96e:	6839      	ldr	r1, [r7, #0]
 800d970:	6878      	ldr	r0, [r7, #4]
 800d972:	f000 fa2a 	bl	800ddca <USBD_CtlError>
        err++;
 800d976:	7afb      	ldrb	r3, [r7, #11]
 800d978:	3301      	adds	r3, #1
 800d97a:	72fb      	strb	r3, [r7, #11]
      break;
 800d97c:	e021      	b.n	800d9c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	7c1b      	ldrb	r3, [r3, #16]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d10d      	bne.n	800d9a2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d98c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d98e:	f107 0208 	add.w	r2, r7, #8
 800d992:	4610      	mov	r0, r2
 800d994:	4798      	blx	r3
 800d996:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	3301      	adds	r3, #1
 800d99c:	2207      	movs	r2, #7
 800d99e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d9a0:	e00f      	b.n	800d9c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d9a2:	6839      	ldr	r1, [r7, #0]
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f000 fa10 	bl	800ddca <USBD_CtlError>
        err++;
 800d9aa:	7afb      	ldrb	r3, [r7, #11]
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	72fb      	strb	r3, [r7, #11]
      break;
 800d9b0:	e007      	b.n	800d9c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d9b2:	6839      	ldr	r1, [r7, #0]
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f000 fa08 	bl	800ddca <USBD_CtlError>
      err++;
 800d9ba:	7afb      	ldrb	r3, [r7, #11]
 800d9bc:	3301      	adds	r3, #1
 800d9be:	72fb      	strb	r3, [r7, #11]
      break;
 800d9c0:	bf00      	nop
  }

  if (err != 0U)
 800d9c2:	7afb      	ldrb	r3, [r7, #11]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d11e      	bne.n	800da06 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	88db      	ldrh	r3, [r3, #6]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d016      	beq.n	800d9fe <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d9d0:	893b      	ldrh	r3, [r7, #8]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d00e      	beq.n	800d9f4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	88da      	ldrh	r2, [r3, #6]
 800d9da:	893b      	ldrh	r3, [r7, #8]
 800d9dc:	4293      	cmp	r3, r2
 800d9de:	bf28      	it	cs
 800d9e0:	4613      	movcs	r3, r2
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d9e6:	893b      	ldrh	r3, [r7, #8]
 800d9e8:	461a      	mov	r2, r3
 800d9ea:	68f9      	ldr	r1, [r7, #12]
 800d9ec:	6878      	ldr	r0, [r7, #4]
 800d9ee:	f000 fa69 	bl	800dec4 <USBD_CtlSendData>
 800d9f2:	e009      	b.n	800da08 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d9f4:	6839      	ldr	r1, [r7, #0]
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f000 f9e7 	bl	800ddca <USBD_CtlError>
 800d9fc:	e004      	b.n	800da08 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f000 fa9d 	bl	800df3e <USBD_CtlSendStatus>
 800da04:	e000      	b.n	800da08 <USBD_GetDescriptor+0x2cc>
    return;
 800da06:	bf00      	nop
  }
}
 800da08:	3710      	adds	r7, #16
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}
 800da0e:	bf00      	nop

0800da10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b084      	sub	sp, #16
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
 800da18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	889b      	ldrh	r3, [r3, #4]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d131      	bne.n	800da86 <USBD_SetAddress+0x76>
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	88db      	ldrh	r3, [r3, #6]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d12d      	bne.n	800da86 <USBD_SetAddress+0x76>
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	885b      	ldrh	r3, [r3, #2]
 800da2e:	2b7f      	cmp	r3, #127	@ 0x7f
 800da30:	d829      	bhi.n	800da86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800da32:	683b      	ldr	r3, [r7, #0]
 800da34:	885b      	ldrh	r3, [r3, #2]
 800da36:	b2db      	uxtb	r3, r3
 800da38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da44:	b2db      	uxtb	r3, r3
 800da46:	2b03      	cmp	r3, #3
 800da48:	d104      	bne.n	800da54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800da4a:	6839      	ldr	r1, [r7, #0]
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f000 f9bc 	bl	800ddca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da52:	e01d      	b.n	800da90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	7bfa      	ldrb	r2, [r7, #15]
 800da58:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800da5c:	7bfb      	ldrb	r3, [r7, #15]
 800da5e:	4619      	mov	r1, r3
 800da60:	6878      	ldr	r0, [r7, #4]
 800da62:	f000 ff2a 	bl	800e8ba <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f000 fa69 	bl	800df3e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800da6c:	7bfb      	ldrb	r3, [r7, #15]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d004      	beq.n	800da7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2202      	movs	r2, #2
 800da76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da7a:	e009      	b.n	800da90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2201      	movs	r2, #1
 800da80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da84:	e004      	b.n	800da90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800da86:	6839      	ldr	r1, [r7, #0]
 800da88:	6878      	ldr	r0, [r7, #4]
 800da8a:	f000 f99e 	bl	800ddca <USBD_CtlError>
  }
}
 800da8e:	bf00      	nop
 800da90:	bf00      	nop
 800da92:	3710      	adds	r7, #16
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
 800daa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800daa2:	2300      	movs	r3, #0
 800daa4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800daa6:	683b      	ldr	r3, [r7, #0]
 800daa8:	885b      	ldrh	r3, [r3, #2]
 800daaa:	b2da      	uxtb	r2, r3
 800daac:	4b4e      	ldr	r3, [pc, #312]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800daae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dab0:	4b4d      	ldr	r3, [pc, #308]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800dab2:	781b      	ldrb	r3, [r3, #0]
 800dab4:	2b01      	cmp	r3, #1
 800dab6:	d905      	bls.n	800dac4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dab8:	6839      	ldr	r1, [r7, #0]
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 f985 	bl	800ddca <USBD_CtlError>
    return USBD_FAIL;
 800dac0:	2303      	movs	r3, #3
 800dac2:	e08c      	b.n	800dbde <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800daca:	b2db      	uxtb	r3, r3
 800dacc:	2b02      	cmp	r3, #2
 800dace:	d002      	beq.n	800dad6 <USBD_SetConfig+0x3e>
 800dad0:	2b03      	cmp	r3, #3
 800dad2:	d029      	beq.n	800db28 <USBD_SetConfig+0x90>
 800dad4:	e075      	b.n	800dbc2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800dad6:	4b44      	ldr	r3, [pc, #272]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800dad8:	781b      	ldrb	r3, [r3, #0]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d020      	beq.n	800db20 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800dade:	4b42      	ldr	r3, [pc, #264]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800dae0:	781b      	ldrb	r3, [r3, #0]
 800dae2:	461a      	mov	r2, r3
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dae8:	4b3f      	ldr	r3, [pc, #252]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800daea:	781b      	ldrb	r3, [r3, #0]
 800daec:	4619      	mov	r1, r3
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f7fe ffe2 	bl	800cab8 <USBD_SetClassConfig>
 800daf4:	4603      	mov	r3, r0
 800daf6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800daf8:	7bfb      	ldrb	r3, [r7, #15]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d008      	beq.n	800db10 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800dafe:	6839      	ldr	r1, [r7, #0]
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f000 f962 	bl	800ddca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2202      	movs	r2, #2
 800db0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800db0e:	e065      	b.n	800dbdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800db10:	6878      	ldr	r0, [r7, #4]
 800db12:	f000 fa14 	bl	800df3e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2203      	movs	r2, #3
 800db1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800db1e:	e05d      	b.n	800dbdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f000 fa0c 	bl	800df3e <USBD_CtlSendStatus>
      break;
 800db26:	e059      	b.n	800dbdc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800db28:	4b2f      	ldr	r3, [pc, #188]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800db2a:	781b      	ldrb	r3, [r3, #0]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d112      	bne.n	800db56 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2202      	movs	r2, #2
 800db34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800db38:	4b2b      	ldr	r3, [pc, #172]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800db3a:	781b      	ldrb	r3, [r3, #0]
 800db3c:	461a      	mov	r2, r3
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800db42:	4b29      	ldr	r3, [pc, #164]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	4619      	mov	r1, r3
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f7fe ffd1 	bl	800caf0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 f9f5 	bl	800df3e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800db54:	e042      	b.n	800dbdc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800db56:	4b24      	ldr	r3, [pc, #144]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800db58:	781b      	ldrb	r3, [r3, #0]
 800db5a:	461a      	mov	r2, r3
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	685b      	ldr	r3, [r3, #4]
 800db60:	429a      	cmp	r2, r3
 800db62:	d02a      	beq.n	800dbba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	685b      	ldr	r3, [r3, #4]
 800db68:	b2db      	uxtb	r3, r3
 800db6a:	4619      	mov	r1, r3
 800db6c:	6878      	ldr	r0, [r7, #4]
 800db6e:	f7fe ffbf 	bl	800caf0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800db72:	4b1d      	ldr	r3, [pc, #116]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800db74:	781b      	ldrb	r3, [r3, #0]
 800db76:	461a      	mov	r2, r3
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800db7c:	4b1a      	ldr	r3, [pc, #104]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800db7e:	781b      	ldrb	r3, [r3, #0]
 800db80:	4619      	mov	r1, r3
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f7fe ff98 	bl	800cab8 <USBD_SetClassConfig>
 800db88:	4603      	mov	r3, r0
 800db8a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800db8c:	7bfb      	ldrb	r3, [r7, #15]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d00f      	beq.n	800dbb2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800db92:	6839      	ldr	r1, [r7, #0]
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 f918 	bl	800ddca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	685b      	ldr	r3, [r3, #4]
 800db9e:	b2db      	uxtb	r3, r3
 800dba0:	4619      	mov	r1, r3
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	f7fe ffa4 	bl	800caf0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2202      	movs	r2, #2
 800dbac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dbb0:	e014      	b.n	800dbdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f000 f9c3 	bl	800df3e <USBD_CtlSendStatus>
      break;
 800dbb8:	e010      	b.n	800dbdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	f000 f9bf 	bl	800df3e <USBD_CtlSendStatus>
      break;
 800dbc0:	e00c      	b.n	800dbdc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800dbc2:	6839      	ldr	r1, [r7, #0]
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f000 f900 	bl	800ddca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dbca:	4b07      	ldr	r3, [pc, #28]	@ (800dbe8 <USBD_SetConfig+0x150>)
 800dbcc:	781b      	ldrb	r3, [r3, #0]
 800dbce:	4619      	mov	r1, r3
 800dbd0:	6878      	ldr	r0, [r7, #4]
 800dbd2:	f7fe ff8d 	bl	800caf0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dbd6:	2303      	movs	r3, #3
 800dbd8:	73fb      	strb	r3, [r7, #15]
      break;
 800dbda:	bf00      	nop
  }

  return ret;
 800dbdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	3710      	adds	r7, #16
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	bd80      	pop	{r7, pc}
 800dbe6:	bf00      	nop
 800dbe8:	24000254 	.word	0x24000254

0800dbec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b082      	sub	sp, #8
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	88db      	ldrh	r3, [r3, #6]
 800dbfa:	2b01      	cmp	r3, #1
 800dbfc:	d004      	beq.n	800dc08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dbfe:	6839      	ldr	r1, [r7, #0]
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 f8e2 	bl	800ddca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dc06:	e023      	b.n	800dc50 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc0e:	b2db      	uxtb	r3, r3
 800dc10:	2b02      	cmp	r3, #2
 800dc12:	dc02      	bgt.n	800dc1a <USBD_GetConfig+0x2e>
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	dc03      	bgt.n	800dc20 <USBD_GetConfig+0x34>
 800dc18:	e015      	b.n	800dc46 <USBD_GetConfig+0x5a>
 800dc1a:	2b03      	cmp	r3, #3
 800dc1c:	d00b      	beq.n	800dc36 <USBD_GetConfig+0x4a>
 800dc1e:	e012      	b.n	800dc46 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2200      	movs	r2, #0
 800dc24:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	3308      	adds	r3, #8
 800dc2a:	2201      	movs	r2, #1
 800dc2c:	4619      	mov	r1, r3
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 f948 	bl	800dec4 <USBD_CtlSendData>
        break;
 800dc34:	e00c      	b.n	800dc50 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	3304      	adds	r3, #4
 800dc3a:	2201      	movs	r2, #1
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 f940 	bl	800dec4 <USBD_CtlSendData>
        break;
 800dc44:	e004      	b.n	800dc50 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800dc46:	6839      	ldr	r1, [r7, #0]
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f000 f8be 	bl	800ddca <USBD_CtlError>
        break;
 800dc4e:	bf00      	nop
}
 800dc50:	bf00      	nop
 800dc52:	3708      	adds	r7, #8
 800dc54:	46bd      	mov	sp, r7
 800dc56:	bd80      	pop	{r7, pc}

0800dc58 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b082      	sub	sp, #8
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
 800dc60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc68:	b2db      	uxtb	r3, r3
 800dc6a:	3b01      	subs	r3, #1
 800dc6c:	2b02      	cmp	r3, #2
 800dc6e:	d81e      	bhi.n	800dcae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	88db      	ldrh	r3, [r3, #6]
 800dc74:	2b02      	cmp	r3, #2
 800dc76:	d004      	beq.n	800dc82 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dc78:	6839      	ldr	r1, [r7, #0]
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 f8a5 	bl	800ddca <USBD_CtlError>
        break;
 800dc80:	e01a      	b.n	800dcb8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2201      	movs	r2, #1
 800dc86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d005      	beq.n	800dc9e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	68db      	ldr	r3, [r3, #12]
 800dc96:	f043 0202 	orr.w	r2, r3, #2
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	330c      	adds	r3, #12
 800dca2:	2202      	movs	r2, #2
 800dca4:	4619      	mov	r1, r3
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f000 f90c 	bl	800dec4 <USBD_CtlSendData>
      break;
 800dcac:	e004      	b.n	800dcb8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dcae:	6839      	ldr	r1, [r7, #0]
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 f88a 	bl	800ddca <USBD_CtlError>
      break;
 800dcb6:	bf00      	nop
  }
}
 800dcb8:	bf00      	nop
 800dcba:	3708      	adds	r7, #8
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	885b      	ldrh	r3, [r3, #2]
 800dcce:	2b01      	cmp	r3, #1
 800dcd0:	d107      	bne.n	800dce2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2201      	movs	r2, #1
 800dcd6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f000 f92f 	bl	800df3e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800dce0:	e013      	b.n	800dd0a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	885b      	ldrh	r3, [r3, #2]
 800dce6:	2b02      	cmp	r3, #2
 800dce8:	d10b      	bne.n	800dd02 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	889b      	ldrh	r3, [r3, #4]
 800dcee:	0a1b      	lsrs	r3, r3, #8
 800dcf0:	b29b      	uxth	r3, r3
 800dcf2:	b2da      	uxtb	r2, r3
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800dcfa:	6878      	ldr	r0, [r7, #4]
 800dcfc:	f000 f91f 	bl	800df3e <USBD_CtlSendStatus>
}
 800dd00:	e003      	b.n	800dd0a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800dd02:	6839      	ldr	r1, [r7, #0]
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f000 f860 	bl	800ddca <USBD_CtlError>
}
 800dd0a:	bf00      	nop
 800dd0c:	3708      	adds	r7, #8
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}

0800dd12 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd12:	b580      	push	{r7, lr}
 800dd14:	b082      	sub	sp, #8
 800dd16:	af00      	add	r7, sp, #0
 800dd18:	6078      	str	r0, [r7, #4]
 800dd1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd22:	b2db      	uxtb	r3, r3
 800dd24:	3b01      	subs	r3, #1
 800dd26:	2b02      	cmp	r3, #2
 800dd28:	d80b      	bhi.n	800dd42 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	885b      	ldrh	r3, [r3, #2]
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	d10c      	bne.n	800dd4c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2200      	movs	r2, #0
 800dd36:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dd3a:	6878      	ldr	r0, [r7, #4]
 800dd3c:	f000 f8ff 	bl	800df3e <USBD_CtlSendStatus>
      }
      break;
 800dd40:	e004      	b.n	800dd4c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dd42:	6839      	ldr	r1, [r7, #0]
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f000 f840 	bl	800ddca <USBD_CtlError>
      break;
 800dd4a:	e000      	b.n	800dd4e <USBD_ClrFeature+0x3c>
      break;
 800dd4c:	bf00      	nop
  }
}
 800dd4e:	bf00      	nop
 800dd50:	3708      	adds	r7, #8
 800dd52:	46bd      	mov	sp, r7
 800dd54:	bd80      	pop	{r7, pc}

0800dd56 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dd56:	b580      	push	{r7, lr}
 800dd58:	b084      	sub	sp, #16
 800dd5a:	af00      	add	r7, sp, #0
 800dd5c:	6078      	str	r0, [r7, #4]
 800dd5e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	781a      	ldrb	r2, [r3, #0]
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	3301      	adds	r3, #1
 800dd70:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	781a      	ldrb	r2, [r3, #0]
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	3301      	adds	r3, #1
 800dd7e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dd80:	68f8      	ldr	r0, [r7, #12]
 800dd82:	f7ff fa3f 	bl	800d204 <SWAPBYTE>
 800dd86:	4603      	mov	r3, r0
 800dd88:	461a      	mov	r2, r3
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	3301      	adds	r3, #1
 800dd92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	3301      	adds	r3, #1
 800dd98:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dd9a:	68f8      	ldr	r0, [r7, #12]
 800dd9c:	f7ff fa32 	bl	800d204 <SWAPBYTE>
 800dda0:	4603      	mov	r3, r0
 800dda2:	461a      	mov	r2, r3
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	3301      	adds	r3, #1
 800ddac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	3301      	adds	r3, #1
 800ddb2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ddb4:	68f8      	ldr	r0, [r7, #12]
 800ddb6:	f7ff fa25 	bl	800d204 <SWAPBYTE>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	461a      	mov	r2, r3
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	80da      	strh	r2, [r3, #6]
}
 800ddc2:	bf00      	nop
 800ddc4:	3710      	adds	r7, #16
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}

0800ddca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddca:	b580      	push	{r7, lr}
 800ddcc:	b082      	sub	sp, #8
 800ddce:	af00      	add	r7, sp, #0
 800ddd0:	6078      	str	r0, [r7, #4]
 800ddd2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ddd4:	2180      	movs	r1, #128	@ 0x80
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f000 fd05 	bl	800e7e6 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dddc:	2100      	movs	r1, #0
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f000 fd01 	bl	800e7e6 <USBD_LL_StallEP>
}
 800dde4:	bf00      	nop
 800dde6:	3708      	adds	r7, #8
 800dde8:	46bd      	mov	sp, r7
 800ddea:	bd80      	pop	{r7, pc}

0800ddec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b086      	sub	sp, #24
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	60f8      	str	r0, [r7, #12]
 800ddf4:	60b9      	str	r1, [r7, #8]
 800ddf6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d042      	beq.n	800de88 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800de06:	6938      	ldr	r0, [r7, #16]
 800de08:	f000 f842 	bl	800de90 <USBD_GetLen>
 800de0c:	4603      	mov	r3, r0
 800de0e:	3301      	adds	r3, #1
 800de10:	005b      	lsls	r3, r3, #1
 800de12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de16:	d808      	bhi.n	800de2a <USBD_GetString+0x3e>
 800de18:	6938      	ldr	r0, [r7, #16]
 800de1a:	f000 f839 	bl	800de90 <USBD_GetLen>
 800de1e:	4603      	mov	r3, r0
 800de20:	3301      	adds	r3, #1
 800de22:	b29b      	uxth	r3, r3
 800de24:	005b      	lsls	r3, r3, #1
 800de26:	b29a      	uxth	r2, r3
 800de28:	e001      	b.n	800de2e <USBD_GetString+0x42>
 800de2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800de32:	7dfb      	ldrb	r3, [r7, #23]
 800de34:	68ba      	ldr	r2, [r7, #8]
 800de36:	4413      	add	r3, r2
 800de38:	687a      	ldr	r2, [r7, #4]
 800de3a:	7812      	ldrb	r2, [r2, #0]
 800de3c:	701a      	strb	r2, [r3, #0]
  idx++;
 800de3e:	7dfb      	ldrb	r3, [r7, #23]
 800de40:	3301      	adds	r3, #1
 800de42:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800de44:	7dfb      	ldrb	r3, [r7, #23]
 800de46:	68ba      	ldr	r2, [r7, #8]
 800de48:	4413      	add	r3, r2
 800de4a:	2203      	movs	r2, #3
 800de4c:	701a      	strb	r2, [r3, #0]
  idx++;
 800de4e:	7dfb      	ldrb	r3, [r7, #23]
 800de50:	3301      	adds	r3, #1
 800de52:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800de54:	e013      	b.n	800de7e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800de56:	7dfb      	ldrb	r3, [r7, #23]
 800de58:	68ba      	ldr	r2, [r7, #8]
 800de5a:	4413      	add	r3, r2
 800de5c:	693a      	ldr	r2, [r7, #16]
 800de5e:	7812      	ldrb	r2, [r2, #0]
 800de60:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	3301      	adds	r3, #1
 800de66:	613b      	str	r3, [r7, #16]
    idx++;
 800de68:	7dfb      	ldrb	r3, [r7, #23]
 800de6a:	3301      	adds	r3, #1
 800de6c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800de6e:	7dfb      	ldrb	r3, [r7, #23]
 800de70:	68ba      	ldr	r2, [r7, #8]
 800de72:	4413      	add	r3, r2
 800de74:	2200      	movs	r2, #0
 800de76:	701a      	strb	r2, [r3, #0]
    idx++;
 800de78:	7dfb      	ldrb	r3, [r7, #23]
 800de7a:	3301      	adds	r3, #1
 800de7c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	781b      	ldrb	r3, [r3, #0]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1e7      	bne.n	800de56 <USBD_GetString+0x6a>
 800de86:	e000      	b.n	800de8a <USBD_GetString+0x9e>
    return;
 800de88:	bf00      	nop
  }
}
 800de8a:	3718      	adds	r7, #24
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800de90:	b480      	push	{r7}
 800de92:	b085      	sub	sp, #20
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800de98:	2300      	movs	r3, #0
 800de9a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dea0:	e005      	b.n	800deae <USBD_GetLen+0x1e>
  {
    len++;
 800dea2:	7bfb      	ldrb	r3, [r7, #15]
 800dea4:	3301      	adds	r3, #1
 800dea6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	3301      	adds	r3, #1
 800deac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	781b      	ldrb	r3, [r3, #0]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d1f5      	bne.n	800dea2 <USBD_GetLen+0x12>
  }

  return len;
 800deb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800deb8:	4618      	mov	r0, r3
 800deba:	3714      	adds	r7, #20
 800debc:	46bd      	mov	sp, r7
 800debe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec2:	4770      	bx	lr

0800dec4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b084      	sub	sp, #16
 800dec8:	af00      	add	r7, sp, #0
 800deca:	60f8      	str	r0, [r7, #12]
 800decc:	60b9      	str	r1, [r7, #8]
 800dece:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	2202      	movs	r2, #2
 800ded4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	687a      	ldr	r2, [r7, #4]
 800dedc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	68ba      	ldr	r2, [r7, #8]
 800dee8:	2100      	movs	r1, #0
 800deea:	68f8      	ldr	r0, [r7, #12]
 800deec:	f000 fd04 	bl	800e8f8 <USBD_LL_Transmit>

  return USBD_OK;
 800def0:	2300      	movs	r3, #0
}
 800def2:	4618      	mov	r0, r3
 800def4:	3710      	adds	r7, #16
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}

0800defa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b084      	sub	sp, #16
 800defe:	af00      	add	r7, sp, #0
 800df00:	60f8      	str	r0, [r7, #12]
 800df02:	60b9      	str	r1, [r7, #8]
 800df04:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	68ba      	ldr	r2, [r7, #8]
 800df0a:	2100      	movs	r1, #0
 800df0c:	68f8      	ldr	r0, [r7, #12]
 800df0e:	f000 fcf3 	bl	800e8f8 <USBD_LL_Transmit>

  return USBD_OK;
 800df12:	2300      	movs	r3, #0
}
 800df14:	4618      	mov	r0, r3
 800df16:	3710      	adds	r7, #16
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}

0800df1c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b084      	sub	sp, #16
 800df20:	af00      	add	r7, sp, #0
 800df22:	60f8      	str	r0, [r7, #12]
 800df24:	60b9      	str	r1, [r7, #8]
 800df26:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	68ba      	ldr	r2, [r7, #8]
 800df2c:	2100      	movs	r1, #0
 800df2e:	68f8      	ldr	r0, [r7, #12]
 800df30:	f000 fd03 	bl	800e93a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df34:	2300      	movs	r3, #0
}
 800df36:	4618      	mov	r0, r3
 800df38:	3710      	adds	r7, #16
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}

0800df3e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800df3e:	b580      	push	{r7, lr}
 800df40:	b082      	sub	sp, #8
 800df42:	af00      	add	r7, sp, #0
 800df44:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2204      	movs	r2, #4
 800df4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800df4e:	2300      	movs	r3, #0
 800df50:	2200      	movs	r2, #0
 800df52:	2100      	movs	r1, #0
 800df54:	6878      	ldr	r0, [r7, #4]
 800df56:	f000 fccf 	bl	800e8f8 <USBD_LL_Transmit>

  return USBD_OK;
 800df5a:	2300      	movs	r3, #0
}
 800df5c:	4618      	mov	r0, r3
 800df5e:	3708      	adds	r7, #8
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}

0800df64 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2205      	movs	r2, #5
 800df70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800df74:	2300      	movs	r3, #0
 800df76:	2200      	movs	r2, #0
 800df78:	2100      	movs	r1, #0
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 fcdd 	bl	800e93a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3708      	adds	r7, #8
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
	...

0800df8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800df90:	2200      	movs	r2, #0
 800df92:	4913      	ldr	r1, [pc, #76]	@ (800dfe0 <MX_USB_DEVICE_Init+0x54>)
 800df94:	4813      	ldr	r0, [pc, #76]	@ (800dfe4 <MX_USB_DEVICE_Init+0x58>)
 800df96:	f7fe fd12 	bl	800c9be <USBD_Init>
 800df9a:	4603      	mov	r3, r0
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d001      	beq.n	800dfa4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dfa0:	f7f2 fd68 	bl	8000a74 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800dfa4:	4910      	ldr	r1, [pc, #64]	@ (800dfe8 <MX_USB_DEVICE_Init+0x5c>)
 800dfa6:	480f      	ldr	r0, [pc, #60]	@ (800dfe4 <MX_USB_DEVICE_Init+0x58>)
 800dfa8:	f7fe fd39 	bl	800ca1e <USBD_RegisterClass>
 800dfac:	4603      	mov	r3, r0
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d001      	beq.n	800dfb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dfb2:	f7f2 fd5f 	bl	8000a74 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800dfb6:	490d      	ldr	r1, [pc, #52]	@ (800dfec <MX_USB_DEVICE_Init+0x60>)
 800dfb8:	480a      	ldr	r0, [pc, #40]	@ (800dfe4 <MX_USB_DEVICE_Init+0x58>)
 800dfba:	f7fc fed5 	bl	800ad68 <USBD_MSC_RegisterStorage>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d001      	beq.n	800dfc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800dfc4:	f7f2 fd56 	bl	8000a74 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800dfc8:	4806      	ldr	r0, [pc, #24]	@ (800dfe4 <MX_USB_DEVICE_Init+0x58>)
 800dfca:	f7fe fd5e 	bl	800ca8a <USBD_Start>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d001      	beq.n	800dfd8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dfd4:	f7f2 fd4e 	bl	8000a74 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800dfd8:	f7f5 fe58 	bl	8003c8c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dfdc:	bf00      	nop
 800dfde:	bd80      	pop	{r7, pc}
 800dfe0:	24000090 	.word	0x24000090
 800dfe4:	24000258 	.word	0x24000258
 800dfe8:	24000010 	.word	0x24000010
 800dfec:	240000e0 	.word	0x240000e0

0800dff0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dff0:	b480      	push	{r7}
 800dff2:	b083      	sub	sp, #12
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	4603      	mov	r3, r0
 800dff8:	6039      	str	r1, [r7, #0]
 800dffa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	2212      	movs	r2, #18
 800e000:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e002:	4b03      	ldr	r3, [pc, #12]	@ (800e010 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e004:	4618      	mov	r0, r3
 800e006:	370c      	adds	r7, #12
 800e008:	46bd      	mov	sp, r7
 800e00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00e:	4770      	bx	lr
 800e010:	240000ac 	.word	0x240000ac

0800e014 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e014:	b480      	push	{r7}
 800e016:	b083      	sub	sp, #12
 800e018:	af00      	add	r7, sp, #0
 800e01a:	4603      	mov	r3, r0
 800e01c:	6039      	str	r1, [r7, #0]
 800e01e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	2204      	movs	r2, #4
 800e024:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e026:	4b03      	ldr	r3, [pc, #12]	@ (800e034 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e028:	4618      	mov	r0, r3
 800e02a:	370c      	adds	r7, #12
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr
 800e034:	240000c0 	.word	0x240000c0

0800e038 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	4603      	mov	r3, r0
 800e040:	6039      	str	r1, [r7, #0]
 800e042:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e044:	79fb      	ldrb	r3, [r7, #7]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d105      	bne.n	800e056 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e04a:	683a      	ldr	r2, [r7, #0]
 800e04c:	4907      	ldr	r1, [pc, #28]	@ (800e06c <USBD_FS_ProductStrDescriptor+0x34>)
 800e04e:	4808      	ldr	r0, [pc, #32]	@ (800e070 <USBD_FS_ProductStrDescriptor+0x38>)
 800e050:	f7ff fecc 	bl	800ddec <USBD_GetString>
 800e054:	e004      	b.n	800e060 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e056:	683a      	ldr	r2, [r7, #0]
 800e058:	4904      	ldr	r1, [pc, #16]	@ (800e06c <USBD_FS_ProductStrDescriptor+0x34>)
 800e05a:	4805      	ldr	r0, [pc, #20]	@ (800e070 <USBD_FS_ProductStrDescriptor+0x38>)
 800e05c:	f7ff fec6 	bl	800ddec <USBD_GetString>
  }
  return USBD_StrDesc;
 800e060:	4b02      	ldr	r3, [pc, #8]	@ (800e06c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e062:	4618      	mov	r0, r3
 800e064:	3708      	adds	r7, #8
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}
 800e06a:	bf00      	nop
 800e06c:	24000534 	.word	0x24000534
 800e070:	0800eab8 	.word	0x0800eab8

0800e074 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b082      	sub	sp, #8
 800e078:	af00      	add	r7, sp, #0
 800e07a:	4603      	mov	r3, r0
 800e07c:	6039      	str	r1, [r7, #0]
 800e07e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e080:	683a      	ldr	r2, [r7, #0]
 800e082:	4904      	ldr	r1, [pc, #16]	@ (800e094 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e084:	4804      	ldr	r0, [pc, #16]	@ (800e098 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e086:	f7ff feb1 	bl	800ddec <USBD_GetString>
  return USBD_StrDesc;
 800e08a:	4b02      	ldr	r3, [pc, #8]	@ (800e094 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3708      	adds	r7, #8
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}
 800e094:	24000534 	.word	0x24000534
 800e098:	0800eacc 	.word	0x0800eacc

0800e09c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b082      	sub	sp, #8
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	6039      	str	r1, [r7, #0]
 800e0a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	221a      	movs	r2, #26
 800e0ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e0ae:	f000 f843 	bl	800e138 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e0b2:	4b02      	ldr	r3, [pc, #8]	@ (800e0bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3708      	adds	r7, #8
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}
 800e0bc:	240000c4 	.word	0x240000c4

0800e0c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b082      	sub	sp, #8
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	6039      	str	r1, [r7, #0]
 800e0ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e0cc:	79fb      	ldrb	r3, [r7, #7]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d105      	bne.n	800e0de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e0d2:	683a      	ldr	r2, [r7, #0]
 800e0d4:	4907      	ldr	r1, [pc, #28]	@ (800e0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e0d6:	4808      	ldr	r0, [pc, #32]	@ (800e0f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e0d8:	f7ff fe88 	bl	800ddec <USBD_GetString>
 800e0dc:	e004      	b.n	800e0e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	4904      	ldr	r1, [pc, #16]	@ (800e0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e0e2:	4805      	ldr	r0, [pc, #20]	@ (800e0f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e0e4:	f7ff fe82 	bl	800ddec <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0e8:	4b02      	ldr	r3, [pc, #8]	@ (800e0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	3708      	adds	r7, #8
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
 800e0f2:	bf00      	nop
 800e0f4:	24000534 	.word	0x24000534
 800e0f8:	0800eae0 	.word	0x0800eae0

0800e0fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b082      	sub	sp, #8
 800e100:	af00      	add	r7, sp, #0
 800e102:	4603      	mov	r3, r0
 800e104:	6039      	str	r1, [r7, #0]
 800e106:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e108:	79fb      	ldrb	r3, [r7, #7]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d105      	bne.n	800e11a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e10e:	683a      	ldr	r2, [r7, #0]
 800e110:	4907      	ldr	r1, [pc, #28]	@ (800e130 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e112:	4808      	ldr	r0, [pc, #32]	@ (800e134 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e114:	f7ff fe6a 	bl	800ddec <USBD_GetString>
 800e118:	e004      	b.n	800e124 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e11a:	683a      	ldr	r2, [r7, #0]
 800e11c:	4904      	ldr	r1, [pc, #16]	@ (800e130 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e11e:	4805      	ldr	r0, [pc, #20]	@ (800e134 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e120:	f7ff fe64 	bl	800ddec <USBD_GetString>
  }
  return USBD_StrDesc;
 800e124:	4b02      	ldr	r3, [pc, #8]	@ (800e130 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e126:	4618      	mov	r0, r3
 800e128:	3708      	adds	r7, #8
 800e12a:	46bd      	mov	sp, r7
 800e12c:	bd80      	pop	{r7, pc}
 800e12e:	bf00      	nop
 800e130:	24000534 	.word	0x24000534
 800e134:	0800eaec 	.word	0x0800eaec

0800e138 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b084      	sub	sp, #16
 800e13c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e13e:	4b0f      	ldr	r3, [pc, #60]	@ (800e17c <Get_SerialNum+0x44>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e144:	4b0e      	ldr	r3, [pc, #56]	@ (800e180 <Get_SerialNum+0x48>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e14a:	4b0e      	ldr	r3, [pc, #56]	@ (800e184 <Get_SerialNum+0x4c>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e150:	68fa      	ldr	r2, [r7, #12]
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	4413      	add	r3, r2
 800e156:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d009      	beq.n	800e172 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e15e:	2208      	movs	r2, #8
 800e160:	4909      	ldr	r1, [pc, #36]	@ (800e188 <Get_SerialNum+0x50>)
 800e162:	68f8      	ldr	r0, [r7, #12]
 800e164:	f000 f814 	bl	800e190 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e168:	2204      	movs	r2, #4
 800e16a:	4908      	ldr	r1, [pc, #32]	@ (800e18c <Get_SerialNum+0x54>)
 800e16c:	68b8      	ldr	r0, [r7, #8]
 800e16e:	f000 f80f 	bl	800e190 <IntToUnicode>
  }
}
 800e172:	bf00      	nop
 800e174:	3710      	adds	r7, #16
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}
 800e17a:	bf00      	nop
 800e17c:	1ff1e800 	.word	0x1ff1e800
 800e180:	1ff1e804 	.word	0x1ff1e804
 800e184:	1ff1e808 	.word	0x1ff1e808
 800e188:	240000c6 	.word	0x240000c6
 800e18c:	240000d6 	.word	0x240000d6

0800e190 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e190:	b480      	push	{r7}
 800e192:	b087      	sub	sp, #28
 800e194:	af00      	add	r7, sp, #0
 800e196:	60f8      	str	r0, [r7, #12]
 800e198:	60b9      	str	r1, [r7, #8]
 800e19a:	4613      	mov	r3, r2
 800e19c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	75fb      	strb	r3, [r7, #23]
 800e1a6:	e027      	b.n	800e1f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	0f1b      	lsrs	r3, r3, #28
 800e1ac:	2b09      	cmp	r3, #9
 800e1ae:	d80b      	bhi.n	800e1c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	0f1b      	lsrs	r3, r3, #28
 800e1b4:	b2da      	uxtb	r2, r3
 800e1b6:	7dfb      	ldrb	r3, [r7, #23]
 800e1b8:	005b      	lsls	r3, r3, #1
 800e1ba:	4619      	mov	r1, r3
 800e1bc:	68bb      	ldr	r3, [r7, #8]
 800e1be:	440b      	add	r3, r1
 800e1c0:	3230      	adds	r2, #48	@ 0x30
 800e1c2:	b2d2      	uxtb	r2, r2
 800e1c4:	701a      	strb	r2, [r3, #0]
 800e1c6:	e00a      	b.n	800e1de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	0f1b      	lsrs	r3, r3, #28
 800e1cc:	b2da      	uxtb	r2, r3
 800e1ce:	7dfb      	ldrb	r3, [r7, #23]
 800e1d0:	005b      	lsls	r3, r3, #1
 800e1d2:	4619      	mov	r1, r3
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	440b      	add	r3, r1
 800e1d8:	3237      	adds	r2, #55	@ 0x37
 800e1da:	b2d2      	uxtb	r2, r2
 800e1dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	011b      	lsls	r3, r3, #4
 800e1e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e1e4:	7dfb      	ldrb	r3, [r7, #23]
 800e1e6:	005b      	lsls	r3, r3, #1
 800e1e8:	3301      	adds	r3, #1
 800e1ea:	68ba      	ldr	r2, [r7, #8]
 800e1ec:	4413      	add	r3, r2
 800e1ee:	2200      	movs	r2, #0
 800e1f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e1f2:	7dfb      	ldrb	r3, [r7, #23]
 800e1f4:	3301      	adds	r3, #1
 800e1f6:	75fb      	strb	r3, [r7, #23]
 800e1f8:	7dfa      	ldrb	r2, [r7, #23]
 800e1fa:	79fb      	ldrb	r3, [r7, #7]
 800e1fc:	429a      	cmp	r2, r3
 800e1fe:	d3d3      	bcc.n	800e1a8 <IntToUnicode+0x18>
  }
}
 800e200:	bf00      	nop
 800e202:	bf00      	nop
 800e204:	371c      	adds	r7, #28
 800e206:	46bd      	mov	sp, r7
 800e208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20c:	4770      	bx	lr

0800e20e <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800e20e:	b480      	push	{r7}
 800e210:	b083      	sub	sp, #12
 800e212:	af00      	add	r7, sp, #0
 800e214:	4603      	mov	r3, r0
 800e216:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
 UNUSED(lun);
// CSP_QUADSPI_Init();
  return (USBD_OK);
 800e218:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	370c      	adds	r7, #12
 800e21e:	46bd      	mov	sp, r7
 800e220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e224:	4770      	bx	lr

0800e226 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800e226:	b480      	push	{r7}
 800e228:	b085      	sub	sp, #20
 800e22a:	af00      	add	r7, sp, #0
 800e22c:	4603      	mov	r3, r0
 800e22e:	60b9      	str	r1, [r7, #8]
 800e230:	607a      	str	r2, [r7, #4]
 800e232:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e23a:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e242:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800e244:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e246:	4618      	mov	r0, r3
 800e248:	3714      	adds	r7, #20
 800e24a:	46bd      	mov	sp, r7
 800e24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e250:	4770      	bx	lr

0800e252 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800e252:	b480      	push	{r7}
 800e254:	b083      	sub	sp, #12
 800e256:	af00      	add	r7, sp, #0
 800e258:	4603      	mov	r3, r0
 800e25a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
 800e25c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e25e:	4618      	mov	r0, r3
 800e260:	370c      	adds	r7, #12
 800e262:	46bd      	mov	sp, r7
 800e264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e268:	4770      	bx	lr

0800e26a <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800e26a:	b480      	push	{r7}
 800e26c:	b083      	sub	sp, #12
 800e26e:	af00      	add	r7, sp, #0
 800e270:	4603      	mov	r3, r0
 800e272:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
 800e274:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e276:	4618      	mov	r0, r3
 800e278:	370c      	adds	r7, #12
 800e27a:	46bd      	mov	sp, r7
 800e27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e280:	4770      	bx	lr
	...

0800e284 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b084      	sub	sp, #16
 800e288:	af00      	add	r7, sp, #0
 800e28a:	60b9      	str	r1, [r7, #8]
 800e28c:	607a      	str	r2, [r7, #4]
 800e28e:	461a      	mov	r2, r3
 800e290:	4603      	mov	r3, r0
 800e292:	73fb      	strb	r3, [r7, #15]
 800e294:	4613      	mov	r3, r2
 800e296:	81bb      	strh	r3, [r7, #12]
 // UNUSED(buf);
 // UNUSED(blk_addr);
 // UNUSED(blk_len);
  //return (USBD_OK);
  //counter++;
  if(_flags.read_busy==0 && _flags.write_busy==0){
 800e298:	4b13      	ldr	r3, [pc, #76]	@ (800e2e8 <STORAGE_Read_FS+0x64>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d11d      	bne.n	800e2dc <STORAGE_Read_FS+0x58>
 800e2a0:	4b11      	ldr	r3, [pc, #68]	@ (800e2e8 <STORAGE_Read_FS+0x64>)
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d119      	bne.n	800e2dc <STORAGE_Read_FS+0x58>

  check_._sizes[1].blk_len=blk_len;
 800e2a8:	89bb      	ldrh	r3, [r7, #12]
 800e2aa:	4a10      	ldr	r2, [pc, #64]	@ (800e2ec <STORAGE_Read_FS+0x68>)
 800e2ac:	60d3      	str	r3, [r2, #12]
  check_._sizes[1].blk_addr=blk_addr;
 800e2ae:	4a0f      	ldr	r2, [pc, #60]	@ (800e2ec <STORAGE_Read_FS+0x68>)
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	6113      	str	r3, [r2, #16]
  check_._sizes[1].r_w=0;  //
 800e2b4:	4b0d      	ldr	r3, [pc, #52]	@ (800e2ec <STORAGE_Read_FS+0x68>)
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	615a      	str	r2, [r3, #20]

  CSP_QSPI_Read(arr, blk_addr*STORAGE_BLK_SIZ, STORAGE_BLK_SIZ);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	031b      	lsls	r3, r3, #12
 800e2be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	480a      	ldr	r0, [pc, #40]	@ (800e2f0 <STORAGE_Read_FS+0x6c>)
 800e2c6:	f7f2 fd5d 	bl	8000d84 <CSP_QSPI_Read>
  memcpy(buf, arr,STORAGE_BLK_SIZ*blk_len);
 800e2ca:	89bb      	ldrh	r3, [r7, #12]
 800e2cc:	031b      	lsls	r3, r3, #12
 800e2ce:	461a      	mov	r2, r3
 800e2d0:	4907      	ldr	r1, [pc, #28]	@ (800e2f0 <STORAGE_Read_FS+0x6c>)
 800e2d2:	68b8      	ldr	r0, [r7, #8]
 800e2d4:	f000 fbd6 	bl	800ea84 <memcpy>
	  return (USBD_OK);
 800e2d8:	2300      	movs	r3, #0
 800e2da:	e000      	b.n	800e2de <STORAGE_Read_FS+0x5a>
  }

  else {return (USBD_FAIL);}
 800e2dc:	2303      	movs	r3, #3
 // CSP_QSPI_Read(buf, blk_addr*blk_len, STORAGE_BLK_SIZ);
 // memcpy(buf, &arr[blk_addr*STORAGE_BLK_SIZ],STORAGE_BLK_SIZ*blk_len);

  /* USER CODE END 6 */
}
 800e2de:	4618      	mov	r0, r3
 800e2e0:	3710      	adds	r7, #16
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	bd80      	pop	{r7, pc}
 800e2e6:	bf00      	nop
 800e2e8:	2400011c 	.word	0x2400011c
 800e2ec:	24000734 	.word	0x24000734
 800e2f0:	24003734 	.word	0x24003734

0800e2f4 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b084      	sub	sp, #16
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	60b9      	str	r1, [r7, #8]
 800e2fc:	607a      	str	r2, [r7, #4]
 800e2fe:	461a      	mov	r2, r3
 800e300:	4603      	mov	r3, r0
 800e302:	73fb      	strb	r3, [r7, #15]
 800e304:	4613      	mov	r3, r2
 800e306:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
 // UNUSED(buf);
 // UNUSED(blk_addr);
 //UNUSED(blk_len);

  if(_flags.write_busy==0){
 800e308:	4b0f      	ldr	r3, [pc, #60]	@ (800e348 <STORAGE_Write_FS+0x54>)
 800e30a:	685b      	ldr	r3, [r3, #4]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d115      	bne.n	800e33c <STORAGE_Write_FS+0x48>
for(uint32_t i=0;i< STORAGE_BLK_SIZ*blk_len;i++){
	arr[i]=buf[i];


}*/
memcpy(arr,buf,STORAGE_BLK_SIZ*blk_len);
 800e310:	89bb      	ldrh	r3, [r7, #12]
 800e312:	031b      	lsls	r3, r3, #12
 800e314:	461a      	mov	r2, r3
 800e316:	68b9      	ldr	r1, [r7, #8]
 800e318:	480c      	ldr	r0, [pc, #48]	@ (800e34c <STORAGE_Write_FS+0x58>)
 800e31a:	f000 fbb3 	bl	800ea84 <memcpy>
  CSP_QSPI_EraseSector(STORAGE_BLK_SIZ*blk_addr);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	031b      	lsls	r3, r3, #12
 800e322:	4618      	mov	r0, r3
 800e324:	f7f2 fc5a 	bl	8000bdc <CSP_QSPI_EraseSector>
 CSP_QSPI_WriteMemory(arr,blk_addr*STORAGE_BLK_SIZ,blk_len*STORAGE_BLK_SIZ);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	0319      	lsls	r1, r3, #12
 800e32c:	89bb      	ldrh	r3, [r7, #12]
 800e32e:	031b      	lsls	r3, r3, #12
 800e330:	461a      	mov	r2, r3
 800e332:	4806      	ldr	r0, [pc, #24]	@ (800e34c <STORAGE_Write_FS+0x58>)
 800e334:	f7f2 fc9a 	bl	8000c6c <CSP_QSPI_WriteMemory>

  return (USBD_OK);}
 800e338:	2300      	movs	r3, #0
 800e33a:	e000      	b.n	800e33e <STORAGE_Write_FS+0x4a>
  else {return (USBD_BUSY);}
 800e33c:	2301      	movs	r3, #1
  /* USER CODE END 7 */
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3710      	adds	r7, #16
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	2400011c 	.word	0x2400011c
 800e34c:	24003734 	.word	0x24003734

0800e350 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800e350:	b480      	push	{r7}
 800e352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800e354:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800e356:	4618      	mov	r0, r3
 800e358:	46bd      	mov	sp, r7
 800e35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35e:	4770      	bx	lr

0800e360 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b0ba      	sub	sp, #232	@ 0xe8
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e368:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e36c:	2200      	movs	r2, #0
 800e36e:	601a      	str	r2, [r3, #0]
 800e370:	605a      	str	r2, [r3, #4]
 800e372:	609a      	str	r2, [r3, #8]
 800e374:	60da      	str	r2, [r3, #12]
 800e376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e378:	f107 0310 	add.w	r3, r7, #16
 800e37c:	22c0      	movs	r2, #192	@ 0xc0
 800e37e:	2100      	movs	r1, #0
 800e380:	4618      	mov	r0, r3
 800e382:	f000 fb53 	bl	800ea2c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	4a33      	ldr	r2, [pc, #204]	@ (800e458 <HAL_PCD_MspInit+0xf8>)
 800e38c:	4293      	cmp	r3, r2
 800e38e:	d15f      	bne.n	800e450 <HAL_PCD_MspInit+0xf0>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e390:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e394:	f04f 0300 	mov.w	r3, #0
 800e398:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 25;
 800e39c:	2319      	movs	r3, #25
 800e39e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 800e3a0:	23c0      	movs	r3, #192	@ 0xc0
 800e3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800e3a4:	2302      	movs	r3, #2
 800e3a6:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 800e3a8:	2304      	movs	r3, #4
 800e3aa:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800e3ac:	2302      	movs	r3, #2
 800e3ae:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800e3b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e3bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e3c0:	f107 0310 	add.w	r3, r7, #16
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f7f7 f8ab 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d001      	beq.n	800e3d4 <HAL_PCD_MspInit+0x74>
    {
      Error_Handler();
 800e3d0:	f7f2 fb50 	bl	8000a74 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800e3d4:	f7f5 fc5a 	bl	8003c8c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e3d8:	4b20      	ldr	r3, [pc, #128]	@ (800e45c <HAL_PCD_MspInit+0xfc>)
 800e3da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e3de:	4a1f      	ldr	r2, [pc, #124]	@ (800e45c <HAL_PCD_MspInit+0xfc>)
 800e3e0:	f043 0301 	orr.w	r3, r3, #1
 800e3e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e3e8:	4b1c      	ldr	r3, [pc, #112]	@ (800e45c <HAL_PCD_MspInit+0xfc>)
 800e3ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e3ee:	f003 0301 	and.w	r3, r3, #1
 800e3f2:	60fb      	str	r3, [r7, #12]
 800e3f4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e3f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e3fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e3fe:	2302      	movs	r3, #2
 800e400:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e404:	2300      	movs	r3, #0
 800e406:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e40a:	2300      	movs	r3, #0
 800e40c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800e410:	230a      	movs	r3, #10
 800e412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e416:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e41a:	4619      	mov	r1, r3
 800e41c:	4810      	ldr	r0, [pc, #64]	@ (800e460 <HAL_PCD_MspInit+0x100>)
 800e41e:	f7f3 ff65 	bl	80022ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e422:	4b0e      	ldr	r3, [pc, #56]	@ (800e45c <HAL_PCD_MspInit+0xfc>)
 800e424:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e428:	4a0c      	ldr	r2, [pc, #48]	@ (800e45c <HAL_PCD_MspInit+0xfc>)
 800e42a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e42e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800e432:	4b0a      	ldr	r3, [pc, #40]	@ (800e45c <HAL_PCD_MspInit+0xfc>)
 800e434:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e438:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e43c:	60bb      	str	r3, [r7, #8]
 800e43e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e440:	2200      	movs	r2, #0
 800e442:	2100      	movs	r1, #0
 800e444:	2065      	movs	r0, #101	@ 0x65
 800e446:	f7f3 f940 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e44a:	2065      	movs	r0, #101	@ 0x65
 800e44c:	f7f3 f957 	bl	80016fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e450:	bf00      	nop
 800e452:	37e8      	adds	r7, #232	@ 0xe8
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}
 800e458:	40080000 	.word	0x40080000
 800e45c:	58024400 	.word	0x58024400
 800e460:	58020000 	.word	0x58020000

0800e464 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e478:	4619      	mov	r1, r3
 800e47a:	4610      	mov	r0, r2
 800e47c:	f7fe fb52 	bl	800cb24 <USBD_LL_SetupStage>
}
 800e480:	bf00      	nop
 800e482:	3708      	adds	r7, #8
 800e484:	46bd      	mov	sp, r7
 800e486:	bd80      	pop	{r7, pc}

0800e488 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
 800e490:	460b      	mov	r3, r1
 800e492:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e49a:	78fa      	ldrb	r2, [r7, #3]
 800e49c:	6879      	ldr	r1, [r7, #4]
 800e49e:	4613      	mov	r3, r2
 800e4a0:	00db      	lsls	r3, r3, #3
 800e4a2:	4413      	add	r3, r2
 800e4a4:	009b      	lsls	r3, r3, #2
 800e4a6:	440b      	add	r3, r1
 800e4a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e4ac:	681a      	ldr	r2, [r3, #0]
 800e4ae:	78fb      	ldrb	r3, [r7, #3]
 800e4b0:	4619      	mov	r1, r3
 800e4b2:	f7fe fb8c 	bl	800cbce <USBD_LL_DataOutStage>
}
 800e4b6:	bf00      	nop
 800e4b8:	3708      	adds	r7, #8
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b082      	sub	sp, #8
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	6078      	str	r0, [r7, #4]
 800e4c6:	460b      	mov	r3, r1
 800e4c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e4d0:	78fa      	ldrb	r2, [r7, #3]
 800e4d2:	6879      	ldr	r1, [r7, #4]
 800e4d4:	4613      	mov	r3, r2
 800e4d6:	00db      	lsls	r3, r3, #3
 800e4d8:	4413      	add	r3, r2
 800e4da:	009b      	lsls	r3, r3, #2
 800e4dc:	440b      	add	r3, r1
 800e4de:	3320      	adds	r3, #32
 800e4e0:	681a      	ldr	r2, [r3, #0]
 800e4e2:	78fb      	ldrb	r3, [r7, #3]
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	f7fe fc25 	bl	800cd34 <USBD_LL_DataInStage>
}
 800e4ea:	bf00      	nop
 800e4ec:	3708      	adds	r7, #8
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}

0800e4f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f2:	b580      	push	{r7, lr}
 800e4f4:	b082      	sub	sp, #8
 800e4f6:	af00      	add	r7, sp, #0
 800e4f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e500:	4618      	mov	r0, r3
 800e502:	f7fe fd5f 	bl	800cfc4 <USBD_LL_SOF>
}
 800e506:	bf00      	nop
 800e508:	3708      	adds	r7, #8
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}

0800e50e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e50e:	b580      	push	{r7, lr}
 800e510:	b084      	sub	sp, #16
 800e512:	af00      	add	r7, sp, #0
 800e514:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e516:	2301      	movs	r3, #1
 800e518:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	79db      	ldrb	r3, [r3, #7]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d102      	bne.n	800e528 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e522:	2300      	movs	r3, #0
 800e524:	73fb      	strb	r3, [r7, #15]
 800e526:	e008      	b.n	800e53a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	79db      	ldrb	r3, [r3, #7]
 800e52c:	2b02      	cmp	r3, #2
 800e52e:	d102      	bne.n	800e536 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e530:	2301      	movs	r3, #1
 800e532:	73fb      	strb	r3, [r7, #15]
 800e534:	e001      	b.n	800e53a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e536:	f7f2 fa9d 	bl	8000a74 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e540:	7bfa      	ldrb	r2, [r7, #15]
 800e542:	4611      	mov	r1, r2
 800e544:	4618      	mov	r0, r3
 800e546:	f7fe fcf9 	bl	800cf3c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e550:	4618      	mov	r0, r3
 800e552:	f7fe fca1 	bl	800ce98 <USBD_LL_Reset>
}
 800e556:	bf00      	nop
 800e558:	3710      	adds	r7, #16
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}
	...

0800e560 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b082      	sub	sp, #8
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e56e:	4618      	mov	r0, r3
 800e570:	f7fe fcf4 	bl	800cf5c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	6812      	ldr	r2, [r2, #0]
 800e582:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e586:	f043 0301 	orr.w	r3, r3, #1
 800e58a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	7adb      	ldrb	r3, [r3, #11]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d005      	beq.n	800e5a0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e594:	4b04      	ldr	r3, [pc, #16]	@ (800e5a8 <HAL_PCD_SuspendCallback+0x48>)
 800e596:	691b      	ldr	r3, [r3, #16]
 800e598:	4a03      	ldr	r2, [pc, #12]	@ (800e5a8 <HAL_PCD_SuspendCallback+0x48>)
 800e59a:	f043 0306 	orr.w	r3, r3, #6
 800e59e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e5a0:	bf00      	nop
 800e5a2:	3708      	adds	r7, #8
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	bd80      	pop	{r7, pc}
 800e5a8:	e000ed00 	.word	0xe000ed00

0800e5ac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b082      	sub	sp, #8
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f7fe fcea 	bl	800cf94 <USBD_LL_Resume>
}
 800e5c0:	bf00      	nop
 800e5c2:	3708      	adds	r7, #8
 800e5c4:	46bd      	mov	sp, r7
 800e5c6:	bd80      	pop	{r7, pc}

0800e5c8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b082      	sub	sp, #8
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
 800e5d0:	460b      	mov	r3, r1
 800e5d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5da:	78fa      	ldrb	r2, [r7, #3]
 800e5dc:	4611      	mov	r1, r2
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f7fe fd42 	bl	800d068 <USBD_LL_IsoOUTIncomplete>
}
 800e5e4:	bf00      	nop
 800e5e6:	3708      	adds	r7, #8
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}

0800e5ec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b082      	sub	sp, #8
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
 800e5f4:	460b      	mov	r3, r1
 800e5f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5fe:	78fa      	ldrb	r2, [r7, #3]
 800e600:	4611      	mov	r1, r2
 800e602:	4618      	mov	r0, r3
 800e604:	f7fe fcfe 	bl	800d004 <USBD_LL_IsoINIncomplete>
}
 800e608:	bf00      	nop
 800e60a:	3708      	adds	r7, #8
 800e60c:	46bd      	mov	sp, r7
 800e60e:	bd80      	pop	{r7, pc}

0800e610 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b082      	sub	sp, #8
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e61e:	4618      	mov	r0, r3
 800e620:	f7fe fd54 	bl	800d0cc <USBD_LL_DevConnected>
}
 800e624:	bf00      	nop
 800e626:	3708      	adds	r7, #8
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}

0800e62c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b082      	sub	sp, #8
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e63a:	4618      	mov	r0, r3
 800e63c:	f7fe fd51 	bl	800d0e2 <USBD_LL_DevDisconnected>
}
 800e640:	bf00      	nop
 800e642:	3708      	adds	r7, #8
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}

0800e648 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b082      	sub	sp, #8
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	781b      	ldrb	r3, [r3, #0]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d13e      	bne.n	800e6d6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e658:	4a21      	ldr	r2, [pc, #132]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	4a1f      	ldr	r2, [pc, #124]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e664:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e668:	4b1d      	ldr	r3, [pc, #116]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e66a:	4a1e      	ldr	r2, [pc, #120]	@ (800e6e4 <USBD_LL_Init+0x9c>)
 800e66c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800e66e:	4b1c      	ldr	r3, [pc, #112]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e670:	2209      	movs	r2, #9
 800e672:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e674:	4b1a      	ldr	r3, [pc, #104]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e676:	2202      	movs	r2, #2
 800e678:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e67a:	4b19      	ldr	r3, [pc, #100]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e67c:	2200      	movs	r2, #0
 800e67e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e680:	4b17      	ldr	r3, [pc, #92]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e682:	2202      	movs	r2, #2
 800e684:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e686:	4b16      	ldr	r3, [pc, #88]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e688:	2200      	movs	r2, #0
 800e68a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e68c:	4b14      	ldr	r3, [pc, #80]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e68e:	2200      	movs	r2, #0
 800e690:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e692:	4b13      	ldr	r3, [pc, #76]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e694:	2200      	movs	r2, #0
 800e696:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800e698:	4b11      	ldr	r3, [pc, #68]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e69a:	2200      	movs	r2, #0
 800e69c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e69e:	4b10      	ldr	r3, [pc, #64]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e6a4:	4b0e      	ldr	r3, [pc, #56]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e6aa:	480d      	ldr	r0, [pc, #52]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e6ac:	f7f3 ffe7 	bl	800267e <HAL_PCD_Init>
 800e6b0:	4603      	mov	r3, r0
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d001      	beq.n	800e6ba <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e6b6:	f7f2 f9dd 	bl	8000a74 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e6ba:	2180      	movs	r1, #128	@ 0x80
 800e6bc:	4808      	ldr	r0, [pc, #32]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e6be:	f7f5 fa6a 	bl	8003b96 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e6c2:	2240      	movs	r2, #64	@ 0x40
 800e6c4:	2100      	movs	r1, #0
 800e6c6:	4806      	ldr	r0, [pc, #24]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e6c8:	f7f5 fa1e 	bl	8003b08 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e6cc:	2280      	movs	r2, #128	@ 0x80
 800e6ce:	2101      	movs	r1, #1
 800e6d0:	4803      	ldr	r0, [pc, #12]	@ (800e6e0 <USBD_LL_Init+0x98>)
 800e6d2:	f7f5 fa19 	bl	8003b08 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800e6d6:	2300      	movs	r3, #0
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	3708      	adds	r7, #8
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	24023734 	.word	0x24023734
 800e6e4:	40080000 	.word	0x40080000

0800e6e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e6fe:	4618      	mov	r0, r3
 800e700:	f7f4 f8c9 	bl	8002896 <HAL_PCD_Start>
 800e704:	4603      	mov	r3, r0
 800e706:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e708:	7bfb      	ldrb	r3, [r7, #15]
 800e70a:	4618      	mov	r0, r3
 800e70c:	f000 f962 	bl	800e9d4 <USBD_Get_USB_Status>
 800e710:	4603      	mov	r3, r0
 800e712:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e714:	7bbb      	ldrb	r3, [r7, #14]
}
 800e716:	4618      	mov	r0, r3
 800e718:	3710      	adds	r7, #16
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd80      	pop	{r7, pc}

0800e71e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e71e:	b580      	push	{r7, lr}
 800e720:	b084      	sub	sp, #16
 800e722:	af00      	add	r7, sp, #0
 800e724:	6078      	str	r0, [r7, #4]
 800e726:	4608      	mov	r0, r1
 800e728:	4611      	mov	r1, r2
 800e72a:	461a      	mov	r2, r3
 800e72c:	4603      	mov	r3, r0
 800e72e:	70fb      	strb	r3, [r7, #3]
 800e730:	460b      	mov	r3, r1
 800e732:	70bb      	strb	r3, [r7, #2]
 800e734:	4613      	mov	r3, r2
 800e736:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e738:	2300      	movs	r3, #0
 800e73a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e73c:	2300      	movs	r3, #0
 800e73e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e746:	78bb      	ldrb	r3, [r7, #2]
 800e748:	883a      	ldrh	r2, [r7, #0]
 800e74a:	78f9      	ldrb	r1, [r7, #3]
 800e74c:	f7f4 fdca 	bl	80032e4 <HAL_PCD_EP_Open>
 800e750:	4603      	mov	r3, r0
 800e752:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e754:	7bfb      	ldrb	r3, [r7, #15]
 800e756:	4618      	mov	r0, r3
 800e758:	f000 f93c 	bl	800e9d4 <USBD_Get_USB_Status>
 800e75c:	4603      	mov	r3, r0
 800e75e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e760:	7bbb      	ldrb	r3, [r7, #14]
}
 800e762:	4618      	mov	r0, r3
 800e764:	3710      	adds	r7, #16
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}

0800e76a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e76a:	b580      	push	{r7, lr}
 800e76c:	b084      	sub	sp, #16
 800e76e:	af00      	add	r7, sp, #0
 800e770:	6078      	str	r0, [r7, #4]
 800e772:	460b      	mov	r3, r1
 800e774:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e776:	2300      	movs	r3, #0
 800e778:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e77a:	2300      	movs	r3, #0
 800e77c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e784:	78fa      	ldrb	r2, [r7, #3]
 800e786:	4611      	mov	r1, r2
 800e788:	4618      	mov	r0, r3
 800e78a:	f7f4 fe15 	bl	80033b8 <HAL_PCD_EP_Close>
 800e78e:	4603      	mov	r3, r0
 800e790:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e792:	7bfb      	ldrb	r3, [r7, #15]
 800e794:	4618      	mov	r0, r3
 800e796:	f000 f91d 	bl	800e9d4 <USBD_Get_USB_Status>
 800e79a:	4603      	mov	r3, r0
 800e79c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e79e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	3710      	adds	r7, #16
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	bd80      	pop	{r7, pc}

0800e7a8 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b084      	sub	sp, #16
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
 800e7b0:	460b      	mov	r3, r1
 800e7b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e7c2:	78fa      	ldrb	r2, [r7, #3]
 800e7c4:	4611      	mov	r1, r2
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	f7f4 ffb7 	bl	800373a <HAL_PCD_EP_Flush>
 800e7cc:	4603      	mov	r3, r0
 800e7ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7d0:	7bfb      	ldrb	r3, [r7, #15]
 800e7d2:	4618      	mov	r0, r3
 800e7d4:	f000 f8fe 	bl	800e9d4 <USBD_Get_USB_Status>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7de:	4618      	mov	r0, r3
 800e7e0:	3710      	adds	r7, #16
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}

0800e7e6 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7e6:	b580      	push	{r7, lr}
 800e7e8:	b084      	sub	sp, #16
 800e7ea:	af00      	add	r7, sp, #0
 800e7ec:	6078      	str	r0, [r7, #4]
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e800:	78fa      	ldrb	r2, [r7, #3]
 800e802:	4611      	mov	r1, r2
 800e804:	4618      	mov	r0, r3
 800e806:	f7f4 feae 	bl	8003566 <HAL_PCD_EP_SetStall>
 800e80a:	4603      	mov	r3, r0
 800e80c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e80e:	7bfb      	ldrb	r3, [r7, #15]
 800e810:	4618      	mov	r0, r3
 800e812:	f000 f8df 	bl	800e9d4 <USBD_Get_USB_Status>
 800e816:	4603      	mov	r3, r0
 800e818:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e81a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e81c:	4618      	mov	r0, r3
 800e81e:	3710      	adds	r7, #16
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}

0800e824 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b084      	sub	sp, #16
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
 800e82c:	460b      	mov	r3, r1
 800e82e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e830:	2300      	movs	r3, #0
 800e832:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e834:	2300      	movs	r3, #0
 800e836:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e83e:	78fa      	ldrb	r2, [r7, #3]
 800e840:	4611      	mov	r1, r2
 800e842:	4618      	mov	r0, r3
 800e844:	f7f4 fef2 	bl	800362c <HAL_PCD_EP_ClrStall>
 800e848:	4603      	mov	r3, r0
 800e84a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e84c:	7bfb      	ldrb	r3, [r7, #15]
 800e84e:	4618      	mov	r0, r3
 800e850:	f000 f8c0 	bl	800e9d4 <USBD_Get_USB_Status>
 800e854:	4603      	mov	r3, r0
 800e856:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e858:	7bbb      	ldrb	r3, [r7, #14]
}
 800e85a:	4618      	mov	r0, r3
 800e85c:	3710      	adds	r7, #16
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}

0800e862 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e862:	b480      	push	{r7}
 800e864:	b085      	sub	sp, #20
 800e866:	af00      	add	r7, sp, #0
 800e868:	6078      	str	r0, [r7, #4]
 800e86a:	460b      	mov	r3, r1
 800e86c:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e874:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e876:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	da0b      	bge.n	800e896 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e87e:	78fb      	ldrb	r3, [r7, #3]
 800e880:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e884:	68f9      	ldr	r1, [r7, #12]
 800e886:	4613      	mov	r3, r2
 800e888:	00db      	lsls	r3, r3, #3
 800e88a:	4413      	add	r3, r2
 800e88c:	009b      	lsls	r3, r3, #2
 800e88e:	440b      	add	r3, r1
 800e890:	3316      	adds	r3, #22
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	e00b      	b.n	800e8ae <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e896:	78fb      	ldrb	r3, [r7, #3]
 800e898:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e89c:	68f9      	ldr	r1, [r7, #12]
 800e89e:	4613      	mov	r3, r2
 800e8a0:	00db      	lsls	r3, r3, #3
 800e8a2:	4413      	add	r3, r2
 800e8a4:	009b      	lsls	r3, r3, #2
 800e8a6:	440b      	add	r3, r1
 800e8a8:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e8ac:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	3714      	adds	r7, #20
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b8:	4770      	bx	lr

0800e8ba <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e8ba:	b580      	push	{r7, lr}
 800e8bc:	b084      	sub	sp, #16
 800e8be:	af00      	add	r7, sp, #0
 800e8c0:	6078      	str	r0, [r7, #4]
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e8d4:	78fa      	ldrb	r2, [r7, #3]
 800e8d6:	4611      	mov	r1, r2
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7f4 fcdf 	bl	800329c <HAL_PCD_SetAddress>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8e2:	7bfb      	ldrb	r3, [r7, #15]
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	f000 f875 	bl	800e9d4 <USBD_Get_USB_Status>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	3710      	adds	r7, #16
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}

0800e8f8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b086      	sub	sp, #24
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	60f8      	str	r0, [r7, #12]
 800e900:	607a      	str	r2, [r7, #4]
 800e902:	603b      	str	r3, [r7, #0]
 800e904:	460b      	mov	r3, r1
 800e906:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e908:	2300      	movs	r3, #0
 800e90a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e90c:	2300      	movs	r3, #0
 800e90e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e916:	7af9      	ldrb	r1, [r7, #11]
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	687a      	ldr	r2, [r7, #4]
 800e91c:	f7f4 fde9 	bl	80034f2 <HAL_PCD_EP_Transmit>
 800e920:	4603      	mov	r3, r0
 800e922:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e924:	7dfb      	ldrb	r3, [r7, #23]
 800e926:	4618      	mov	r0, r3
 800e928:	f000 f854 	bl	800e9d4 <USBD_Get_USB_Status>
 800e92c:	4603      	mov	r3, r0
 800e92e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e930:	7dbb      	ldrb	r3, [r7, #22]
}
 800e932:	4618      	mov	r0, r3
 800e934:	3718      	adds	r7, #24
 800e936:	46bd      	mov	sp, r7
 800e938:	bd80      	pop	{r7, pc}

0800e93a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e93a:	b580      	push	{r7, lr}
 800e93c:	b086      	sub	sp, #24
 800e93e:	af00      	add	r7, sp, #0
 800e940:	60f8      	str	r0, [r7, #12]
 800e942:	607a      	str	r2, [r7, #4]
 800e944:	603b      	str	r3, [r7, #0]
 800e946:	460b      	mov	r3, r1
 800e948:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e94a:	2300      	movs	r3, #0
 800e94c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e94e:	2300      	movs	r3, #0
 800e950:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e958:	7af9      	ldrb	r1, [r7, #11]
 800e95a:	683b      	ldr	r3, [r7, #0]
 800e95c:	687a      	ldr	r2, [r7, #4]
 800e95e:	f7f4 fd75 	bl	800344c <HAL_PCD_EP_Receive>
 800e962:	4603      	mov	r3, r0
 800e964:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e966:	7dfb      	ldrb	r3, [r7, #23]
 800e968:	4618      	mov	r0, r3
 800e96a:	f000 f833 	bl	800e9d4 <USBD_Get_USB_Status>
 800e96e:	4603      	mov	r3, r0
 800e970:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e972:	7dbb      	ldrb	r3, [r7, #22]
}
 800e974:	4618      	mov	r0, r3
 800e976:	3718      	adds	r7, #24
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b082      	sub	sp, #8
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	460b      	mov	r3, r1
 800e986:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e98e:	78fa      	ldrb	r2, [r7, #3]
 800e990:	4611      	mov	r1, r2
 800e992:	4618      	mov	r0, r3
 800e994:	f7f4 fd95 	bl	80034c2 <HAL_PCD_EP_GetRxCount>
 800e998:	4603      	mov	r3, r0
}
 800e99a:	4618      	mov	r0, r3
 800e99c:	3708      	adds	r7, #8
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}
	...

0800e9a4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	b083      	sub	sp, #12
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e9ac:	4b03      	ldr	r3, [pc, #12]	@ (800e9bc <USBD_static_malloc+0x18>)
}
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	370c      	adds	r7, #12
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b8:	4770      	bx	lr
 800e9ba:	bf00      	nop
 800e9bc:	24023c18 	.word	0x24023c18

0800e9c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b083      	sub	sp, #12
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800e9c8:	bf00      	nop
 800e9ca:	370c      	adds	r7, #12
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b085      	sub	sp, #20
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	4603      	mov	r3, r0
 800e9dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e9e2:	79fb      	ldrb	r3, [r7, #7]
 800e9e4:	2b03      	cmp	r3, #3
 800e9e6:	d817      	bhi.n	800ea18 <USBD_Get_USB_Status+0x44>
 800e9e8:	a201      	add	r2, pc, #4	@ (adr r2, 800e9f0 <USBD_Get_USB_Status+0x1c>)
 800e9ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9ee:	bf00      	nop
 800e9f0:	0800ea01 	.word	0x0800ea01
 800e9f4:	0800ea07 	.word	0x0800ea07
 800e9f8:	0800ea0d 	.word	0x0800ea0d
 800e9fc:	0800ea13 	.word	0x0800ea13
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ea00:	2300      	movs	r3, #0
 800ea02:	73fb      	strb	r3, [r7, #15]
    break;
 800ea04:	e00b      	b.n	800ea1e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ea06:	2303      	movs	r3, #3
 800ea08:	73fb      	strb	r3, [r7, #15]
    break;
 800ea0a:	e008      	b.n	800ea1e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	73fb      	strb	r3, [r7, #15]
    break;
 800ea10:	e005      	b.n	800ea1e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ea12:	2303      	movs	r3, #3
 800ea14:	73fb      	strb	r3, [r7, #15]
    break;
 800ea16:	e002      	b.n	800ea1e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ea18:	2303      	movs	r3, #3
 800ea1a:	73fb      	strb	r3, [r7, #15]
    break;
 800ea1c:	bf00      	nop
  }
  return usb_status;
 800ea1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3714      	adds	r7, #20
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <memset>:
 800ea2c:	4402      	add	r2, r0
 800ea2e:	4603      	mov	r3, r0
 800ea30:	4293      	cmp	r3, r2
 800ea32:	d100      	bne.n	800ea36 <memset+0xa>
 800ea34:	4770      	bx	lr
 800ea36:	f803 1b01 	strb.w	r1, [r3], #1
 800ea3a:	e7f9      	b.n	800ea30 <memset+0x4>

0800ea3c <__libc_init_array>:
 800ea3c:	b570      	push	{r4, r5, r6, lr}
 800ea3e:	4d0d      	ldr	r5, [pc, #52]	@ (800ea74 <__libc_init_array+0x38>)
 800ea40:	4c0d      	ldr	r4, [pc, #52]	@ (800ea78 <__libc_init_array+0x3c>)
 800ea42:	1b64      	subs	r4, r4, r5
 800ea44:	10a4      	asrs	r4, r4, #2
 800ea46:	2600      	movs	r6, #0
 800ea48:	42a6      	cmp	r6, r4
 800ea4a:	d109      	bne.n	800ea60 <__libc_init_array+0x24>
 800ea4c:	4d0b      	ldr	r5, [pc, #44]	@ (800ea7c <__libc_init_array+0x40>)
 800ea4e:	4c0c      	ldr	r4, [pc, #48]	@ (800ea80 <__libc_init_array+0x44>)
 800ea50:	f000 f826 	bl	800eaa0 <_init>
 800ea54:	1b64      	subs	r4, r4, r5
 800ea56:	10a4      	asrs	r4, r4, #2
 800ea58:	2600      	movs	r6, #0
 800ea5a:	42a6      	cmp	r6, r4
 800ea5c:	d105      	bne.n	800ea6a <__libc_init_array+0x2e>
 800ea5e:	bd70      	pop	{r4, r5, r6, pc}
 800ea60:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea64:	4798      	blx	r3
 800ea66:	3601      	adds	r6, #1
 800ea68:	e7ee      	b.n	800ea48 <__libc_init_array+0xc>
 800ea6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea6e:	4798      	blx	r3
 800ea70:	3601      	adds	r6, #1
 800ea72:	e7f2      	b.n	800ea5a <__libc_init_array+0x1e>
 800ea74:	0800eb60 	.word	0x0800eb60
 800ea78:	0800eb60 	.word	0x0800eb60
 800ea7c:	0800eb60 	.word	0x0800eb60
 800ea80:	0800eb64 	.word	0x0800eb64

0800ea84 <memcpy>:
 800ea84:	440a      	add	r2, r1
 800ea86:	4291      	cmp	r1, r2
 800ea88:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea8c:	d100      	bne.n	800ea90 <memcpy+0xc>
 800ea8e:	4770      	bx	lr
 800ea90:	b510      	push	{r4, lr}
 800ea92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea9a:	4291      	cmp	r1, r2
 800ea9c:	d1f9      	bne.n	800ea92 <memcpy+0xe>
 800ea9e:	bd10      	pop	{r4, pc}

0800eaa0 <_init>:
 800eaa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaa2:	bf00      	nop
 800eaa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaa6:	bc08      	pop	{r3}
 800eaa8:	469e      	mov	lr, r3
 800eaaa:	4770      	bx	lr

0800eaac <_fini>:
 800eaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaae:	bf00      	nop
 800eab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eab2:	bc08      	pop	{r3}
 800eab4:	469e      	mov	lr, r3
 800eab6:	4770      	bx	lr
