Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb  8 07:56:48 2023
| Host         : DESKTOP-D6FVSP1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           21 |
| Yes          | No                    | No                     |             628 |          146 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------+--------------------------------------+------------------+----------------+--------------+
| Clock Signal |         Enable Signal        |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_BUFG    |                              | controller/command_q0                |                1 |              3 |         3.00 |
|  clk_BUFG    | error_count                  | rst_i                                |                1 |              4 |         4.00 |
|  clk_BUFG    | ram_addr[8]_i_1_n_0          |                                      |                1 |              5 |         5.00 |
|  clk_BUFG    |                              | controller/refresh_ctr_q[13]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_BUFG    | controller/bank_q[1]_i_1_n_0 |                                      |                4 |             10 |         2.50 |
|  clk_BUFG    | rst_counter[0]_i_1_n_0       |                                      |                4 |             16 |         4.00 |
|  clk_BUFG    | controller/wr_data_phy       | controller/wr_data_phy[124]_i_1_n_0  |                7 |             32 |         4.57 |
|  clk_BUFG    |                              |                                      |               12 |             38 |         3.17 |
|  clk_BUFG    |                              | rst_i                                |               16 |             51 |         3.19 |
|  clk_BUFG    | controller/wr_data_phy       |                                      |               34 |             93 |         2.74 |
|  clk_BUFG    | controller/E[0]              |                                      |               26 |            124 |         4.77 |
|  clk_BUFG    | controller/rst_i_reg[0]      |                                      |               22 |            128 |         5.82 |
|  clk_BUFG    | controller/p_0_in            |                                      |               24 |            128 |         5.33 |
|  clk_BUFG    | ram_wr_data[123]_i_1_n_0     |                                      |               63 |            249 |         3.95 |
+--------------+------------------------------+--------------------------------------+------------------+----------------+--------------+


