build/*
simulation/work/*
simulation/questa_lib/*
simulation/wlf*
simulation/vsim.wlf
AXI_MASTER/*

ip/ddr4/*
!ip/ddr4/ddr4.xci
ip/axi_interconnect/*
!ip/axi_interconnect/axi_interconnect.xci

