
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version V-2023.12 for linux64 - Nov 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/vlsi0217/.synopsys_dc_gui/preferences.tcl
Current time:       Thu Aug  1 07:14:25 2024
Hostname:           katsuo
CPU Model:          Intel(R) Xeon(R) E-2186G CPU @ 3.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 1.67 GHz
OS:                 Linux 5.4.0-176-generic
RAM:                125 GB (Free   9 GB)
Swap:                 7 GB (Free   7 GB)
Work Filesystem:    / mounted to /dev/mapper/ubuntu--vg-ubuntu--lv
Tmp Filesystem:     / mounted to /dev/mapper/ubuntu--vg-ubuntu--lv
Work Disk:          904 GB (Free 455 GB)
Tmp Disk:           904 GB (Free 455 GB)

CPU Load: 1%, Ram Free: 9 GB, Swap Free: 7 GB, Work Disk Free: 455 GB, Tmp Disk Free: 455 GB
#
# Your design
#
set base_name "mips32"
mips32
set vnet_file "mips32.final.vnet"
mips32.final.vnet
set sdc_file  "mips32.sdc"
mips32.sdc
set sdf_file  "mips32.sdf"
mips32.sdf
set spef_file "mips32.spef"
mips32.spef
set saif_file "mips32.saif"
mips32.saif
set inst_name "top/dut"
top/dut
#
# Libraries
#
set target_library "/home/cad/lib/NANGATE45/typical.db"
/home/cad/lib/NANGATE45/typical.db
#set target_library "/home/cad/lib/NANGATE45/fast.db"
#set target_library "/home/cad/lib/NANGATE45/slow.db"
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat "*" $target_library $synthetic_library]
* /home/cad/lib/NANGATE45/typical.db dw_foundation.sldb
set symbol_library "generic.sldb"
generic.sldb
define_design_lib WORK -path ./WORK
1
#
# Read post-layout netlist
#
read_file -format verilog $vnet_file
Loading db file '/home/cad/lib/NANGATE45/typical.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/cad/synopsys/syn/V-2023.12/libraries/syn/dw_foundation.sldb'
Loading db file '/home/cad/synopsys/syn/V-2023.12/libraries/syn/gtech.db'
Loading db file '/home/cad/synopsys/syn/V-2023.12/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/vlsi0217/files_14/mips32.final.vnet'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/vlsi0217/files_14/mips32.final.vnet
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/vlsi0217/files_14/controller.db:controller'
Loaded 20 designs.
Current design is 'controller'.
controller alucontrol mux2_WIDTH3 flopen_WIDTH32 flopenr_WIDTH32 flop_WIDTH32_3 flop_WIDTH32_2 flop_WIDTH32_1 flop_WIDTH32_0 mux2_WIDTH32_2 mux2_WIDTH32_1 mux4_WIDTH32_1 mux4_WIDTH32_0 mux2_WIDTH32_0 regfile_WIDTH32_REGBITS3 alu_WIDTH32_DW01_add_0 alu_WIDTH32 zerodetect_WIDTH32 datapath_WIDTH32_REGBITS3 mips32
current_design $base_name
Current design is 'mips32'.
{mips32}
link

  Linking design 'mips32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (20 designs)              /home/vlsi0217/files_14/mips32.db, etc
  NangateOpenCellLibrary (library) /home/cad/lib/NANGATE45/typical.db
  dw_foundation.sldb (library) /home/cad/synopsys/syn/V-2023.12/libraries/syn/dw_foundation.sldb

1
#
# Delay and RC information
#
read_sdc $sdc_file

Reading SDC version 2.1...
1
read_sdf $sdf_file
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Reading 'maximum' values for 'maximum delay analysis'. (SDFN-16)
Information: Reading 'minimum' values for 'minimum delay analysis'. (SDFN-16)
1
read_parasitics $spef_file
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 0.001000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 999.999939. (SPEF-12)
Information: Library unit = 999.999939 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.000001. (SPEF-13)

Reading /home/vlsi0217/files_14/mips32.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

2317 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
#
# Read switching activity information
#
reset_switching_activity
1
read_saif -input $saif_file -instance $inst_name -unit ns -scale 1
Warning: There are 4928 objects not found during annotation. (PWR-452)
1
report_saif -hier
Information: Updating design information... (UID-85)
Warning: There are 45 switching activity information conflicts. (PWR-19)
 
****************************************
Report : saif
        -hierarchy
Design : mips32
Version: V-2023.12
Date   : Thu Aug  1 07:14:27 2024
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         2319(100.00%)     0(0.00%)          0(0.00%)           2319
 Ports        100(100.00%)      0(0.00%)          0(0.00%)           100
 Pins         8511(100.00%)     0(0.00%)          0(0.00%)           8511
--------------------------------------------------------------------------------
1
# report_timing
# report_reference -hier
# report_power -hier
# quit
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
 
****************************************
Report : power
        -analysis_effort low
Design : mips32
Version: V-2023.12
Date   : Thu Aug  1 07:14:33 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/cad/lib/NANGATE45/typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mips32                 5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 347.6354 uW   (66%)
  Net Switching Power  = 180.1398 uW   (34%)
                         ---------
Total Dynamic Power    = 527.7752 uW  (100%)

Cell Leakage Power     =  84.1383 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network    281.4845           82.8498          427.8150          364.7621  (  59.61%)  i
register          18.9243            9.3458        3.4540e+04           62.8100  (  10.26%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     47.2260           87.9442        4.9171e+04          184.3408  (  30.13%)
--------------------------------------------------------------------------------------------------
Total            347.6348 uW       180.1399 uW     8.4138e+04 nW       611.9128 uW
1
dc_shell> Error: unknown command 'make' (CMD-005)
dc_shell>  
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips32
Version: V-2023.12
Date   : Thu Aug  1 07:16:13 2024
****************************************

Timing delays computed with Innovus delay calculator.

 * Some/all delay information is back-annotated.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: cont/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dp/pcreg/q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mips32             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cont/state_reg[1]/CK (DFF_X1)                           0.00       0.00 r
  cont/state_reg[1]/Q (DFF_X1)                            0.13 *     0.13 r
  cont/U21/ZN (NOR3_X1)                                   0.02 *     0.15 f
  cont/FE_OFC1_irwrite_3/Z (CLKBUF_X3)                    0.13 *     0.28 f
  cont/U16/ZN (NOR4_X1)                                   0.17 *     0.44 r
  cont/U64/ZN (NAND2_X1)                                  0.04 *     0.48 f
  cont/alusrcb[0] (controller)                            0.00       0.48 f
  dp/alusrcb[0] (datapath_WIDTH32_REGBITS3)               0.00       0.48 f
  dp/src2mux/s[0] (mux4_WIDTH32_1)                        0.00       0.48 f
  dp/src2mux/U19/ZN (NOR2_X1)                             0.03 *     0.51 r
  dp/src2mux/FE_OFC51_n7/Z (CLKBUF_X2)                    0.11 *     0.63 r
  dp/src2mux/FE_RC_1_0/ZN (NAND2_X1)                      0.05 *     0.67 f
  dp/src2mux/U101/ZN (NAND2_X1)                           0.03 *     0.70 r
  dp/src2mux/y[0] (mux4_WIDTH32_1)                        0.00       0.70 r
  dp/alunit/b[0] (alu_WIDTH32)                            0.00       0.70 r
  dp/alunit/U167/Z (XOR2_X1)                              0.02 *     0.72 f
  dp/alunit/add_1_root_add_292_2/B[0] (alu_WIDTH32_DW01_add_0)
                                                          0.00       0.72 f
  dp/alunit/add_1_root_add_292_2/U1_0/CO (FA_X1)          0.09 *     0.81 f
  dp/alunit/add_1_root_add_292_2/U1_1/CO (FA_X1)          0.08 *     0.88 f
  dp/alunit/add_1_root_add_292_2/U1_2/CO (FA_X1)          0.07 *     0.96 f
  dp/alunit/add_1_root_add_292_2/U1_3/CO (FA_X1)          0.07 *     1.03 f
  dp/alunit/add_1_root_add_292_2/U1_4/CO (FA_X1)          0.07 *     1.10 f
  dp/alunit/add_1_root_add_292_2/U1_5/CO (FA_X1)          0.07 *     1.18 f
  dp/alunit/add_1_root_add_292_2/U1_6/CO (FA_X1)          0.07 *     1.25 f
  dp/alunit/add_1_root_add_292_2/U1_7/CO (FA_X1)          0.08 *     1.32 f
  dp/alunit/add_1_root_add_292_2/U1_8/CO (FA_X1)          0.07 *     1.40 f
  dp/alunit/add_1_root_add_292_2/U1_9/CO (FA_X1)          0.08 *     1.47 f
  dp/alunit/add_1_root_add_292_2/U1_10/CO (FA_X1)         0.07 *     1.55 f
  dp/alunit/add_1_root_add_292_2/U1_11/CO (FA_X1)         0.07 *     1.62 f
  dp/alunit/add_1_root_add_292_2/U1_12/CO (FA_X1)         0.07 *     1.69 f
  dp/alunit/add_1_root_add_292_2/U1_13/CO (FA_X1)         0.07 *     1.77 f
  dp/alunit/add_1_root_add_292_2/U1_14/CO (FA_X1)         0.07 *     1.84 f
  dp/alunit/add_1_root_add_292_2/U1_15/CO (FA_X1)         0.07 *     1.91 f
  dp/alunit/add_1_root_add_292_2/U1_16/CO (FA_X1)         0.07 *     1.99 f
  dp/alunit/add_1_root_add_292_2/U1_17/CO (FA_X1)         0.07 *     2.06 f
  dp/alunit/add_1_root_add_292_2/U1_18/CO (FA_X1)         0.08 *     2.13 f
  dp/alunit/add_1_root_add_292_2/U1_19/CO (FA_X1)         0.07 *     2.20 f
  dp/alunit/add_1_root_add_292_2/U1_20/CO (FA_X1)         0.08 *     2.28 f
  dp/alunit/add_1_root_add_292_2/U1_21/CO (FA_X1)         0.08 *     2.35 f
  dp/alunit/add_1_root_add_292_2/U1_22/CO (FA_X1)         0.07 *     2.43 f
  dp/alunit/add_1_root_add_292_2/U1_23/CO (FA_X1)         0.07 *     2.50 f
  dp/alunit/add_1_root_add_292_2/U1_24/CO (FA_X1)         0.08 *     2.58 f
  dp/alunit/add_1_root_add_292_2/U1_25/CO (FA_X1)         0.07 *     2.65 f
  dp/alunit/add_1_root_add_292_2/U1_26/CO (FA_X1)         0.07 *     2.72 f
  dp/alunit/add_1_root_add_292_2/U1_27/CO (FA_X1)         0.08 *     2.80 f
  dp/alunit/add_1_root_add_292_2/U1_28/CO (FA_X1)         0.07 *     2.87 f
  dp/alunit/add_1_root_add_292_2/U1_29/CO (FA_X1)         0.07 *     2.94 f
  dp/alunit/add_1_root_add_292_2/U1_30/CO (FA_X1)         0.07 *     3.02 f
  dp/alunit/add_1_root_add_292_2/U1_31/S (FA_X1)          0.09 *     3.11 f
  dp/alunit/add_1_root_add_292_2/SUM[31] (alu_WIDTH32_DW01_add_0)
                                                          0.00       3.11 f
  dp/alunit/U15/ZN (AOI222_X1)                            0.07 *     3.18 r
  dp/alunit/U14/ZN (INV_X1)                               0.02 *     3.20 f
  dp/alunit/result[31] (alu_WIDTH32)                      0.00       3.20 f
  dp/zd/a[31] (zerodetect_WIDTH32)                        0.00       3.20 f
  dp/zd/U1/ZN (NOR4_X1)                                   0.10 *     3.30 r
  dp/zd/U11/ZN (NAND4_X1)                                 0.04 *     3.34 f
  dp/zd/U9/ZN (NOR2_X1)                                   0.04 *     3.38 r
  dp/zd/y (zerodetect_WIDTH32)                            0.00       3.38 r
  dp/zero (datapath_WIDTH32_REGBITS3)                     0.00       3.38 r
  cont/zero (controller)                                  0.00       3.38 r
  cont/U6/ZN (AOI21_X1)                                   0.02 *     3.40 f
  cont/U61/ZN (NAND2_X1)                                  0.02 *     3.42 r
  cont/pcen (controller)                                  0.00       3.42 r
  dp/pcen (datapath_WIDTH32_REGBITS3)                     0.00       3.42 r
  dp/pcreg/en (flopenr_WIDTH32)                           0.00       3.42 r
  dp/pcreg/U28/ZN (INV_X1)                                0.01 *     3.43 f
  dp/pcreg/U27/ZN (NOR2_X1)                               0.02 *     3.45 r
  dp/pcreg/FE_OFC5_n35/Z (CLKBUF_X2)                      0.12 *     3.57 r
  dp/pcreg/U29/ZN (NOR2_X1)                               0.01 *     3.58 f
  dp/pcreg/FE_OFC37_n36/Z (CLKBUF_X2)                     0.12 *     3.70 f
  dp/pcreg/U14/ZN (AOI22_X1)                              0.10 *     3.80 r
  dp/pcreg/U13/ZN (INV_X1)                                0.01 *     3.81 f
  dp/pcreg/q_reg[1]/D (DFF_X1)                            0.00 *     3.81 f
  data arrival time                                                  3.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.02       9.98
  dp/pcreg/q_reg[1]/CK (DFF_X1)                           0.00       9.98 r
  library setup time                                     -0.03 *     9.95
  data required time                                                 9.95
  --------------------------------------------------------------------------
  data required time                                                 9.95
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.14


1
dc_shell> 
Memory usage for this session 148 Mbytes.
Memory usage for this session including child processes 148 Mbytes.
CPU usage for this session 4 seconds ( 0.00 hours ).
Elapsed time for this session 244 seconds ( 0.07 hours ).

Thank you...
