WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500148 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000148 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250160 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250160 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14161260 heartbeat IPC: 1.092 cumulative IPC: 0.632 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 30043188 heartbeat IPC: 0.6296 cumulative IPC: 0.6304 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 45959743 heartbeat IPC: 0.6283 cumulative IPC: 0.6296 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 61739679 heartbeat IPC: 0.6337 cumulative IPC: 0.6307 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 77466171 heartbeat IPC: 0.6359 cumulative IPC: 0.6319 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 93131518 heartbeat IPC: 0.6384 cumulative IPC: 0.633 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 109085711 heartbeat IPC: 0.6268 cumulative IPC: 0.6321 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 125150648 heartbeat IPC: 0.6225 cumulative IPC: 0.6308 (Simulation time: 00 hr 08 min 46 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv565.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 140978113 heartbeat IPC: 0.6318 cumulative IPC: 0.6309 (Simulation time: 00 hr 09 min 49 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 157092452 heartbeat IPC: 0.6206 cumulative IPC: 0.6298 (Simulation time: 00 hr 10 min 52 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 158859412 cumulative IPC: 0.6295 (Simulation time: 00 hr 11 min 24 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 158859412 cumulative IPC: 0.6295 (Simulation time: 00 hr 11 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv565.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6295 instructions: 100000002 cycles: 158859412
CPU 0 Branch Prediction Accuracy: 70.66% MPKI: 51.78 Average ROB Occupancy at Mispredict: 4.352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.813
BRANCH_INDIRECT: 35.1
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.23
BRANCH_INDIRECT_CALL: 2.13
BRANCH_RETURN: 1.38

L1D TOTAL        ACCESS:   34004445 HIT:   30853033 MISS:    3151412
L1D LOAD         ACCESS:   20852856 HIT:   19117181 MISS:    1735675
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13146656 HIT:   11735610 MISS:    1411046
L1D TRANSLATION  ACCESS:       4933 HIT:        242 MISS:       4691
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 13.24 cycles
L1I TOTAL        ACCESS:   11236748 HIT:    4723742 MISS:    6513006
L1I LOAD         ACCESS:   11236748 HIT:    4723742 MISS:    6513006
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.418 cycles
L2C TOTAL        ACCESS:    7988169 HIT:    7137733 MISS:     850436
L2C LOAD         ACCESS:    6641304 HIT:    5927708 MISS:     713596
L2C RFO          ACCESS:     503839 HIT:     414872 MISS:      88967
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     838344 HIT:     794163 MISS:      44181
L2C TRANSLATION  ACCESS:       4682 HIT:        990 MISS:       3692
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.81 cycles
LLC TOTAL        ACCESS:     933602 HIT:     860674 MISS:      72928
LLC LOAD         ACCESS:     713596 HIT:     685716 MISS:      27880
LLC RFO          ACCESS:      88967 HIT:      52957 MISS:      36010
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     127347 HIT:     119375 MISS:       7972
LLC TRANSLATION  ACCESS:       3692 HIT:       2626 MISS:       1066
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 242.1 cycles
cpu0_DTLB TOTAL        ACCESS:   27158516 HIT:   26071522 MISS:    1086994
cpu0_DTLB LOAD         ACCESS:   27158516 HIT:   26071522 MISS:    1086994
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.534 cycles
cpu0_ITLB TOTAL        ACCESS:   10019697 HIT:    8279693 MISS:    1740004
cpu0_ITLB LOAD         ACCESS:   10019697 HIT:    8279693 MISS:    1740004
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.132 cycles
cpu0_STLB TOTAL        ACCESS:    1751605 HIT:    1747015 MISS:       4590
cpu0_STLB LOAD         ACCESS:    1751605 HIT:    1747015 MISS:       4590
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 112.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29282
  ROW_BUFFER_MISS:      35644
 AVG DBUS CONGESTED CYCLE: 3.967
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1567
  FULL:      28952
