memory0, WARNING: loading backend in legacy mode (from parameter set). Instead, load backend into this controller's 'backend' slot via ctrl.setSubComponent() in configuration.
memory1, WARNING: loading backend in legacy mode (from parameter set). Instead, load backend into this controller's 'backend' slot via ctrl.setSubComponent() in configuration.
ScratchCPU cpu1 Finished after 500 issued memory events, 500 returned, 1333 cycles
ScratchCPU cpu0 Finished after 500 issued memory events, 500 returned, 1387 cycles
 scratch0.cycles_with_issue : Accumulator : Sum.u64 = 374; SumSQ.u64 = 374; Count.u64 = 374; Min.u64 = 1; Max.u64 = 1; 
 scratch0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.total_cycles : Accumulator : Sum.u64 = 2774; SumSQ.u64 = 2774; Count.u64 = 2774; Min.u64 = 1; Max.u64 = 1; 
 scratch0.requests_received_GetS : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
 scratch0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.requests_received_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.requests_received_PutM : Accumulator : Sum.u64 = 198; SumSQ.u64 = 198; Count.u64 = 198; Min.u64 = 1; Max.u64 = 1; 
 scratch0.latency_GetS : Accumulator : Sum.u64 = 3768; SumSQ.u64 = 80772; Count.u64 = 176; Min.u64 = 21; Max.u64 = 25; 
 scratch0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.latency_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.latency_PutM : Accumulator : Sum.u64 = 4176; SumSQ.u64 = 89050; Count.u64 = 196; Min.u64 = 21; Max.u64 = 24; 
 scratch0.request_received_scratch_read : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_scratch_write : Accumulator : Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_remote_read : Accumulator : Sum.u64 = 74; SumSQ.u64 = 74; Count.u64 = 74; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_remote_write : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_scratch_get : Accumulator : Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_scratch_put : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_issued_scratch_read : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_issued_scratch_write : Accumulator : Sum.u64 = 198; SumSQ.u64 = 198; Count.u64 = 198; Min.u64 = 1; Max.u64 = 1; 
 scratch0.packet_latency : Accumulator : Sum.u64 = 381; SumSQ.u64 = 1011; Count.u64 = 160; Min.u64 = 0; Max.u64 = 5; 
 scratch0.send_bit_count : Accumulator : Sum.u64 = 55152; SumSQ.u64 = 28369280; Count.u64 = 317; Min.u64 = 64; Max.u64 = 1088; 
 scratch0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.idle_time : Accumulator : Sum.u64 = 536080; SumSQ.u64 = 3786463200; Count.u64 = 148; Min.u64 = 0; Max.u64 = 26940; 
 scratch1.cycles_with_issue : Accumulator : Sum.u64 = 351; SumSQ.u64 = 351; Count.u64 = 351; Min.u64 = 1; Max.u64 = 1; 
 scratch1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.total_cycles : Accumulator : Sum.u64 = 2774; SumSQ.u64 = 2774; Count.u64 = 2774; Min.u64 = 1; Max.u64 = 1; 
 scratch1.requests_received_GetS : Accumulator : Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
 scratch1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.requests_received_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.requests_received_PutM : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
 scratch1.latency_GetS : Accumulator : Sum.u64 = 3735; SumSQ.u64 = 79775; Count.u64 = 175; Min.u64 = 21; Max.u64 = 24; 
 scratch1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.latency_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.latency_PutM : Accumulator : Sum.u64 = 3748; SumSQ.u64 = 79878; Count.u64 = 176; Min.u64 = 21; Max.u64 = 24; 
 scratch1.request_received_scratch_read : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_scratch_write : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_remote_read : Accumulator : Sum.u64 = 72; SumSQ.u64 = 72; Count.u64 = 72; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_remote_write : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_scratch_get : Accumulator : Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_scratch_put : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_issued_scratch_read : Accumulator : Sum.u64 = 175; SumSQ.u64 = 175; Count.u64 = 175; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_issued_scratch_write : Accumulator : Sum.u64 = 176; SumSQ.u64 = 176; Count.u64 = 176; Min.u64 = 1; Max.u64 = 1; 
 scratch1.packet_latency : Accumulator : Sum.u64 = 394; SumSQ.u64 = 1078; Count.u64 = 158; Min.u64 = 0; Max.u64 = 5; 
 scratch1.send_bit_count : Accumulator : Sum.u64 = 63864; SumSQ.u64 = 36423616; Count.u64 = 335; Min.u64 = 64; Max.u64 = 1088; 
 scratch1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.idle_time : Accumulator : Sum.u64 = 474460; SumSQ.u64 = 3711836400; Count.u64 = 144; Min.u64 = 0; Max.u64 = 27500; 
 memory0.requests_received_GetS : Accumulator : Sum.u64 = 146; SumSQ.u64 = 146; Count.u64 = 146; Min.u64 = 1; Max.u64 = 1; 
 memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.requests_received_GetX : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; Min.u64 = 1; Max.u64 = 1; 
 memory0.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.outstanding_requests : Accumulator : Sum.u64 = 22380; SumSQ.u64 = 408488; Count.u64 = 1387; Min.u64 = 0; Max.u64 = 29; 
 memory0.latency_GetS : Accumulator : Sum.u64 = 11115; SumSQ.u64 = 846205; Count.u64 = 146; Min.u64 = 76; Max.u64 = 78; 
 memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.latency_GetX : Accumulator : Sum.u64 = 11265; SumSQ.u64 = 857449; Count.u64 = 148; Min.u64 = 76; Max.u64 = 77; 
 memory0.latency_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.cycles_with_issue : Accumulator : Sum.u64 = 329; SumSQ.u64 = 329; Count.u64 = 329; Min.u64 = 1; Max.u64 = 1; 
 memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.total_cycles : Accumulator : Sum.u64 = 1387; SumSQ.u64 = 1923769; Count.u64 = 1; Min.u64 = 1387; Max.u64 = 1387; 
 memory0.packet_latency : Accumulator : Sum.u64 = 929; SumSQ.u64 = 3823; Count.u64 = 294; Min.u64 = 0; Max.u64 = 11; 
 memory0.send_bit_count : Accumulator : Sum.u64 = 46960; SumSQ.u64 = 31155968; Count.u64 = 146; Min.u64 = 72; Max.u64 = 1088; 
 memory0.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.idle_time : Accumulator : Sum.u64 = 406200; SumSQ.u64 = 3310241600; Count.u64 = 104; Min.u64 = 0; Max.u64 = 29120; 
 memory1.requests_received_GetS : Accumulator : Sum.u64 = 172; SumSQ.u64 = 172; Count.u64 = 172; Min.u64 = 1; Max.u64 = 1; 
 memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.requests_received_GetX : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; Min.u64 = 1; Max.u64 = 1; 
 memory1.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.outstanding_requests : Accumulator : Sum.u64 = 27258; SumSQ.u64 = 596508; Count.u64 = 1387; Min.u64 = 0; Max.u64 = 34; 
 memory1.latency_GetS : Accumulator : Sum.u64 = 13098; SumSQ.u64 = 997450; Count.u64 = 172; Min.u64 = 76; Max.u64 = 77; 
 memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.latency_GetX : Accumulator : Sum.u64 = 14160; SumSQ.u64 = 1078008; Count.u64 = 186; Min.u64 = 76; Max.u64 = 77; 
 memory1.latency_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.cycles_with_issue : Accumulator : Sum.u64 = 400; SumSQ.u64 = 400; Count.u64 = 400; Min.u64 = 1; Max.u64 = 1; 
 memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.total_cycles : Accumulator : Sum.u64 = 1387; SumSQ.u64 = 1923769; Count.u64 = 1; Min.u64 = 1387; Max.u64 = 1387; 
 memory1.packet_latency : Accumulator : Sum.u64 = 1153; SumSQ.u64 = 5035; Count.u64 = 358; Min.u64 = 0; Max.u64 = 12; 
 memory1.send_bit_count : Accumulator : Sum.u64 = 57384; SumSQ.u64 = 37841856; Count.u64 = 172; Min.u64 = 72; Max.u64 = 1088; 
 memory1.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.idle_time : Accumulator : Sum.u64 = 339720; SumSQ.u64 = 2365426400; Count.u64 = 127; Min.u64 = 0; Max.u64 = 29800; 
Simulation is complete, simulated time: 1.387 us
