

================================================================
== Vivado HLS Report for 'setMem'
================================================================
* Date:           Mon Jul 10 03:22:19 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_8
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  204805|    1|  204805|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    0|  204799|         1|          -|          -| 0 ~ 204799 |    no    |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp_1)
	7  / (!tmp_1)
2 --> 
	3  / true
3 --> 
	4  / (!tmp_2)
	3  / (tmp_2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.24>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %address)"   --->   Operation 9 'read' 'address_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%value_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %value_r)"   --->   Operation 10 'read' 'value_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%address1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %address_read, i32 2, i32 31)"   --->   Operation 11 'partselect' 'address1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = zext i30 %address1 to i64"   --->   Operation 12 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MASTER_addr = getelementptr i32* %MASTER, i64 %tmp_4"   --->   Operation 13 'getelementptr' 'MASTER_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MASTER), !map !9"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %value_r) nounwind, !map !15"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !21"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @setMem_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MASTER, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [7 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:2]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %address, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:2]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:3]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = zext i8 %value_read to i32" [Lab_8/core.cpp:4]   --->   Operation 22 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %value_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:4]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %size_read, 204800" [Lab_8/core.cpp:6]   --->   Operation 24 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %.loopexit" [Lab_8/core.cpp:6]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 26 [1/1] (8.75ns)   --->   "%MASTER_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MASTER_addr, i32 %size_read)" [Lab_8/core.cpp:9]   --->   Operation 26 'writereq' 'MASTER_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [Lab_8/core.cpp:7]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%memAddr = phi i18 [ %memAddr_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'memAddr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%memAddr_cast = zext i18 %memAddr to i32" [Lab_8/core.cpp:7]   --->   Operation 29 'zext' 'memAddr_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %memAddr_cast, %size_read" [Lab_8/core.cpp:7]   --->   Operation 30 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 204799, i64 0) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.13ns)   --->   "%memAddr_1 = add i18 %memAddr, 1" [Lab_8/core.cpp:7]   --->   Operation 32 'add' 'memAddr_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [Lab_8/core.cpp:7]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %MASTER_addr, i32 %tmp, i4 -1)" [Lab_8/core.cpp:9]   --->   Operation 34 'write' <Predicate = (tmp_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader" [Lab_8/core.cpp:7]   --->   Operation 35 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 36 [5/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 36 'writeresp' 'MASTER_addr_wr_resp' <Predicate = (!tmp_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 37 [4/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 37 'writeresp' 'MASTER_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 38 [3/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 38 'writeresp' 'MASTER_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 39 [2/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 39 'writeresp' 'MASTER_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 40 [1/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 40 'writeresp' 'MASTER_addr_wr_resp' <Predicate = (tmp_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (tmp_1)> <Delay = 1.76>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_0_cast)   --->   "%p_0 = phi i1 [ true, %0 ], [ false, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_cast = select i1 %p_0, i32 -1, i32 0" [Lab_8/core.cpp:15]   --->   Operation 43 'select' 'p_0_cast' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "ret i32 %p_0_cast" [Lab_8/core.cpp:15]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.24ns
The critical path consists of the following:
	s_axi read on port 'size' [5]  (1 ns)
	'icmp' operation ('tmp_1', Lab_8/core.cpp:6) [21]  (2.47 ns)
	multiplexor before 'phi' operation ('p_0') [40]  (1.77 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'MASTER' (Lab_8/core.cpp:9) [24]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus write on port 'MASTER' (Lab_8/core.cpp:9) [34]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'MASTER' (Lab_8/core.cpp:9) [37]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'MASTER' (Lab_8/core.cpp:9) [37]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'MASTER' (Lab_8/core.cpp:9) [37]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'MASTER' (Lab_8/core.cpp:9) [37]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
