# ARITHMETIC-AND-LOGIC-UNIT
ALU with 16 operation

# 8-Bit ALU Design in Verilog (Vivado)

# ðŸ“Œ Project Overview

This project implements an 8-bit Arithmetic Logic Unit (ALU) using Verilog HDL.
The ALU supports both arithmetic and logical operations selected using a Mode signal and 4-bit opcode (OP).

The design also generates standard status flags:
Z â€“ Zero

N â€“ Negative

C â€“ Carry / Borrow

V â€“ Overflow


# ðŸ§  ALU Architecture

Input width: 8-bit
Output width: 8-bit
Temporary register: 9-bit (for carry/borrow detection)
Operation selection:
Mode = 0 â†’ Arithmetic operations
Mode = 1 â†’ Logical operations

# ðŸ”Œ Port Description
| Signal | Width | Description   |
| ------ | ----- | ------------- |
| a      | 8     | Operand A     |
| b      | 8     | Operand B     |
| cin    | 1     | Carry input   |
| Mode   | 1     | Mode select   |
| OP     | 4     | Opcode        |
| f      | 8     | ALU Output    |
| Z      | 1     | Zero flag     |
| N      | 1     | Negative flag |
| C      | 1     | Carry flag    |
| V      | 1     | Overflow flag |


# âž• Arithmetic Operations (Mode = 0)

| Opcode | Operation       |
| ------ | --------------- |
| 0000   | ADD             |
| 0001   | SUB             |
| 0010   | INC             |
| 0011   | DEC             |
| 0100   | ADD with Carry  |
| 0101   | SUB with Borrow |
| 0110   | Comparator      |

# Comparator Output

| Condition | Flag  |
| --------- | ----- |
| A = B     | Z = 1 |
| A < B     | N = 1 |
| A > B     | C = 1 |


# ðŸ”€ Logical Operations (Mode = 1)

| Opcode | Operation        |
| ------ | ---------------- |
| 0111   | OR               |
| 1000   | AND              |
| 1001   | NOT              |
| 1010   | XOR              |
| 1011   | Left Shift       |
| 1100   | Right Shift      |
| 1101   | Arithmetic Shift |
| 1110   | Rotate Left      |
| 1111   | Rotate Right     |


# ðŸš© Status Flags Explanation

Z (Zero): Set when output f == 0
N (Negative): Copy of MSB (f[7])
C (Carry): From 9th bit of arithmetic result

V (Overflow): Signed overflow detection logic
