{"sha": "195a2e9d1fe97cced3cc1abf13214c1e4804c7a3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTk1YTJlOWQxZmU5N2NjZWQzY2MxYWJmMTMyMTRjMWU0ODA0YzdhMw==", "commit": {"author": {"name": "Sandra Loosemore", "email": "sandra@codesourcery.com", "date": "2012-02-18T00:53:45Z"}, "committer": {"name": "Sandra Loosemore", "email": "sandra@gcc.gnu.org", "date": "2012-02-18T00:53:45Z"}, "message": "invoke.texi: Consistently hyphenate \"big-endian\"/\"little-endian\" when used as adjectives.\n\n2012-02-17  Sandra Loosemore  <sandra@codesourcery.com>\n\n\tgcc/\n\t* doc/invoke.texi: Consistently hyphenate \"big-endian\"/\"little-endian\"\n\twhen used as adjectives.\n\nFrom-SVN: r184364", "tree": {"sha": "2efcbc83aa011af86fd5b9d2fd50c1ca3b28c205", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2efcbc83aa011af86fd5b9d2fd50c1ca3b28c205"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3/comments", "author": {"login": "SandraLoosemore", "id": 104087111, "node_id": "U_kgDOBjQ-Rw", "avatar_url": "https://avatars.githubusercontent.com/u/104087111?v=4", "gravatar_id": "", "url": "https://api.github.com/users/SandraLoosemore", "html_url": "https://github.com/SandraLoosemore", "followers_url": "https://api.github.com/users/SandraLoosemore/followers", "following_url": "https://api.github.com/users/SandraLoosemore/following{/other_user}", "gists_url": "https://api.github.com/users/SandraLoosemore/gists{/gist_id}", "starred_url": "https://api.github.com/users/SandraLoosemore/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/SandraLoosemore/subscriptions", "organizations_url": "https://api.github.com/users/SandraLoosemore/orgs", "repos_url": "https://api.github.com/users/SandraLoosemore/repos", "events_url": "https://api.github.com/users/SandraLoosemore/events{/privacy}", "received_events_url": "https://api.github.com/users/SandraLoosemore/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "09bac6601ad2150d30f3ce7d00e8903a1262fc25", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/09bac6601ad2150d30f3ce7d00e8903a1262fc25", "html_url": "https://github.com/Rust-GCC/gccrs/commit/09bac6601ad2150d30f3ce7d00e8903a1262fc25"}], "stats": {"total": 45, "additions": 25, "deletions": 20}, "files": [{"sha": "a4a836f3b3dbcd1d168effa17c227ff9ac00fb85", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=195a2e9d1fe97cced3cc1abf13214c1e4804c7a3", "patch": "@@ -1,3 +1,8 @@\n+2012-02-17  Sandra Loosemore  <sandra@codesourcery.com>\n+\n+\t* doc/invoke.texi: Consistently hyphenate \"big-endian\"/\"little-endian\"\n+\twhen used as adjectives.\n+\n 2012-02-16  Sandra Loosemore  <sandra@codesourcery.com>\n \n \t* doc/invoke.texi: Clean up \"that\"/\"which\" confusion."}, {"sha": "cb0e09f4774a14b25ffd07b9254482d07e1d58e6", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 20, "deletions": 20, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/195a2e9d1fe97cced3cc1abf13214c1e4804c7a3/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=195a2e9d1fe97cced3cc1abf13214c1e4804c7a3", "patch": "@@ -11486,11 +11486,11 @@ assembly code.  Permissible names are: @samp{c62x},\n \n @item -mbig-endian\n @opindex mbig-endian\n-Generate code for a big endian target.\n+Generate code for a big-endian target.\n \n @item -mlittle-endian\n @opindex mlittle-endian\n-Generate code for a little endian target.  This is the default.\n+Generate code for a little-endian target.  This is the default.\n \n @item -msim\n @opindex msim\n@@ -13829,11 +13829,11 @@ These are the @samp{-m} options defined for the Intel IA-64 architecture.\n @table @gcctabopt\n @item -mbig-endian\n @opindex mbig-endian\n-Generate code for a big endian target.  This is the default for HP-UX@.\n+Generate code for a big-endian target.  This is the default for HP-UX@.\n \n @item -mlittle-endian\n @opindex mlittle-endian\n-Generate code for a little endian target.  This is the default for AIX5\n+Generate code for a little-endian target.  This is the default for AIX5\n and GNU/Linux.\n \n @item -mgnu-as\n@@ -14745,7 +14745,7 @@ Prefer word access when reading byte quantities.\n @itemx -mbig-endian\n @opindex mlittle-endian\n @opindex mbig-endian\n-Generate code for a little endian target.\n+Generate code for a little-endian target.\n \n @item -m210\n @itemx -m340\n@@ -16671,10 +16671,10 @@ Perform optimizations for the floating-point unit on Xilinx PPC 405/440.\n Generate code that uses (does not use) the load multiple word\n instructions and the store multiple word instructions.  These\n instructions are generated by default on POWER systems, and not\n-generated on PowerPC systems.  Do not use @option{-mmultiple} on little\n-endian PowerPC systems, since those instructions do not work when the\n-processor is in little endian mode.  The exceptions are PPC740 and\n-PPC750 which permit the instructions usage in little endian mode.\n+generated on PowerPC systems.  Do not use @option{-mmultiple} on little-endian\n+PowerPC systems, since those instructions do not work when the\n+processor is in little-endian mode.  The exceptions are PPC740 and\n+PPC750 which permit these instructions in little-endian mode.\n \n @item -mstring\n @itemx -mno-string\n@@ -16684,10 +16684,10 @@ Generate code that uses (does not use) the load string instructions\n and the store string word instructions to save multiple registers and\n do small block moves.  These instructions are generated by default on\n POWER systems, and not generated on PowerPC systems.  Do not use\n-@option{-mstring} on little endian PowerPC systems, since those\n-instructions do not work when the processor is in little endian mode.\n-The exceptions are PPC740 and PPC750 which permit the instructions\n-usage in little endian mode.\n+@option{-mstring} on little-endian PowerPC systems, since those\n+instructions do not work when the processor is in little-endian mode.\n+The exceptions are PPC740 and PPC750 which permit these instructions\n+in little-endian mode.\n \n @item -mupdate\n @itemx -mno-update\n@@ -16797,15 +16797,15 @@ used in the program.\n @opindex mlittle\n @opindex mlittle-endian\n On System V.4 and embedded PowerPC systems compile code for the\n-processor in little endian mode.  The @option{-mlittle-endian} option is\n+processor in little-endian mode.  The @option{-mlittle-endian} option is\n the same as @option{-mlittle}.\n \n @item -mbig\n @itemx -mbig-endian\n @opindex mbig\n @opindex mbig-endian\n On System V.4 and embedded PowerPC systems compile code for the\n-processor in big endian mode.  The @option{-mbig-endian} option is\n+processor in big-endian mode.  The @option{-mbig-endian} option is\n the same as @option{-mbig}.\n \n @item -mdynamic-no-pic\n@@ -17270,7 +17270,7 @@ selected.\n @opindex mbig-endian-data\n @opindex mlittle-endian-data\n Store data (but not code) in the big-endian format.  The default is\n-@option{-mlittle-endian-data}, i.e.@: to store data in the little endian\n+@option{-mlittle-endian-data}, i.e.@: to store data in the little-endian\n format.\n \n @item -msmall-data-limit=@var{N}\n@@ -17600,11 +17600,11 @@ These options are defined for Score implementations:\n @table @gcctabopt\n @item -meb\n @opindex meb\n-Compile code for big endian mode.  This is the default.\n+Compile code for big-endian mode.  This is the default.\n \n @item -mel\n @opindex mel\n-Compile code for little endian mode.\n+Compile code for little-endian mode.\n \n @item -mnhwloop\n @opindex mnhwloop\n@@ -17725,11 +17725,11 @@ instructions at the moment.\n \n @item -mb\n @opindex mb\n-Compile code for the processor in big endian mode.\n+Compile code for the processor in big-endian mode.\n \n @item -ml\n @opindex ml\n-Compile code for the processor in little endian mode.\n+Compile code for the processor in little-endian mode.\n \n @item -mdalign\n @opindex mdalign"}]}