

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3'
================================================================
* Date:           Thu May 29 09:36:28 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_300_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    162|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     197|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_107_p2                     |         +|   0|  0|  39|          32|           1|
    |t_2_fu_98_p2                      |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln300_fu_93_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln309_fu_113_p2              |      icmp|   0|  0|  39|          32|           2|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 162|         131|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |eo_fu_44                 |   9|          2|  128|        256|
    |i_fu_48                  |   9|          2|   32|         64|
    |inter0_1_blk_n           |   9|          2|    1|          2|
    |inter0_blk_n             |   9|          2|    1|          2|
    |t_fu_52                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  197|        394|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |eo_fu_44                 |  128|   0|  128|          0|
    |i_fu_48                  |   32|   0|   32|          0|
    |icmp_ln309_reg_203       |    1|   0|    1|          0|
    |t_fu_52                  |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  197|   0|  197|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3|  return value|
|inter0_dout              |   in|   64|     ap_fifo|                                                                        inter0|       pointer|
|inter0_num_data_valid    |   in|    3|     ap_fifo|                                                                        inter0|       pointer|
|inter0_fifo_cap          |   in|    3|     ap_fifo|                                                                        inter0|       pointer|
|inter0_empty_n           |   in|    1|     ap_fifo|                                                                        inter0|       pointer|
|inter0_read              |  out|    1|     ap_fifo|                                                                        inter0|       pointer|
|inter0_1_din             |  out|  192|     ap_fifo|                                                                      inter0_1|       pointer|
|inter0_1_num_data_valid  |   in|    3|     ap_fifo|                                                                      inter0_1|       pointer|
|inter0_1_fifo_cap        |   in|    3|     ap_fifo|                                                                      inter0_1|       pointer|
|inter0_1_full_n          |   in|    1|     ap_fifo|                                                                      inter0_1|       pointer|
|inter0_1_write           |  out|    1|     ap_fifo|                                                                      inter0_1|       pointer|
|totalIters               |   in|   32|     ap_none|                                                                    totalIters|        scalar|
+-------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%eo = alloca i32 1" [../streamtools.h:299->../top.cpp:126]   --->   Operation 5 'alloca' 'eo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../streamtools.h:298->../top.cpp:126]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../streamtools.h:300->../top.cpp:126]   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter0, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %inter0_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%totalIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalIters" [../streamtools.h:259->../top.cpp:126]   --->   Operation 10 'read' 'totalIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 0, i32 %t" [../streamtools.h:300->../top.cpp:126]   --->   Operation 11 'store' 'store_ln300' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i" [../streamtools.h:298->../top.cpp:126]   --->   Operation 12 'store' 'store_ln298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln299 = store i128 0, i128 %eo" [../streamtools.h:299->../top.cpp:126]   --->   Operation 13 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body28.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_1 = load i32 %t" [../streamtools.h:300->../top.cpp:126]   --->   Operation 15 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln300 = icmp_eq  i32 %t_1, i32 %totalIters_read" [../streamtools.h:300->../top.cpp:126]   --->   Operation 16 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%t_2 = add i32 %t_1, i32 1" [../streamtools.h:300->../top.cpp:126]   --->   Operation 17 'add' 't_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %for.body28.split.i, void %StreamingDataWidthConverter_Batch<64u, 192u, 384u>.exit.exitStub" [../streamtools.h:300->../top.cpp:126]   --->   Operation 18 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../streamtools.h:307->../top.cpp:126]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i_load, i32 1" [../streamtools.h:307->../top.cpp:126]   --->   Operation 20 'add' 'i_1' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln309 = icmp_eq  i32 %i_1, i32 3" [../streamtools.h:309->../top.cpp:126]   --->   Operation 21 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln300)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.body28.split.i.for.inc36.i_crit_edge, void %if.then34.i" [../streamtools.h:309->../top.cpp:126]   --->   Operation 22 'br' 'br_ln309' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 %i_1, i32 %i" [../streamtools.h:298->../top.cpp:126]   --->   Operation 23 'store' 'store_ln298' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln309 = br void %for.inc36.i" [../streamtools.h:309->../top.cpp:126]   --->   Operation 24 'br' 'br_ln309' <Predicate = (!icmp_ln300 & !icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln298 = store i32 0, i32 %i" [../streamtools.h:298->../top.cpp:126]   --->   Operation 25 'store' 'store_ln298' <Predicate = (!icmp_ln300 & icmp_ln309)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln300 = store i32 %t_2, i32 %t" [../streamtools.h:300->../top.cpp:126]   --->   Operation 26 'store' 'store_ln300' <Predicate = (!icmp_ln300)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%eo_load_1 = load i128 %eo" [../streamtools.h:305->../top.cpp:126]   --->   Operation 27 'load' 'eo_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:301->../top.cpp:126]   --->   Operation 28 'specpipeline' 'specpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../streamtools.h:300->../top.cpp:126]   --->   Operation 29 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%ei = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %inter0" [../streamtools.h:303->../top.cpp:126]   --->   Operation 30 'read' 'ei' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%eo_1 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i128, i64 %ei, i128 %eo_load_1" [../streamtools.h:305->../top.cpp:126]   --->   Operation 31 'bitconcatenate' 'eo_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %inter0_1, i192 %eo_1" [../streamtools.h:311->../top.cpp:126]   --->   Operation 32 'write' 'write_ln311' <Predicate = (icmp_ln309)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.inc36.i" [../streamtools.h:312->../top.cpp:126]   --->   Operation 33 'br' 'br_ln312' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%eo_load = load i128 %eo" [../streamtools.h:300->../top.cpp:126]   --->   Operation 34 'load' 'eo_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %eo_load, i32 64, i32 127" [../streamtools.h:300->../top.cpp:126]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %ei, i64 %tmp_2" [../streamtools.h:300->../top.cpp:126]   --->   Operation 36 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln299 = store i128 %trunc_ln, i128 %eo" [../streamtools.h:299->../top.cpp:126]   --->   Operation 37 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body28.i" [../streamtools.h:300->../top.cpp:126]   --->   Operation 38 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ totalIters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inter0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eo                 (alloca        ) [ 0111]
i                  (alloca        ) [ 0110]
t                  (alloca        ) [ 0110]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
totalIters_read    (read          ) [ 0110]
store_ln300        (store         ) [ 0000]
store_ln298        (store         ) [ 0000]
store_ln299        (store         ) [ 0000]
br_ln0             (br            ) [ 0000]
t_1                (load          ) [ 0000]
icmp_ln300         (icmp          ) [ 0110]
t_2                (add           ) [ 0000]
br_ln300           (br            ) [ 0000]
i_load             (load          ) [ 0000]
i_1                (add           ) [ 0000]
icmp_ln309         (icmp          ) [ 0111]
br_ln309           (br            ) [ 0000]
store_ln298        (store         ) [ 0000]
br_ln309           (br            ) [ 0000]
store_ln298        (store         ) [ 0000]
store_ln300        (store         ) [ 0000]
eo_load_1          (load          ) [ 0000]
specpipeline_ln301 (specpipeline  ) [ 0000]
specloopname_ln300 (specloopname  ) [ 0000]
ei                 (read          ) [ 0000]
eo_1               (bitconcatenate) [ 0000]
write_ln311        (write         ) [ 0000]
br_ln312           (br            ) [ 0000]
eo_load            (load          ) [ 0000]
tmp_2              (partselect    ) [ 0000]
trunc_ln           (bitconcatenate) [ 0000]
store_ln299        (store         ) [ 0000]
br_ln300           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="totalIters">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIters"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i64.i128"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="eo_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eo/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="t_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="totalIters_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="totalIters_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ei_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln311_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="192" slack="0"/>
<pin id="71" dir="0" index="2" bw="192" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln311/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln300_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln298_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln299_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="128" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_1_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln300_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="t_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln309_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln298_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln298_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln300_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln300/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="eo_load_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="2"/>
<pin id="136" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eo_load_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="eo_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="192" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="128" slack="0"/>
<pin id="141" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="eo_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="2"/>
<pin id="148" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eo_load/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="0" index="3" bw="8" slack="0"/>
<pin id="154" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln299_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="128" slack="0"/>
<pin id="169" dir="0" index="1" bw="128" slack="2"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="eo_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="eo "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="188" class="1005" name="t_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="195" class="1005" name="totalIters_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln309_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="90" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="107" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="98" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="62" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="62" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="149" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="44" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="183"><net_src comp="48" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="191"><net_src comp="52" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="198"><net_src comp="56" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="206"><net_src comp="113" pin="2"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter0 | {}
	Port: inter0_1 | {3 }
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 : totalIters | {1 }
	Port: StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 : inter0 | {3 }
	Port: StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 : inter0_1 | {}
  - Chain level:
	State 1
		store_ln300 : 1
		store_ln298 : 1
		store_ln299 : 1
	State 2
		icmp_ln300 : 1
		t_2 : 1
		br_ln300 : 2
		i_1 : 1
		icmp_ln309 : 2
		br_ln309 : 3
		store_ln298 : 2
		store_ln300 : 2
	State 3
		write_ln311 : 1
		tmp_2 : 1
		trunc_ln : 2
		store_ln299 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln300_fu_93      |    0    |    39   |
|          |      icmp_ln309_fu_113     |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |          t_2_fu_98         |    0    |    39   |
|          |         i_1_fu_107         |    0    |    39   |
|----------|----------------------------|---------|---------|
|   read   | totalIters_read_read_fu_56 |    0    |    0    |
|          |        ei_read_fu_62       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln311_write_fu_68  |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         eo_1_fu_137        |    0    |    0    |
|          |       trunc_ln_fu_159      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_2_fu_149        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   156   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       eo_reg_172      |   128  |
|       i_reg_180       |   32   |
|   icmp_ln309_reg_203  |    1   |
|       t_reg_188       |   32   |
|totalIters_read_reg_195|   32   |
+-----------------------+--------+
|         Total         |   225  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   156  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   225  |    -   |
+-----------+--------+--------+
|   Total   |   225  |   156  |
+-----------+--------+--------+
