Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Afshin\Desktop\vga\new\p1\soc1.qsys --block-symbol-file --output-directory=C:\Users\Afshin\Desktop\vga\new\p1\soc1 --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading p1/soc1.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding charbuff [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module charbuff
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding pixelbuff [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module pixelbuff
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_change_alpha_0 [altera_up_avalon_video_change_alpha 18.0]
Progress: Parameterizing module video_change_alpha_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc1.charbuff: Character Resolution: 80 x 60
Info: soc1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc1.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc1.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc1.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc1.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: soc1.video_scaler_0: Change in Resolution: 160 x 120 -> 640 x 480
Info: soc1.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: soc1.video_scaler_0.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Afshin\Desktop\vga\new\p1\soc1.qsys --synthesis=VERILOG --output-directory=C:\Users\Afshin\Desktop\vga\new\p1\soc1\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading p1/soc1.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding charbuff [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module charbuff
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding pixelbuff [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module pixelbuff
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_change_alpha_0 [altera_up_avalon_video_change_alpha 18.0]
Progress: Parameterizing module video_change_alpha_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc1.charbuff: Character Resolution: 80 x 60
Info: soc1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc1.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc1.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc1.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc1.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: soc1.video_scaler_0: Change in Resolution: 160 x 120 -> 640 x 480
Info: soc1.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: soc1.video_scaler_0.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: soc1: Generating soc1 "soc1" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: accelerometer_spi_0: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi_0: "soc1" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi_0"
Info: charbuff: Starting Generation of Character Buffer
Info: charbuff: "soc1" instantiated altera_up_avalon_video_character_buffer_with_dma "charbuff"
Info: cpu: "soc1" instantiated altera_nios2_gen2 "cpu"
Info: hex0: Starting RTL generation for module 'soc1_hex0'
Info: hex0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc1_hex0 --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0004_hex0_gen//soc1_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'soc1_hex0'
Info: hex0: "soc1" instantiated altera_avalon_pio "hex0"
Info: jtag_uart: Starting RTL generation for module 'soc1_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc1_jtag_uart --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0005_jtag_uart_gen//soc1_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc1_jtag_uart'
Info: jtag_uart: "soc1" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'soc1_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc1_key --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0006_key_gen//soc1_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'soc1_key'
Info: key: "soc1" instantiated altera_avalon_pio "key"
Info: ledr: Starting RTL generation for module 'soc1_ledr'
Info: ledr:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc1_ledr --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0007_ledr_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0007_ledr_gen//soc1_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'soc1_ledr'
Info: ledr: "soc1" instantiated altera_avalon_pio "ledr"
Info: pixelbuff: Starting Generation of VGA Pixel Buffer
Info: pixelbuff: "soc1" instantiated altera_up_avalon_video_pixel_buffer_dma "pixelbuff"
Info: pll: "soc1" instantiated altpll "pll"
Info: ram: Starting RTL generation for module 'soc1_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc1_ram --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0011_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0011_ram_gen//soc1_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'soc1_ram'
Info: ram: "soc1" instantiated altera_avalon_onchip_memory2 "ram"
Info: sdram: Starting RTL generation for module 'soc1_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc1_sdram --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0012_sdram_gen//soc1_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'soc1_sdram'
Info: sdram: "soc1" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw: Starting RTL generation for module 'soc1_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc1_sw --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0013_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0013_sw_gen//soc1_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'soc1_sw'
Info: sw: "soc1" instantiated altera_avalon_pio "sw"
Info: sysid_qsys_0: "soc1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'soc1_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc1_timer_0 --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0015_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0015_timer_0_gen//soc1_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc1_timer_0'
Info: timer_0: "soc1" instantiated altera_avalon_timer "timer_0"
Info: video_alpha_blender_0: Starting Generation of the Alpha Blender
Info: video_alpha_blender_0: "soc1" instantiated altera_up_avalon_video_alpha_blender "video_alpha_blender_0"
Info: video_change_alpha_0: Starting Generation of Video Change Alpha Value IP Core
Info: video_change_alpha_0: "soc1" instantiated altera_up_avalon_video_change_alpha "video_change_alpha_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "soc1" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "soc1" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "soc1" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "soc1" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc1" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "soc1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "soc1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'soc1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc1_cpu_cpu --dir=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0024_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Afshin/AppData/Local/Temp/alt9374_4796980311150782693.dir/0024_cpu_gen//soc1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.01.17 20:36:28 (*) Starting Nios II generation
Info: cpu: # 2023.01.17 20:36:28 (*)   Checking for plaintext license.
Info: cpu: # 2023.01.17 20:36:30 (*)   Plaintext license not found.
Info: cpu: # 2023.01.17 20:36:30 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.01.17 20:36:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.01.17 20:36:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.01.17 20:36:30 (*)   Creating all objects for CPU
Info: cpu: # 2023.01.17 20:36:30 (*)     Testbench
Info: cpu: # 2023.01.17 20:36:31 (*)     Instruction decoding
Info: cpu: # 2023.01.17 20:36:31 (*)       Instruction fields
Info: cpu: # 2023.01.17 20:36:31 (*)       Instruction decodes
Info: cpu: # 2023.01.17 20:36:31 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.01.17 20:36:31 (*)       Instruction controls
Info: cpu: # 2023.01.17 20:36:31 (*)     Pipeline frontend
Info: cpu: # 2023.01.17 20:36:32 (*)     Pipeline backend
Info: cpu: # 2023.01.17 20:36:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.01.17 20:36:36 (*)   Creating encrypted RTL
Info: cpu: # 2023.01.17 20:36:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pixelbuff_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pixelbuff_avalon_pixel_dma_master_translator"
Info: ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_s1_translator"
Info: pixelbuff_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pixelbuff_avalon_pixel_dma_master_agent"
Info: ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_s1_agent"
Info: ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pixelbuff_avalon_pixel_dma_master_to_ram_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Afshin/Desktop/vga/new/p1/soc1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: soc1: Done "soc1" with 63 modules, 107 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
