var fpga__register__map_8h =
[
    [ "DSPCFGParameter", "structDSPCFGParameter.html", "structDSPCFGParameter" ],
    [ "DSPCFGparam", "fpga__register__map_8h.html#a3499e33368982f549118f4f1e9386508", null ],
    [ "DSPCFG_CLEAR_RS", "fpga__register__map_8h.html#a1d809ebb406ac14d08ec65bc7c8c0e0e", null ],
    [ "DSPCFG_PASSTHROUGH_LEN", "fpga__register__map_8h.html#a5e59656a165e5e03944f689d0efea5d7", null ],
    [ "DSPCFG_PREAMBLE_COUNT_LSB", "fpga__register__map_8h.html#a923ca758447515effd1d96e5bc3f2bb2", null ],
    [ "DSPCFG_PREAMBLE_COUNT_MSB", "fpga__register__map_8h.html#afb08e42da38c734d3cfc9b744d2583fa", null ],
    [ "DSPCFG_PREAMBLE_EN", "fpga__register__map_8h.html#aada366dcba4bcc91557410ae7043c792", null ],
    [ "DSPCFG_PREAMBLE_LONG_SUM_LSB", "fpga__register__map_8h.html#a3afd4d870be16b66e66ac665f52cad85", null ],
    [ "DSPCFG_PREAMBLE_LONG_SUM_MSB", "fpga__register__map_8h.html#a43d645b3adfef3dc4067879733b4564d", null ],
    [ "DSPCFG_PREAMBLE_SHORT_SUM_LSB", "fpga__register__map_8h.html#adaf21d8eb37e442d9e84bbee1bc780bd", null ],
    [ "DSPCFG_PREAMBLE_SHORT_SUM_MSB", "fpga__register__map_8h.html#a7ddbc13cd15dedfb04ed211dee71941f", null ],
    [ "DSPCFG_THRESHOLD", "fpga__register__map_8h.html#a0cf86b0a09073938a87b9c38096581c8", null ]
];