Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat May 20 20:50:29 2023
| Host             : DESKTOP-AVPI1T7 running 64-bit major release  (build 9200)
| Command          : report_power -file BD_wrapper_power_routed.rpt -pb BD_wrapper_power_summary_routed.pb -rpx BD_wrapper_power_routed.rpx
| Design           : BD_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.218        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.146        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |        6 |       --- |             --- |
| Slice Logic             |     0.010 |     5557 |       --- |             --- |
|   LUT as Logic          |     0.009 |     1573 |     20800 |            7.56 |
|   CARRY4                |     0.001 |      256 |      8150 |            3.14 |
|   Register              |    <0.001 |     2655 |     41600 |            6.38 |
|   Others                |     0.000 |      114 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        2 |      9600 |            0.02 |
| Signals                 |     0.010 |     4891 |       --- |             --- |
| Block RAM               |     0.003 |        2 |        50 |            4.00 |
| MMCM                    |     0.102 |        1 |         5 |           20.00 |
| I/O                     |     0.011 |       14 |       106 |           13.21 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.218 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.033 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.069 |       0.057 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+---------------------------------------------+-----------------+
| Clock                   | Domain                                      | Constraint (ns) |
+-------------------------+---------------------------------------------+-----------------+
| clk_out1_BD_clk_wiz_0_0 | BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0 |             5.0 |
| clk_out2_BD_clk_wiz_0_0 | BD_i/clk_wiz_0/inst/clk_out2_BD_clk_wiz_0_0 |            44.3 |
| clkfbout_BD_clk_wiz_0_0 | BD_i/clk_wiz_0/inst/clkfbout_BD_clk_wiz_0_0 |            10.0 |
| sys_clock               | sys_clock                                   |            10.0 |
+-------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| BD_wrapper                  |     0.146 |
|   BD_i                      |     0.135 |
|     Balance_controller_0    |     0.001 |
|       U0                    |     0.001 |
|     Moving_average_filter_0 |     0.013 |
|       U0                    |     0.013 |
|     Volume_controller_0     |     0.003 |
|       U0                    |     0.003 |
|     axi4stream_spi_master_0 |     0.001 |
|       U0                    |     0.001 |
|     axis_dual_i2s_0         |     0.008 |
|       inst                  |     0.008 |
|     clk_wiz_0               |     0.103 |
|       inst                  |     0.103 |
|     debouncer_0             |     0.002 |
|       U0                    |     0.002 |
|     debouncer_1             |     0.002 |
|       U0                    |     0.002 |
|     digilent_jstk2_0        |     0.001 |
|       U0                    |     0.001 |
|   SPI_M_0_io0_iobuf         |     0.003 |
+-----------------------------+-----------+


