Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_onchip_memory.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_onchip_memory --family="Stratix 10" --part=1SM21BHU2F53E1VG
Info: my_sys_onchip_memory: "Transforming system: my_sys_onchip_memory"
Info: my_sys_onchip_memory: "Naming system components in system: my_sys_onchip_memory"
Info: my_sys_onchip_memory: "Processing generation queue"
Info: my_sys_onchip_memory: "Generating: my_sys_onchip_memory"
Info: my_sys_onchip_memory: "Generating: my_sys_onchip_memory_altera_avalon_onchip_memory2_1936_q5ewcpa"
Info: my_sys_onchip_memory: Starting RTL generation for module 'my_sys_onchip_memory_altera_avalon_onchip_memory2_1936_q5ewcpa'
Info: my_sys_onchip_memory:   Generation command is [exec /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/linux64//perl/bin/perl -I /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/linux64//perl/lib -I /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/sopc_builder/bin/europa -I /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/sopc_builder/bin/perl_lib -I /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/sopc_builder/bin -I /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/../ip/altera/sopc_builder_ip/common -I /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=my_sys_onchip_memory_altera_avalon_onchip_memory2_1936_q5ewcpa --dir=/tmp/arc_668990439/alt9370_4335841004122608285.dir/0002_my_sys_onchip_memory_gen/ --quartus_dir=/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/quartus --verilog --config=/tmp/arc_668990439/alt9370_4335841004122608285.dir/0002_my_sys_onchip_memory_gen//my_sys_onchip_memory_altera_avalon_onchip_memory2_1936_q5ewcpa_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/arc_668990439/alt9370_4335841004122608285.dir/0002_my_sys_onchip_memory_gen/  ]
Info: my_sys_onchip_memory: Done RTL generation for module 'my_sys_onchip_memory_altera_avalon_onchip_memory2_1936_q5ewcpa'
Info: my_sys_onchip_memory: Done "my_sys_onchip_memory" with 2 modules, 3 files
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_onchip_memory/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/axi_sims/basic_ram/ip/my_sys/my_sys_onchip_memory/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
