{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755309721331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755309721332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 22:02:01 2025 " "Processing started: Fri Aug 15 22:02:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755309721332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1755309721332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SadModz -c SadModz --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SadModz -c SadModz --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1755309721332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1755309722214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/wm8731_config.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/wm8731_config.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WM8731_config-rtl " "Found design unit 1: WM8731_config-rtl" {  } { { "sources/WM8731_config.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/WM8731_config.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730954 ""} { "Info" "ISGN_ENTITY_NAME" "1 WM8731_config " "Found entity 1: WM8731_config" {  } { { "sources/WM8731_config.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/WM8731_config.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730954 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sources/wave_setup.vhdl " "Can't analyze file -- file sources/wave_setup.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1755309730961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/tremolo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/tremolo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tremolo-behavioral " "Found design unit 1: tremolo-behavioral" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730966 ""} { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/sadmodz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/sadmodz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SadModz-behavioral " "Found design unit 1: SadModz-behavioral" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730972 ""} { "Info" "ISGN_ENTITY_NAME" "1 SadModz " "Found entity 1: SadModz" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/overdrive.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/overdrive.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overdrive-behavioral " "Found design unit 1: overdrive-behavioral" {  } { { "sources/Overdrive.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Overdrive.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730978 ""} { "Info" "ISGN_ENTITY_NAME" "1 overdrive " "Found entity 1: overdrive" {  } { { "sources/Overdrive.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Overdrive.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/hex_text_pkg.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file sources/hex_text_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_constants_pkg " "Found design unit 1: hex_constants_pkg" {  } { { "sources/hex_text_pkg.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/hex_text_pkg.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730983 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hex_constants_pkg-body " "Found design unit 2: hex_constants_pkg-body" {  } { { "sources/hex_text_pkg.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/hex_text_pkg.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/fuzz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/fuzz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuzz-behavioral " "Found design unit 1: fuzz-behavioral" {  } { { "sources/fuzz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/fuzz.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730989 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuzz " "Found entity 1: fuzz" {  } { { "sources/fuzz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/fuzz.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/distortion.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/distortion.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distortion-behavioral " "Found design unit 1: distortion-behavioral" {  } { { "sources/Distortion.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Distortion.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730995 ""} { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "sources/Distortion.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Distortion.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309730995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309730995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/bitcrusher.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/bitcrusher.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcrusher-behavioral " "Found design unit 1: bitcrusher-behavioral" {  } { { "sources/bitcrusher.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/bitcrusher.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309731001 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcrusher " "Found entity 1: bitcrusher" {  } { { "sources/bitcrusher.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/bitcrusher.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309731001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309731001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/audio_out.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/audio_out.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_out-behavioral " "Found design unit 1: audio_out-behavioral" {  } { { "sources/audio_out.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_out.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309731006 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "sources/audio_out.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_out.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309731006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309731006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/audio_in.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/audio_in.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_in-behavioral " "Found design unit 1: audio_in-behavioral" {  } { { "sources/audio_in.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_in.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309731012 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_in " "Found entity 1: audio_in" {  } { { "sources/audio_in.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_in.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309731012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755309731012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SadModz " "Elaborating entity \"SadModz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1755309731096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WM8731_config WM8731_config:inst1 " "Elaborating entity \"WM8731_config\" for hierarchy \"WM8731_config:inst1\"" {  } { { "sources/SadModz.vhdl" "inst1" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_in audio_in:inst2 " "Elaborating entity \"audio_in\" for hierarchy \"audio_in:inst2\"" {  } { { "sources/SadModz.vhdl" "inst2" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_out audio_out:inst3 " "Elaborating entity \"audio_out\" for hierarchy \"audio_out:inst3\"" {  } { { "sources/SadModz.vhdl" "inst3" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overdrive overdrive:inst4 " "Elaborating entity \"overdrive\" for hierarchy \"overdrive:inst4\"" {  } { { "sources/SadModz.vhdl" "inst4" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distortion distortion:inst5 " "Elaborating entity \"distortion\" for hierarchy \"distortion:inst5\"" {  } { { "sources/SadModz.vhdl" "inst5" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tremolo tremolo:inst6 " "Elaborating entity \"tremolo\" for hierarchy \"tremolo:inst6\"" {  } { { "sources/SadModz.vhdl" "inst6" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_waveform Tremolo.vhdl(57) " "Verilog HDL or VHDL warning at Tremolo.vhdl(57): object \"update_waveform\" assigned a value but never read" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1755309731144 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[0\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[0\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[1\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[1\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[2\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[2\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[3\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[3\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[4\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[4\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[5\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[5\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[6\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[6\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[7\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[7\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731150 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[8\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[8\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[9\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[9\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[10\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[10\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[11\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[11\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[12\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[12\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[13\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[13\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[14\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[14\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[15\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[15\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[0\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[0\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[1\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[1\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[2\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[2\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[3\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[3\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[4\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[4\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[5\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[5\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[6\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[6\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[7\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[7\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[8\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[8\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[9\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[9\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[10\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[10\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731151 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[11\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[11\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731152 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[12\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[12\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731152 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[13\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[13\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731152 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[14\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[14\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731152 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[15\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[15\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1755309731152 "|SadModz|tremolo:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzz fuzz:inst7 " "Elaborating entity \"fuzz\" for hierarchy \"fuzz:inst7\"" {  } { { "sources/SadModz.vhdl" "inst7" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitcrusher bitcrusher:inst8 " "Elaborating entity \"bitcrusher\" for hierarchy \"bitcrusher:inst8\"" {  } { { "sources/SadModz.vhdl" "inst8" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309731183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755309731365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 22:02:11 2025 " "Processing ended: Fri Aug 15 22:02:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755309731365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755309731365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755309731365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1755309731365 ""}
