$date
	Sat Nov 23 13:37:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pe $end
$var wire 3 ! out [2:0] $end
$var reg 8 " in [7:0] $end
$scope module uut $end
$var wire 8 # in [7:0] $end
$var reg 3 $ out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#10
b1 $
b1 !
b10 "
b10 #
#20
b0 $
b0 !
b1 "
b1 #
#30
b10 $
b10 !
b100 "
b100 #
#40
b11 $
b11 !
b1000 "
b1000 #
#50
b101 $
b101 !
b100000 "
b100000 #
#60
b110 $
b110 !
b1000000 "
b1000000 #
