# Explain

- ver 1 : old ver
- ver 2 : new ver


## a side note

1. First attempt:
I initially tried like old ver.
But It is hard coding.

2. Second attempt:
I learned Replication operation (like the following) is very useful

```Verilog
assign bottom = {5{a,b,c,d,e}};
```
