# compile vhdl design source files
vhdl fifo_generator_v13_0_1  "../../../mipsfpga-display.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_1  "../../../mipsfpga-display.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd"
vhdl xil_defaultlib  "../../../mipsfpga-display.srcs/sources_1/ip/cdc_fifo_gen/sim/cdc_fifo_gen.vhd"
vhdl blk_mem_gen_v8_3_1  "../../../mipsfpga-display.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../mipsfpga-display.srcs/sources_1/ip/pal_bram_mem_gen/sim/pal_bram_mem_gen.vhd"
vhdl xil_defaultlib  "../../../mipsfpga-display.srcs/sources_1/ip/fb_bram_mem_gen/sim/fb_bram_mem_gen.vhd"

# Do not sort compile order
nosort
