#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 20 11:05:09 2023
# Process ID: 11528
# Current directory: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16816 C:\2023\vicilogic\HDLGenTop\HDLGen\User_Projects\mux21_1\verilog\AMDprj\mux21_1.xpr
# Log file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/vivado.log
# Journal file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 730.445 ; gain = 68.816
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux21_1_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux21_1_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
"xelab -wto 2108598bb2c045bd92eb97f1e9e1f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux21_1_TB_behav xil_defaultlib.mux21_1_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2108598bb2c045bd92eb97f1e9e1f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux21_1_TB_behav xil_defaultlib.mux21_1_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux21_1_TB_behav -key {Behavioral:sim_1:Functional:mux21_1_TB} -tclbatch {mux21_1_TB.tcl} -view {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg} -view {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg
open_wave_config C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg
source mux21_1_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux21_1_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 754.203 ; gain = 9.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux21_1_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mux21_1_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1.sim/sim_1/behav/xsim'
"xelab -wto 953269d4f95e4c14b3aef84064cbcef6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux21_1_TB_behav xil_defaultlib.mux21_1_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 953269d4f95e4c14b3aef84064cbcef6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux21_1_TB_behav xil_defaultlib.mux21_1_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux21_1_TB_behav -key {Behavioral:sim_1:Functional:mux21_1_TB} -tclbatch {mux21_1_TB.tcl} -view {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg
source mux21_1_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %N Simulation start
Time: 0 ps  Iteration: 0  Process: /mux21_1_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/testbench/mux21_1_tb.vhd
Note: Assert and toggle rst
Time: 0 ps  Iteration: 0  Process: /mux21_1_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/testbench/mux21_1_tb.vhd
Note: %N Simulation done
Time: 244 ns  Iteration: 0  Process: /mux21_1_TB/stim_p  File: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/testbench/mux21_1_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux21_1_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 774.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_files -from_files C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav.wcfg -to_files C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg' with file 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav.wcfg'.
close_project
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/VHDL/AMDprj/mux21_1_TB_behav1.wcfg
export_ip_user_files -of_objects  [get_files C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux21_1_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux21_1_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
"xelab -wto 2108598bb2c045bd92eb97f1e9e1f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux21_1_TB_behav xil_defaultlib.mux21_1_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2108598bb2c045bd92eb97f1e9e1f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux21_1_TB_behav xil_defaultlib.mux21_1_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux21_1_TB_behav -key {Behavioral:sim_1:Functional:mux21_1_TB} -tclbatch {mux21_1_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mux21_1_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux21_1_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg}
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/mux21_1/verilog/AMDprj/mux21_1_TB_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 11:09:04 2023...
