

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_s2_1'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  6.062 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.132 us|  0.132 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s2_1  |        9|        9|         3|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     33|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      40|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      40|    129|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_7s_4s_7_1_1_U56  |mul_7s_4s_7_1_1  |        0|   0|  0|  33|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0|  33|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln183_fu_107_p2   |         +|   0|  0|  13|           4|           1|
    |m27_1_fu_138_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln183_fu_101_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  51|          25|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_s2_0_1  |   9|          2|    4|          8|
    |i_s2_0_fu_48               |   9|          2|    4|          8|
    |m27_fu_44                  |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   26|         52|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_s2_0_fu_48                      |   4|   0|    4|          0|
    |icmp_ln183_reg_173                |   1|   0|    1|          0|
    |m27_fu_44                         |  16|   0|   16|          0|
    |m81_reg_182                       |   7|   0|    7|          0|
    |sext_ln184_cast_reg_168           |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  40|   0|   40|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s2_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s2_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s2_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s2_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s2_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s2_1|  return value|
|m27_6               |   in|   16|     ap_none|                   m27_6|        scalar|
|in_data_8_address0  |  out|    4|   ap_memory|               in_data_8|         array|
|in_data_8_ce0       |  out|    1|   ap_memory|               in_data_8|         array|
|in_data_8_q0        |   in|    8|   ap_memory|               in_data_8|         array|
|sext_ln184          |   in|    4|     ap_none|              sext_ln184|        scalar|
|m27_10_out          |  out|   16|      ap_vld|              m27_10_out|       pointer|
|m27_10_out_ap_vld   |  out|    1|      ap_vld|              m27_10_out|       pointer|
+--------------------+-----+-----+------------+------------------------+--------------+

