-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_softmax_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_0_ce0 : OUT STD_LOGIC;
    agg_result_0_we0 : OUT STD_LOGIC;
    agg_result_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_0_ce1 : OUT STD_LOGIC;
    agg_result_0_we1 : OUT STD_LOGIC;
    agg_result_0_d1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    agg_result_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
    net_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    net_0_ce0 : OUT STD_LOGIC;
    net_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of top_softmax_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv25_20000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_const_lv25_1EC0000 : STD_LOGIC_VECTOR (24 downto 0) := "1111011000000000000000000";
    constant ap_const_lv25_140000 : STD_LOGIC_VECTOR (24 downto 0) := "0000101000000000000000000";
    constant ap_const_lv22_140000 : STD_LOGIC_VECTOR (21 downto 0) := "0101000000000000000000";
    constant ap_const_lv41_2E2A8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000101110001010101000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv59_8000000000000 : STD_LOGIC_VECTOR (58 downto 0) := "00000001000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv40_7AFB : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000111101011111011";
    constant ap_const_lv40_2C5BC0000 : STD_LOGIC_VECTOR (39 downto 0) := "0000001011000101101111000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal maxLogit_reg_621 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln128_fu_325_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln128_reg_632 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln128_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln128_reg_637 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_fu_342_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sum_reg_647 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln86_fu_380_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln86_reg_652 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal int_part_fu_463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_part_reg_657 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln91_fu_471_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln91_reg_662 : STD_LOGIC_VECTOR (6 downto 0);
    signal frac_fu_483_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal frac_reg_668 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_7_reg_678 : STD_LOGIC_VECTOR (0 downto 0);
    signal frac_approx_reg_682 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln95_1_reg_688 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln100_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i23_fu_542_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_i23_reg_697 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_idle : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_ready : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_ce0 : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_maxLogit_1_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_maxLogit_1_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_idle : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_ready : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce0 : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_we0 : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_d0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce1 : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_done : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_idle : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_ready : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_done : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_idle : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_ready : STD_LOGIC;
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_phi_ln107_out : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_phi_ln107_out_ap_vld : STD_LOGIC;
    signal sext_ln105_fu_555_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_mux_result_1_phi_fu_258_p6 : STD_LOGIC_VECTOR (24 downto 0);
    signal result_1_reg_255 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln128_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sum_1_fu_104 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal sum_2_fu_560_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal i_6_fu_108 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal agg_result_0_we1_local : STD_LOGIC;
    signal agg_result_0_ce1_local : STD_LOGIC;
    signal agg_result_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_0_we0_local : STD_LOGIC;
    signal agg_result_0_d0_local : STD_LOGIC_VECTOR (24 downto 0);
    signal agg_result_0_ce0_local : STD_LOGIC;
    signal agg_result_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal net_0_ce0_local : STD_LOGIC;
    signal net_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln137_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_351_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln131_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_362_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln86_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln130_fu_370_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln88_fu_391_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln88_fu_391_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal y_fu_397_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_411_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_433_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln91_fu_421_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln91_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln91_fu_449_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_455_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln88_1_fu_407_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln_fu_475_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_575_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln95_1_fu_296_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal add_ln95_1_fu_509_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal grp_fu_575_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_575_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_softmax_10_Pipeline_VITIS_LOOP_120_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxLogit : IN STD_LOGIC_VECTOR (24 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_q0 : IN STD_LOGIC_VECTOR (24 downto 0);
        maxLogit_1_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        maxLogit_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_softmax_10_Pipeline_VITIS_LOOP_138_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce0 : OUT STD_LOGIC;
        agg_result_0_we0 : OUT STD_LOGIC;
        agg_result_0_d0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce1 : OUT STD_LOGIC;
        agg_result_0_q1 : IN STD_LOGIC_VECTOR (24 downto 0);
        conv_i : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component top_softmax_10_Pipeline_VITIS_LOOP_100_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln95_1 : IN STD_LOGIC_VECTOR (22 downto 0);
        int_part : IN STD_LOGIC_VECTOR (6 downto 0);
        phi_ln102_out : OUT STD_LOGIC_VECTOR (24 downto 0);
        phi_ln102_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_softmax_10_Pipeline_VITIS_LOOP_105_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        frac_approx : IN STD_LOGIC_VECTOR (24 downto 0);
        sub_i23 : IN STD_LOGIC_VECTOR (6 downto 0);
        phi_ln107_out : OUT STD_LOGIC_VECTOR (22 downto 0);
        phi_ln107_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_mul_40s_25s_59_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (58 downto 0) );
    end component;


    component top_mul_22s_19ns_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_mac_muladd_25s_15ns_34ns_40_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267 : component top_softmax_10_Pipeline_VITIS_LOOP_120_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start,
        ap_done => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done,
        ap_idle => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_idle,
        ap_ready => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_ready,
        maxLogit => maxLogit_reg_621,
        net_0_address0 => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_address0,
        net_0_ce0 => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_ce0,
        net_0_q0 => net_0_q0,
        maxLogit_1_out => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_maxLogit_1_out,
        maxLogit_1_out_ap_vld => grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_maxLogit_1_out_ap_vld);

    grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275 : component top_softmax_10_Pipeline_VITIS_LOOP_138_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start,
        ap_done => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done,
        ap_idle => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_idle,
        ap_ready => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_ready,
        agg_result_0_address0 => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address0,
        agg_result_0_ce0 => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce0,
        agg_result_0_we0 => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_we0,
        agg_result_0_d0 => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_d0,
        agg_result_0_address1 => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address1,
        agg_result_0_ce1 => grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce1,
        agg_result_0_q1 => agg_result_0_q1,
        conv_i => sum_reg_647);

    grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282 : component top_softmax_10_Pipeline_VITIS_LOOP_100_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start,
        ap_done => grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_done,
        ap_idle => grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_idle,
        ap_ready => grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_ready,
        trunc_ln95_1 => trunc_ln95_1_reg_688,
        int_part => trunc_ln91_reg_662,
        phi_ln102_out => grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out,
        phi_ln102_out_ap_vld => grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out_ap_vld);

    grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289 : component top_softmax_10_Pipeline_VITIS_LOOP_105_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start,
        ap_done => grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_done,
        ap_idle => grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_idle,
        ap_ready => grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_ready,
        frac_approx => frac_approx_reg_682,
        sub_i23 => sub_i23_reg_697,
        phi_ln107_out => grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_phi_ln107_out,
        phi_ln107_out_ap_vld => grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_phi_ln107_out_ap_vld);

    mul_40s_25s_59_1_1_U425 : component top_mul_40s_25s_59_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 25,
        dout_WIDTH => 59)
    port map (
        din0 => grp_fu_575_p3,
        din1 => frac_reg_668,
        dout => mul_ln95_1_fu_296_p2);

    mul_22s_19ns_41_1_1_U426 : component top_mul_22s_19ns_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 19,
        dout_WIDTH => 41)
    port map (
        din0 => select_ln86_reg_652,
        din1 => mul_ln88_fu_391_p1,
        dout => mul_ln88_fu_391_p2);

    mac_muladd_25s_15ns_34ns_40_4_1_U427 : component top_mac_muladd_25s_15ns_34ns_40_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 25,
        din1_WIDTH => 15,
        din2_WIDTH => 34,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => frac_fu_483_p2,
        din1 => grp_fu_575_p1,
        din2 => grp_fu_575_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_575_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_7_reg_678 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln100_fu_537_p2 = ap_const_lv1_1))) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_7_reg_678 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln128_fu_319_p2 = ap_const_lv1_1))) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_6_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_6_fu_108 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_6_fu_108 <= add_ln128_reg_632;
            end if; 
        end if;
    end process;

    result_1_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_reg_678 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln100_fu_537_p2 = ap_const_lv1_0))) then 
                result_1_reg_255 <= add_ln95_1_fu_509_p2(58 downto 34);
            elsif (((tmp_7_reg_678 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln100_reg_693 = ap_const_lv1_1))) then 
                result_1_reg_255 <= grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out;
            elsif (((tmp_7_reg_678 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                result_1_reg_255 <= sext_ln105_fu_555_p1;
            end if; 
        end if;
    end process;

    sum_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sum_1_fu_104 <= ap_const_lv25_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                sum_1_fu_104 <= sum_2_fu_560_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln128_reg_632 <= add_ln128_fu_325_p2;
                sum_reg_647 <= sum_fu_342_p3;
                    zext_ln128_reg_637(3 downto 0) <= zext_ln128_fu_331_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                frac_approx_reg_682 <= add_ln95_1_fu_509_p2(58 downto 34);
                icmp_ln100_reg_693 <= icmp_ln100_fu_537_p2;
                sub_i23_reg_697 <= sub_i23_fu_542_p2;
                trunc_ln95_1_reg_688 <= add_ln95_1_fu_509_p2(56 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                frac_reg_668 <= frac_fu_483_p2;
                int_part_reg_657 <= int_part_fu_463_p3;
                tmp_7_reg_678 <= int_part_fu_463_p3(7 downto 7);
                trunc_ln91_reg_662 <= trunc_ln91_fu_471_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                maxLogit_reg_621 <= net_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                select_ln86_reg_652 <= select_ln86_fu_380_p3;
            end if;
        end if;
    end process;
    zext_ln128_reg_637(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, tmp_7_reg_678, ap_CS_fsm_state11, icmp_ln100_fu_537_p2, grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done, grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done, grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_done, grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_done, ap_CS_fsm_state4, icmp_ln128_fu_319_p2, ap_CS_fsm_state15, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln128_fu_319_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((tmp_7_reg_678 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln100_fu_537_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((tmp_7_reg_678 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln100_fu_537_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln128_fu_325_p2 <= std_logic_vector(unsigned(i_6_fu_108) + unsigned(ap_const_lv4_1));
    add_ln91_fu_449_p2 <= std_logic_vector(signed(sext_ln91_fu_421_p1) + signed(ap_const_lv8_1));
    add_ln95_1_fu_509_p2 <= std_logic_vector(unsigned(mul_ln95_1_fu_296_p2) + unsigned(ap_const_lv59_8000000000000));

    agg_result_0_address0_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address0, ap_CS_fsm_state15, agg_result_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            agg_result_0_address0 <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address0;
        else 
            agg_result_0_address0 <= agg_result_0_address0_local;
        end if; 
    end process;


    agg_result_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, zext_ln128_reg_637, ap_CS_fsm_state13, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_0_address0_local <= zext_ln128_reg_637(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_0_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_0_address1_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address1, ap_CS_fsm_state15, agg_result_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            agg_result_0_address1 <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_address1;
        else 
            agg_result_0_address1 <= agg_result_0_address1_local;
        end if; 
    end process;


    agg_result_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_0_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_0_ce0_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce0, ap_CS_fsm_state15, agg_result_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            agg_result_0_ce0 <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce0;
        else 
            agg_result_0_ce0 <= agg_result_0_ce0_local;
        end if; 
    end process;


    agg_result_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done = ap_const_logic_1)))) then 
            agg_result_0_ce0_local <= ap_const_logic_1;
        else 
            agg_result_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_ce1_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce1, ap_CS_fsm_state15, agg_result_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            agg_result_0_ce1 <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_ce1;
        else 
            agg_result_0_ce1 <= agg_result_0_ce1_local;
        end if; 
    end process;


    agg_result_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done = ap_const_logic_1)))) then 
            agg_result_0_ce1_local <= ap_const_logic_1;
        else 
            agg_result_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_d0_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_d0, ap_CS_fsm_state15, agg_result_0_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            agg_result_0_d0 <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_d0;
        else 
            agg_result_0_d0 <= agg_result_0_d0_local;
        end if; 
    end process;


    agg_result_0_d0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_phi_mux_result_1_phi_fu_258_p6, ap_CS_fsm_state13, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_0_d0_local <= ap_phi_mux_result_1_phi_fu_258_p6;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            agg_result_0_d0_local <= ap_const_lv25_0;
        else 
            agg_result_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    agg_result_0_d1 <= ap_const_lv25_0;

    agg_result_0_we0_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_we0, ap_CS_fsm_state15, agg_result_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            agg_result_0_we0 <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_agg_result_0_we0;
        else 
            agg_result_0_we0 <= agg_result_0_we0_local;
        end if; 
    end process;


    agg_result_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done = ap_const_logic_1)))) then 
            agg_result_0_we0_local <= ap_const_logic_1;
        else 
            agg_result_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_we1 <= agg_result_0_we1_local;

    agg_result_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done = ap_const_logic_1)))) then 
            agg_result_0_we1_local <= ap_const_logic_1;
        else 
            agg_result_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_done)
    begin
        if ((grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_done)
    begin
        if ((grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done)
    begin
        if ((grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done)
    begin
        if ((grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done, ap_CS_fsm_state15)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_result_1_phi_fu_258_p6_assign_proc : process(tmp_7_reg_678, icmp_ln100_reg_693, grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out, sext_ln105_fu_555_p1, result_1_reg_255, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
            if (((tmp_7_reg_678 = ap_const_lv1_0) and (icmp_ln100_reg_693 = ap_const_lv1_1))) then 
                ap_phi_mux_result_1_phi_fu_258_p6 <= grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_phi_ln102_out;
            elsif ((tmp_7_reg_678 = ap_const_lv1_1)) then 
                ap_phi_mux_result_1_phi_fu_258_p6 <= sext_ln105_fu_555_p1;
            else 
                ap_phi_mux_result_1_phi_fu_258_p6 <= result_1_reg_255;
            end if;
        else 
            ap_phi_mux_result_1_phi_fu_258_p6 <= result_1_reg_255;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    frac_fu_483_p2 <= std_logic_vector(signed(sext_ln88_1_fu_407_p1) - signed(shl_ln_fu_475_p3));
    grp_fu_575_p1 <= ap_const_lv40_7AFB(15 - 1 downto 0);
    grp_fu_575_p2 <= ap_const_lv40_2C5BC0000(34 - 1 downto 0);
    grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start <= grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282_ap_start_reg;
    grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start <= grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_ap_start_reg;
    grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start <= grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_ap_start_reg;
    grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start <= grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275_ap_start_reg;
    icmp_ln100_fu_537_p2 <= "1" when (signed(int_part_reg_657) > signed(ap_const_lv8_0)) else "0";
    icmp_ln128_fu_319_p2 <= "1" when (i_6_fu_108 = ap_const_lv4_A) else "0";
    icmp_ln131_fu_356_p2 <= "1" when (signed(x_fu_351_p2) < signed(ap_const_lv25_1EC0000)) else "0";
    icmp_ln137_fu_336_p2 <= "1" when (sum_1_fu_104 = ap_const_lv25_0) else "0";
    icmp_ln86_fu_374_p2 <= "1" when (signed(x_1_fu_362_p3) > signed(ap_const_lv25_140000)) else "0";
    icmp_ln91_fu_443_p2 <= "0" when (tmp_4_fu_433_p4 = ap_const_lv17_0) else "1";
    int_part_fu_463_p3 <= 
        select_ln91_fu_455_p3 when (tmp_fu_425_p3(0) = '1') else 
        sext_ln91_fu_421_p1;
    mul_ln88_fu_391_p1 <= ap_const_lv41_2E2A8(19 - 1 downto 0);

    net_0_address0_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_address0, ap_CS_fsm_state4, net_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address0 <= grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_address0;
        else 
            net_0_address0 <= net_0_address0_local;
        end if; 
    end process;


    net_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, zext_ln128_fu_331_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            net_0_address0_local <= zext_ln128_fu_331_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address0_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            net_0_address0_local <= "XXXX";
        end if; 
    end process;


    net_0_ce0_assign_proc : process(grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_ce0, ap_CS_fsm_state4, net_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_ce0 <= grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_net_0_ce0;
        else 
            net_0_ce0 <= net_0_ce0_local;
        end if; 
    end process;


    net_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_ce0_local <= ap_const_logic_1;
        else 
            net_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln86_fu_380_p3 <= 
        ap_const_lv22_140000 when (icmp_ln86_fu_374_p2(0) = '1') else 
        trunc_ln130_fu_370_p1;
    select_ln91_fu_455_p3 <= 
        add_ln91_fu_449_p2 when (icmp_ln91_fu_443_p2(0) = '1') else 
        sext_ln91_fu_421_p1;
        sext_ln105_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289_phi_ln107_out),25));

        sext_ln88_1_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_fu_397_p4),25));

        sext_ln91_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_411_p4),8));

    shl_ln_fu_475_p3 <= (int_part_fu_463_p3 & ap_const_lv17_0);
    sub_i23_fu_542_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(trunc_ln91_reg_662));
    sum_2_fu_560_p2 <= std_logic_vector(unsigned(ap_phi_mux_result_1_phi_fu_258_p6) + unsigned(sum_1_fu_104));
    sum_fu_342_p3 <= 
        ap_const_lv25_20000 when (icmp_ln137_fu_336_p2(0) = '1') else 
        sum_1_fu_104;
    tmp_1_fu_411_p4 <= mul_ln88_fu_391_p2(40 downto 34);
    tmp_4_fu_433_p4 <= mul_ln88_fu_391_p2(33 downto 17);
    tmp_fu_425_p3 <= mul_ln88_fu_391_p2(40 downto 40);
    trunc_ln130_fu_370_p1 <= x_1_fu_362_p3(22 - 1 downto 0);
    trunc_ln91_fu_471_p1 <= int_part_fu_463_p3(7 - 1 downto 0);
    x_1_fu_362_p3 <= 
        ap_const_lv25_1EC0000 when (icmp_ln131_fu_356_p2(0) = '1') else 
        x_fu_351_p2;
    x_fu_351_p2 <= std_logic_vector(unsigned(net_0_q0) - unsigned(grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267_maxLogit_1_out));
    y_fu_397_p4 <= mul_ln88_fu_391_p2(40 downto 17);
    zext_ln128_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_fu_108),64));
end behav;
