[
    {
        "info": "HDL libraries and projects",
        "src": "https://github.com/analogdevicesinc/hdl/archive/refs/heads/master.zip",
        "stars": "1.5k",
        "updated": "9 hours ago"
    },
    {
        "info": "The USRP‚Ñ¢ Hardware Driver Repository",
        "src": "https://github.com/EttusResearch/uhd/archive/refs/heads/master.zip",
        "stars": "1k",
        "updated": "9 days ago"
    },
    {
        "info": "Open source FPGA-based NIC and platform for in-network compute",
        "src": "https://github.com/corundum/corundum/archive/refs/heads/master.zip",
        "stars": "1.8k",
        "updated": "on Jul 5"
    },
    {
        "info": "Must-have verilog systemverilog modules",
        "src": "https://github.com/pConst/basic_verilog/archive/refs/heads/master.zip",
        "stars": "1.7k",
        "updated": "on Nov 7"
    },
    {
        "info": "The Ultra-Low Power RISC-V Core",
        "src": "https://github.com/riscv-mcu/e203_hbirdv2/archive/refs/heads/master.zip",
        "stars": "1.3k",
        "updated": "on Oct 9"
    },
    {
        "info": "The RIFFA development repository",
        "src": "https://github.com/KastnerRG/riffa/archive/refs/heads/master.zip",
        "stars": "786",
        "updated": "on Jun 11"
    },
    {
        "info": "opensouce RISC-V cpu core implemented in Verilog from scratch in one night!",
        "src": "https://github.com/darklife/darkriscv/archive/refs/heads/master.zip",
        "stars": "2.1k",
        "updated": "on Nov 12"
    },
    {
        "info": "Verilog library for ASIC and FPGA designers",
        "src": "https://github.com/aolofsson/oh/archive/refs/heads/master.zip",
        "stars": "1.2k",
        "updated": "on May 8"
    },
    {
        "info": "open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware",
        "src": "https://github.com/open-sdr/openwifi-hw/archive/refs/heads/master.zip",
        "stars": "709",
        "updated": "19 days ago"
    },
    {
        "info": "An open source GPU based off of the AMD Southern Islands ISA.",
        "src": "https://github.com/VerticalResearchGroup/miaow/archive/refs/heads/master.zip",
        "stars": "1.1k",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/navaneethans/VLSI-LAB-EXP-4/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on May 12"
    },
    {
        "info": "",
        "src": "https://github.com/navaneethans/VLSI-LAB-EXP-5/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on May 17"
    },
    {
        "info": "HDLBits website practices & solutions",
        "src": "https://github.com/xiaop1/Verilog-Practice/archive/refs/heads/master.zip",
        "stars": "696",
        "updated": "on Dec 27, 2023"
    },
    {
        "info": "An Open-source FPGA IP Generator",
        "src": "https://github.com/lnis-uofu/OpenFPGA/archive/refs/heads/master.zip",
        "stars": "854",
        "updated": "20 hours ago"
    },
    {
        "info": "32-bit Superscalar RISC-V CPU",
        "src": "https://github.com/ultraembedded/biriscv/archive/refs/heads/master.zip",
        "stars": "889",
        "updated": "on Sep 18, 2021"
    },
    {
        "info": "synthesiseable ieee 754 floating point library in verilog",
        "src": "https://github.com/dawsonjon/fpu/archive/refs/heads/master.zip",
        "stars": "541",
        "updated": "on Mar 13, 2023"
    },
    {
        "info": "A High-performance Timing Analysis Tool for VLSI Systems",
        "src": "https://github.com/OpenTimer/OpenTimer/archive/refs/heads/master.zip",
        "stars": "577",
        "updated": "on May 26, 2023"
    },
    {
        "info": "üå± Open source ecosystem for open FPGA boards",
        "src": "https://github.com/FPGAwars/apio/archive/refs/heads/master.zip",
        "stars": "806",
        "updated": "yesterday"
    },
    {
        "info": "Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.",
        "src": "https://github.com/efabless/caravel_mpw-one/archive/refs/heads/master.zip",
        "stars": "135",
        "updated": "on Feb 22, 2022"
    },
    {
        "info": "CNN acceleration on virtex-7 FPGA with verilog HDL",
        "src": "https://github.com/hunterlew/convolution_network_on_FPGA/archive/refs/heads/master.zip",
        "stars": "407",
        "updated": "on Feb 27, 2018"
    },
    {
        "info": "synthesiseable ieee 754 floating point library in verilog",
        "src": "https://github.com/dawsonjon/fpu/archive/refs/heads/master.zip",
        "stars": "541",
        "updated": "on Mar 13, 2023"
    },
    {
        "info": "A High-performance Timing Analysis Tool for VLSI Systems",
        "src": "https://github.com/OpenTimer/OpenTimer/archive/refs/heads/master.zip",
        "stars": "577",
        "updated": "on May 26, 2023"
    },
    {
        "info": "üå± Open source ecosystem for open FPGA boards",
        "src": "https://github.com/FPGAwars/apio/archive/refs/heads/master.zip",
        "stars": "806",
        "updated": "yesterday"
    },
    {
        "info": "Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.",
        "src": "https://github.com/efabless/caravel_mpw-one/archive/refs/heads/master.zip",
        "stars": "135",
        "updated": "on Feb 22, 2022"
    },
    {
        "info": "CNN acceleration on virtex-7 FPGA with verilog HDL",
        "src": "https://github.com/hunterlew/convolution_network_on_FPGA/archive/refs/heads/master.zip",
        "stars": "407",
        "updated": "on Feb 27, 2018"
    },
    {
        "info": "AMBA bus lecture material",
        "src": "https://github.com/adki/AMBA_AXI_AHB_APB/archive/refs/heads/master.zip",
        "stars": "387",
        "updated": "on Jan 21, 2020"
    },
    {
        "info": "Submission template for Tiny Tapeout 9 - Verilog HDL Projects",
        "src": "https://github.com/TinyTapeout/tt09-verilog-template/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Nov 13"
    },
    {
        "info": "Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC ‚Ä¶",
        "src": "https://github.com/sudhamshu091/32-Verilog-Mini-Projects/archive/refs/heads/master.zip",
        "stars": "600",
        "updated": "on Nov 13"
    },
    {
        "info": "",
        "src": "https://github.com/navaneethans/VLSI-LAB-EXP-1/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 16"
    },
    {
        "info": "This is the main repository for all the examples for the book Practical UVM",
        "src": "https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step/archive/refs/heads/master.zip",
        "stars": "177",
        "updated": "on Oct 21, 2020"
    },
    {
        "info": "This is the main repository for all the examples for the book Practical UVM",
        "src": "https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step/archive/refs/heads/master.zip",
        "stars": "177",
        "updated": "on Oct 21, 2020"
    },
    {
        "info": "üåü IceZUM Alhambra: an Arduino-like Open FPGA electronic board",
        "src": "https://github.com/FPGAwars/icezum/archive/refs/heads/master.zip",
        "stars": "342",
        "updated": "on Jan 14, 2022"
    },
    {
        "info": "‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî®",
        "src": "https://github.com/QShen3/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "507",
        "updated": "on Jun 18, 2018"
    },
    {
        "info": "xkISPÔºöXinkai ISP IP Core (HLS)",
        "src": "https://github.com/openasic-org/xkISP/archive/refs/heads/master.zip",
        "stars": "254",
        "updated": "on Mar 14, 2023"
    },
    {
        "info": "Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators",
        "src": "https://github.com/sergeykhbr/riscv_vhdl/archive/refs/heads/master.zip",
        "stars": "633",
        "updated": "on Nov 15"
    },
    {
        "info": "Bus bridges and other odds and ends",
        "src": "https://github.com/ZipCPU/wb2axip/archive/refs/heads/master.zip",
        "stars": "501",
        "updated": "on Jan 12"
    },
    {
        "info": "A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.",
        "src": "https://github.com/IBM/AccDNN/archive/refs/heads/master.zip",
        "stars": "404",
        "updated": "on Dec 2, 2019"
    },
    {
        "info": "Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database",
        "src": "https://github.com/omarelhedaby/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "415",
        "updated": "on Feb 19, 2021"
    },
    {
        "info": "A Verilog HDL model of the MOS 6502 CPU",
        "src": "https://github.com/Arlet/verilog-6502/archive/refs/heads/master.zip",
        "stars": "334",
        "updated": "on Apr 8, 2023"
    },
    {
        "info": "Verilog Generator of Neural Net Digit Detector for FPGA",
        "src": "https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/archive/refs/heads/master.zip",
        "stars": "292",
        "updated": "on Sep 7, 2022"
    },
    {
        "info": "Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board",
        "src": "https://github.com/myriadrf/LimeSDR-USB_GW/archive/refs/heads/master.zip",
        "stars": "98",
        "updated": "on Aug 2, 2021"
    },
    {
        "info": "Sega Genesis for MiSTer",
        "src": "https://github.com/MiSTer-devel/Genesis_MiSTer/archive/refs/heads/master.zip",
        "stars": "126",
        "updated": "on Feb 24, 2023"
    },
    {
        "info": "Support files for participating in a Fomu workshop",
        "src": "https://github.com/im-tomu/fomu-workshop/archive/refs/heads/master.zip",
        "stars": "162",
        "updated": "on Mar 17"
    },
    {
        "info": "Recipe for FPGA cooking",
        "src": "https://github.com/lastweek/fpga_readings/archive/refs/heads/master.zip",
        "stars": "289",
        "updated": "on Sep 29"
    },
    {
        "info": "LicheeTang ËúÇÈ∏üE203 Core",
        "src": "https://github.com/Lichee-Pi/Tang_E203_Mini/archive/refs/heads/master.zip",
        "stars": "187",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "ECE 4750 Tutorial 4: Verilog Hardware Description Language",
        "src": "https://github.com/sci26/ece4750-tut4-verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Sep 4, 2015"
    },
    {
        "info": "current focus on Colorlight i5 and i9 & i9plus module",
        "src": "https://github.com/wuxx/Colorlight-FPGA-Projects/archive/refs/heads/master.zip",
        "stars": "271",
        "updated": "on Oct 6"
    },
    {
        "info": "A Pi emulating a GameBoy sounds cheap. What about an FPGA?",
        "src": "https://github.com/zephray/VerilogBoy/archive/refs/heads/master.zip",
        "stars": "467",
        "updated": "on Dec 10, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/naavaneetha/Project-Based-Experiment/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Feb 2"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/C64_MiSTer/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Apr 18"
    },
    {
        "info": "Digital Electronic Systems at the University of Plymouth",
        "src": "https://github.com/UniversityOfPlymouth-Electronics/DigitalSystems/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Jan 19"
    },
    {
        "info": "SPI Slave for FPGA in Verilog and VHDL",
        "src": "https://github.com/nandland/spi-slave/archive/refs/heads/master.zip",
        "stars": "188",
        "updated": "on May 11"
    },
    {
        "info": "FuseSoC-based SoC for VeeR EH1 and EL2",
        "src": "https://github.com/chipsalliance/VeeRwolf/archive/refs/heads/master.zip",
        "stars": "295",
        "updated": "9 days ago"
    },
    {
        "info": "An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. Âü∫‰∫éFPGAÁöÑSDÂç°ËØªÂèñÂô®ÔºåÂèØ‰ª•‰ªéFAT16ÊàñFAT32Ê†ºÂºèÁöÑSDÂç°‰∏≠ËØªÂèñÊñá‰ª∂„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-SDcard-Reader/archive/refs/heads/master.zip",
        "stars": "271",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/aquaxis/IPCORE/archive/refs/heads/master.zip",
        "stars": "127",
        "updated": "on Apr 24, 2015"
    },
    {
        "info": "RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.",
        "src": "https://github.com/ridecore/ridecore/archive/refs/heads/master.zip",
        "stars": "332",
        "updated": "on Jul 12, 2017"
    },
    {
        "info": "Âü∫‰∫éFPGAÁöÑÊï∞Â≠óËØÜÂà´-ÂÆûÊó∂ËßÜÈ¢ëÂ§ÑÁêÜÁöÑÂÆöÁÇπÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÂÆûÁé∞",
        "src": "https://github.com/suisuisi/FPGAandCNN/archive/refs/heads/master.zip",
        "stars": "284",
        "updated": "on May 2, 2023"
    },
    {
        "info": "Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board",
        "src": "https://github.com/myriadrf/LimeSDR-USB_GW/archive/refs/heads/master.zip",
        "stars": "98",
        "updated": "on Aug 2, 2021"
    },
    {
        "info": "Sega Genesis for MiSTer",
        "src": "https://github.com/MiSTer-devel/Genesis_MiSTer/archive/refs/heads/master.zip",
        "stars": "126",
        "updated": "on Feb 24, 2023"
    },
    {
        "info": "Support files for participating in a Fomu workshop",
        "src": "https://github.com/im-tomu/fomu-workshop/archive/refs/heads/master.zip",
        "stars": "162",
        "updated": "on Mar 17"
    },
    {
        "info": "Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board",
        "src": "https://github.com/myriadrf/LimeSDR-USB_GW/archive/refs/heads/master.zip",
        "stars": "98",
        "updated": "on Aug 2, 2021"
    },
    {
        "info": "Sega Genesis for MiSTer",
        "src": "https://github.com/MiSTer-devel/Genesis_MiSTer/archive/refs/heads/master.zip",
        "stars": "126",
        "updated": "on Feb 24, 2023"
    },
    {
        "info": "Support files for participating in a Fomu workshop",
        "src": "https://github.com/im-tomu/fomu-workshop/archive/refs/heads/master.zip",
        "stars": "162",
        "updated": "on Mar 17"
    },
    {
        "info": "Recipe for FPGA cooking",
        "src": "https://github.com/lastweek/fpga_readings/archive/refs/heads/master.zip",
        "stars": "289",
        "updated": "on Sep 29"
    },
    {
        "info": "LicheeTang ËúÇÈ∏üE203 Core",
        "src": "https://github.com/Lichee-Pi/Tang_E203_Mini/archive/refs/heads/master.zip",
        "stars": "187",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "ECE 4750 Tutorial 4: Verilog Hardware Description Language",
        "src": "https://github.com/sci26/ece4750-tut4-verilog/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Sep 4, 2015"
    },
    {
        "info": "current focus on Colorlight i5 and i9 & i9plus module",
        "src": "https://github.com/wuxx/Colorlight-FPGA-Projects/archive/refs/heads/master.zip",
        "stars": "271",
        "updated": "on Oct 6"
    },
    {
        "info": "Deep Learning Accelerator (Convolution Neural Networks)",
        "src": "https://github.com/taoyilee/clacc/archive/refs/heads/master.zip",
        "stars": "168",
        "updated": "on Dec 15, 2017"
    },
    {
        "info": "A Pi emulating a GameBoy sounds cheap. What about an FPGA?",
        "src": "https://github.com/zephray/VerilogBoy/archive/refs/heads/master.zip",
        "stars": "467",
        "updated": "on Dec 10, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/naavaneetha/Project-Based-Experiment/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Feb 2"
    },
    {
        "info": "A minimal Linux-capable 64-bit RISC-V SoC built around CVA6",
        "src": "https://github.com/pulp-platform/cheshire/archive/refs/heads/master.zip",
        "stars": "205",
        "updated": "12 hours ago"
    },
    {
        "info": "",
        "src": "https://github.com/RESMIRNAIR/4BIT_RIPPLECOUNTER/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Feb 2"
    },
    {
        "info": "EngSci A5 CWM ECAD Repository",
        "src": "https://github.com/Matthew-Cooke289/CWM-ECAD/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jun 5, 2020"
    },
    {
        "info": "Verilog Content Addressable Memory Module",
        "src": "https://github.com/alexforencich/verilog-cam/archive/refs/heads/master.zip",
        "stars": "102",
        "updated": "on Mar 2, 2022"
    },
    {
        "info": "A Verilog implementation of DisplayPort protocol for FPGAs",
        "src": "https://github.com/hamsternz/DisplayPort_Verilog/archive/refs/heads/master.zip",
        "stars": "237",
        "updated": "on Mar 15, 2019"
    },
    {
        "info": "Volumetric Display using an Acoustically Trapped Particle",
        "src": "https://github.com/danfoisy/vdatp/archive/refs/heads/master.zip",
        "stars": "455",
        "updated": "24 days ago"
    },
    {
        "info": "Plugins for Yosys developed as part of the F4PGA project.",
        "src": "https://github.com/chipsalliance/yosys-f4pga-plugins/archive/refs/heads/master.zip",
        "stars": "80",
        "updated": "on May 14"
    },
    {
        "info": "LicheeTang FPGA Examples",
        "src": "https://github.com/Lichee-Pi/Tang_FPGA_Examples/archive/refs/heads/master.zip",
        "stars": "120",
        "updated": "on Nov 27, 2019"
    },
    {
        "info": "OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology",
        "src": "https://github.com/OpenCAPI/oc-accel/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Aug 29"
    },
    {
        "info": "",
        "src": "https://github.com/ljgibbslf/SM3_core/archive/refs/heads/master.zip",
        "stars": "142",
        "updated": "on Oct 3, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/KUL-CA-Exercise/CA_Exercise/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Apr 2, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/CospanDesign/nysa-sata/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on May 4, 2017"
    },
    {
        "info": "SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU",
        "src": "https://github.com/m-labs/milkymist/archive/refs/heads/master.zip",
        "stars": "149",
        "updated": "on Feb 18, 2014"
    },
    {
        "info": "IDEA project source files",
        "src": "https://github.com/lnis-uofu/LSOracle/archive/refs/heads/master.zip",
        "stars": "100",
        "updated": "on Nov 8"
    },
    {
        "info": "An open source SPI flash emulator and monitor",
        "src": "https://github.com/osresearch/spispy/archive/refs/heads/master.zip",
        "stars": "351",
        "updated": "on Jul 17, 2020"
    },
    {
        "info": "My solutions to Alteras example labs",
        "src": "https://github.com/BenBergman/AlteraDE2Labs_Verilog/archive/refs/heads/master.zip",
        "stars": "57",
        "updated": "on Jun 27, 2019"
    },
    {
        "info": "CoreScore",
        "src": "https://github.com/olofk/corescore/archive/refs/heads/master.zip",
        "stars": "142",
        "updated": "on Sep 9"
    },
    {
        "info": "Gigabit Ethernet UDP communication driver",
        "src": "https://github.com/maxs-well/Ethernet-design-verilog/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "on Jul 26, 2019"
    },
    {
        "info": "An FPGA based GDROM emulator for the Sega Dreamcast",
        "src": "https://github.com/zeldin/iceGDROM/archive/refs/heads/master.zip",
        "stars": "155",
        "updated": "on Feb 18, 2023"
    },
    {
        "info": "Repository for the tools for the Foundations of Embedded Systems online course (",
        "src": "https://github.com/f-of-e/f-of-e-tools/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on May 24, 2022"
    },
    {
        "info": "A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni‚Ä¶",
        "src": "https://github.com/grantae/mips32r1_xum/archive/refs/heads/master.zip",
        "stars": "59",
        "updated": "on Jul 29, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/RESMIRNAIR/MEALY_1101/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Feb 2"
    },
    {
        "info": "8051 core",
        "src": "https://github.com/freecores/8051/archive/refs/heads/master.zip",
        "stars": "99",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "AXI DMA 32 / 64 bits",
        "src": "https://github.com/freecores/dma_axi/archive/refs/heads/master.zip",
        "stars": "102",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "The last Pcileech DMA CFW guide you will ever need.",
        "src": "https://github.com/JPShag/PCILEECH-DMA-FW-Guide-2.0/archive/refs/heads/master.zip",
        "stars": "118",
        "updated": "2 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/omerk/tinytapeout-verilog-test/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Sep 1, 2022"
    },
    {
        "info": "–†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π –¥–ª—è –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –ª–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã—Ö –∑–∞–¥–∞–Ω–∏–π –≤—Ç–æ—Ä–æ–∫—É—Ä—Å–Ω–∏–∫–æ–≤ –∫–∞—Ñ–µ–¥—Ä—ã –í–¢",
        "src": "https://github.com/HepoH3/MIET_FPGA_practicum/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jun 22, 2020"
    },
    {
        "info": "ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü",
        "src": "https://github.com/Frogwells/fpga_design/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be‚Ä¶",
        "src": "https://github.com/risclite/ARM9-compatible-soft-CPU-core/archive/refs/heads/master.zip",
        "stars": "77",
        "updated": "on Oct 14, 2020"
    },
    {
        "info": "FPGA display controller with support for VGA, DVI, and HDMI.",
        "src": "https://github.com/projf/display_controller/archive/refs/heads/master.zip",
        "stars": "222",
        "updated": "on Mar 9, 2020"
    },
    {
        "info": "Repository for the tools for the Foundations of Embedded Systems online course (",
        "src": "https://github.com/f-of-e/f-of-e-tools/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on May 24, 2022"
    },
    {
        "info": "SD-Card controller, using either SPI, SDIO, or eMMC interfaces",
        "src": "https://github.com/ZipCPU/sdspi/archive/refs/heads/master.zip",
        "stars": "218",
        "updated": "23 days ago"
    },
    {
        "info": "H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞",
        "src": "https://github.com/aiminickwong/H264/archive/refs/heads/master.zip",
        "stars": "78",
        "updated": "on Aug 11, 2017"
    },
    {
        "info": "This repository contains small example designs that can be used with the open source icestorm flow.",
        "src": "https://github.com/icebreaker-fpga/icebreaker-verilog-examples/archive/refs/heads/master.zip",
        "stars": "143",
        "updated": "on Sep 25, 2021"
    },
    {
        "info": "AXI Interface Nand Flash Controller (Sync mode)",
        "src": "https://github.com/cjhonlyone/NandFlashController/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Aug 9"
    },
    {
        "info": "",
        "src": "https://github.com/RESMIRNAIR/MOORE_1011/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Feb 2"
    },
    {
        "info": "A collection of demonstration digital filters",
        "src": "https://github.com/ZipCPU/dspfilters/archive/refs/heads/master.zip",
        "stars": "143",
        "updated": "on Jan 18"
    },
    {
        "info": "NCTU 2021 Spring Integrated Circuit Design Laboratory",
        "src": "https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB/archive/refs/heads/master.zip",
        "stars": "170",
        "updated": "on Apr 2, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jul 19, 2018"
    },
    {
        "info": "I2C controller core",
        "src": "https://github.com/freecores/i2c/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Jan 1, 2023"
    },
    {
        "info": "A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals",
        "src": "https://github.com/cliffordwolf/SimpleVOut/archive/refs/heads/master.zip",
        "stars": "232",
        "updated": "on Nov 29, 2018"
    },
    {
        "info": "The base repository for Olin's ENGR3410 Computer Architecture assignments",
        "src": "https://github.com/benthill/CompArchFA15/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Nov 19, 2015"
    },
    {
        "info": "using xilinx xc6slx45 to implement mnist net",
        "src": "https://github.com/papcjy/mnist_fpga/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on Jul 5, 2018"
    },
    {
        "info": "TCP Offload Engine",
        "src": "https://github.com/hpb-project/TOE/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "on Nov 18, 2017"
    },
    {
        "info": "OpenSPARC-based SoC",
        "src": "https://github.com/freecores/sparc64soc/archive/refs/heads/master.zip",
        "stars": "59",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "PulseRain Reindeer - RISCV RV32I[M] Soft CPU",
        "src": "https://github.com/PulseRain/Reindeer/archive/refs/heads/master.zip",
        "stars": "123",
        "updated": "on Aug 28, 2019"
    },
    {
        "info": "DMA-Pcileech-AX200",
        "src": "https://github.com/JOKOSAHS/DMA-Pcileech-AX200/archive/refs/heads/master.zip",
        "stars": "174",
        "updated": "16 days ago"
    },
    {
        "info": "BeagleBone HW, SW, & FPGA Development",
        "src": "https://github.com/bikerglen/beagle/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 19, 2015"
    },
    {
        "info": "A low pin count sniffer for ICEStick - targeting TPM chips",
        "src": "https://github.com/denandz/lpc_sniffer_tpm/archive/refs/heads/master.zip",
        "stars": "157",
        "updated": "on Jun 8, 2020"
    },
    {
        "info": "ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å",
        "src": "https://github.com/zhanghai/archexp/archive/refs/heads/master.zip",
        "stars": "169",
        "updated": "on Oct 19, 2016"
    },
    {
        "info": "8051 core",
        "src": "https://github.com/freecores/8051/archive/refs/heads/master.zip",
        "stars": "99",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "AXI DMA 32 / 64 bits",
        "src": "https://github.com/freecores/dma_axi/archive/refs/heads/master.zip",
        "stars": "102",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "JPEG Encoder Verilog",
        "src": "https://github.com/freecores/jpegencode/archive/refs/heads/master.zip",
        "stars": "73",
        "updated": "on Oct 31, 2022"
    },
    {
        "info": "The last Pcileech DMA CFW guide you will ever need.",
        "src": "https://github.com/JPShag/PCILEECH-DMA-FW-Guide-2.0/archive/refs/heads/master.zip",
        "stars": "118",
        "updated": "2 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/omerk/tinytapeout-verilog-test/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Sep 1, 2022"
    },
    {
        "info": "–†–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π –¥–ª—è –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –ª–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã—Ö –∑–∞–¥–∞–Ω–∏–π –≤—Ç–æ—Ä–æ–∫—É—Ä—Å–Ω–∏–∫–æ–≤ –∫–∞—Ñ–µ–¥—Ä—ã –í–¢",
        "src": "https://github.com/HepoH3/MIET_FPGA_practicum/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jun 22, 2020"
    },
    {
        "info": "ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü",
        "src": "https://github.com/Frogwells/fpga_design/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be‚Ä¶",
        "src": "https://github.com/risclite/ARM9-compatible-soft-CPU-core/archive/refs/heads/master.zip",
        "stars": "77",
        "updated": "on Oct 14, 2020"
    },
    {
        "info": "FPGA display controller with support for VGA, DVI, and HDMI.",
        "src": "https://github.com/projf/display_controller/archive/refs/heads/master.zip",
        "stars": "222",
        "updated": "on Mar 9, 2020"
    },
    {
        "info": "The lab schedules for EECS168 at UC Riverside",
        "src": "https://github.com/sheldonucr/ucr-eecs168-lab/archive/refs/heads/master.zip",
        "stars": "494",
        "updated": "on Oct 1"
    },
    {
        "info": "32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.",
        "src": "https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog/archive/refs/heads/master.zip",
        "stars": "76",
        "updated": "on Apr 30, 2019"
    },
    {
        "info": "RTL implementation of Flex-DPE.",
        "src": "https://github.com/georgia-tech-synergy-lab/SIGMA/archive/refs/heads/master.zip",
        "stars": "93",
        "updated": "on Feb 22, 2020"
    },
    {
        "info": "ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU.",
        "src": "https://github.com/laiudm/ZAP/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on May 15, 2017"
    },
    {
        "info": "iCEBreaker Workshop",
        "src": "https://github.com/icebreaker-fpga/icebreaker-workshop/archive/refs/heads/master.zip",
        "stars": "127",
        "updated": "on Feb 1"
    },
    {
        "info": "This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. Êú¨È°πÁõÆÂåÖÂê´3‰∏™Áã¨Á´ãÊ®°ÂùóÔºöUARTÊé•Êî∂Âô®„ÄÅUARTÂèëÈÄÅÂô®„ÄÅUARTËΩ¨AXI4‰∫§‰∫íÂºèË∞ÉËØïÂô®„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-UART/archive/refs/heads/master.zip",
        "stars": "127",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key üîë",
        "src": "https://github.com/tillitis/tillitis-key1/archive/refs/heads/master.zip",
        "stars": "404",
        "updated": "16 hours ago"
    },
    {
        "info": "spartan6 blackmagic",
        "src": "https://github.com/ekknod/pcileech-multimedia/archive/refs/heads/master.zip",
        "stars": "58",
        "updated": "on Jul 26"
    },
    {
        "info": "SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T‚Ä¶",
        "src": "https://github.com/CMU-SAFARI/SoftMC/archive/refs/heads/master.zip",
        "stars": "128",
        "updated": "on Aug 24, 2023"
    },
    {
        "info": "A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.",
        "src": "https://github.com/jasonlin316/RISC-V-CPU/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Dec 2, 2019"
    },
    {
        "info": "MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w‚Ä¶",
        "src": "https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Sep 8, 2020"
    },
    {
        "info": "Basic RISC-V Test SoC",
        "src": "https://github.com/ultraembedded/riscv_soc/archive/refs/heads/master.zip",
        "stars": "107",
        "updated": "on Apr 7, 2019"
    },
    {
        "info": "A low pin count sniffer for ICEStick - targeting TPM chips",
        "src": "https://github.com/denandz/lpc_sniffer_tpm/archive/refs/heads/master.zip",
        "stars": "157",
        "updated": "on Jun 8, 2020"
    },
    {
        "info": "ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å",
        "src": "https://github.com/zhanghai/archexp/archive/refs/heads/master.zip",
        "stars": "169",
        "updated": "on Oct 19, 2016"
    },
    {
        "info": "SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA",
        "src": "https://github.com/lnis-uofu/SOFA/archive/refs/heads/master.zip",
        "stars": "134",
        "updated": "on Mar 17, 2023"
    },
    {
        "info": "Chisel components for FPGA projects",
        "src": "https://github.com/maltanar/fpga-tidbits/archive/refs/heads/master.zip",
        "stars": "119",
        "updated": "on Sep 19, 2023"
    },
    {
        "info": "32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.",
        "src": "https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog/archive/refs/heads/master.zip",
        "stars": "76",
        "updated": "on Apr 30, 2019"
    },
    {
        "info": "RTL implementation of Flex-DPE.",
        "src": "https://github.com/georgia-tech-synergy-lab/SIGMA/archive/refs/heads/master.zip",
        "stars": "93",
        "updated": "on Feb 22, 2020"
    },
    {
        "info": "ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU.",
        "src": "https://github.com/laiudm/ZAP/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on May 15, 2017"
    },
    {
        "info": "iCEBreaker Workshop",
        "src": "https://github.com/icebreaker-fpga/icebreaker-workshop/archive/refs/heads/master.zip",
        "stars": "127",
        "updated": "on Feb 1"
    },
    {
        "info": "This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. Êú¨È°πÁõÆÂåÖÂê´3‰∏™Áã¨Á´ãÊ®°ÂùóÔºöUARTÊé•Êî∂Âô®„ÄÅUARTÂèëÈÄÅÂô®„ÄÅUARTËΩ¨AXI4‰∫§‰∫íÂºèË∞ÉËØïÂô®„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-UART/archive/refs/heads/master.zip",
        "stars": "127",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "Verilog Modules and Python Scripts for Creating IP Core Build Directories",
        "src": "https://github.com/IObundle/iob-lib/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Oct 25, 2023"
    },
    {
        "info": "Project template for Artix-7 based Thinpad board",
        "src": "https://github.com/thu-cs-lab/thinpad_top/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on May 12, 2023"
    },
    {
        "info": "Altera Cyclone IV FPGA project for the PCIe LimeSDR board",
        "src": "https://github.com/myriadrf/LimeSDR-PCIe_GW/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 3, 2022"
    },
    {
        "info": "An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. Áî®FPGA+ÂàÜÁ´ãÂô®‰ª∂ÁîµË∑ØÊê≠Âª∫‰∏Ä‰∏™NFC(RFID)ËØªÂç°Âô®Ôºå‰∏çÈúÄË¶Å‰∏ìÈó®ÁöÑRFIDËäØÁâá„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-NFC/archive/refs/heads/master.zip",
        "stars": "113",
        "updated": "on Jan 26"
    },
    {
        "info": "An Open Source configuration of the Arty platform",
        "src": "https://github.com/ZipCPU/openarty/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Jan 17"
    },
    {
        "info": "A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",
        "src": "https://github.com/valar1234/MIPS/archive/refs/heads/master.zip",
        "stars": "74",
        "updated": "on Nov 4"
    },
    {
        "info": "A set of Wishbone Controlled SPI Flash Controllers",
        "src": "https://github.com/ZipCPU/qspiflash/archive/refs/heads/master.zip",
        "stars": "76",
        "updated": "on Oct 31, 2022"
    },
    {
        "info": "Ethernet 10GE MAC",
        "src": "https://github.com/freecores/xge_mac/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™åÔºöRISC-V 32I ÊµÅÊ∞¥Á∫ø CPUÔºåÂÆûÁé∞37Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµãÔºåCacheÔºåÂàÜÊîØÈ¢ÑÊµãÂô®",
        "src": "https://github.com/Lyncien/RISC-V-32I/archive/refs/heads/master.zip",
        "stars": "70",
        "updated": "on Nov 28, 2019"
    },
    {
        "info": "Common framework for MiST and ZX-UNO/DOS core development. With special focus on arcade cores.",
        "src": "https://github.com/neurorulez/jtframe/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Dec 4, 2021"
    },
    {
        "info": "Common framework for MiST and ZX-UNO/DOS core development. With special focus on arcade cores.",
        "src": "https://github.com/neurorulez/jtframe/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Dec 4, 2021"
    },
    {
        "info": "FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá",
        "src": "https://github.com/DexWen/FFT_Verilog/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 14, 2016"
    },
    {
        "info": "An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). Âü∫‰∫éFPGAÁöÑMPEG2ËßÜÈ¢ëÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞ËßÜÈ¢ëÂéãÁº©„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-MPEG2-encoder/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Jan 26"
    },
    {
        "info": "Sata 2 Host Controller for FPGA implementation",
        "src": "https://github.com/CoreyChen922/sata_2_host_controller/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 11, 2017"
    },
    {
        "info": "FPGA-based C64 Accelerator / C65 like computer",
        "src": "https://github.com/gardners/c65gs/archive/refs/heads/master.zip",
        "stars": "83",
        "updated": "on Nov 14, 2017"
    },
    {
        "info": "Overall multi-core SIMD microarchitecture",
        "src": "https://github.com/MatrixAINetwork/SIMD-architecture/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 15, 2017"
    },
    {
        "info": "SystemVerilog synthesis tool",
        "src": "https://github.com/chipsalliance/synlig/archive/refs/heads/master.zip",
        "stars": "171",
        "updated": "20 hours ago"
    },
    {
        "info": "IceChips is a library of all common discrete logic devices in Verilog",
        "src": "https://github.com/TimRudy/ice-chips-verilog/archive/refs/heads/master.zip",
        "stars": "136",
        "updated": "on Nov 20"
    },
    {
        "info": "Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs",
        "src": "https://github.com/mattvenn/basic-ecp5-pcb/archive/refs/heads/master.zip",
        "stars": "101",
        "updated": "on Jul 17, 2021"
    },
    {
        "info": "CompArch HW b0100: Register File",
        "src": "https://github.com/CompArchFA18/HW4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Oct 2, 2018"
    },
    {
        "info": "An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. Áî®FPGA+ÂàÜÁ´ãÂô®‰ª∂ÁîµË∑ØÊê≠Âª∫‰∏Ä‰∏™NFC(RFID)ËØªÂç°Âô®Ôºå‰∏çÈúÄË¶Å‰∏ìÈó®ÁöÑRFIDËäØÁâá„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-NFC/archive/refs/heads/master.zip",
        "stars": "113",
        "updated": "on Jan 26"
    },
    {
        "info": "An Open Source configuration of the Arty platform",
        "src": "https://github.com/ZipCPU/openarty/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Jan 17"
    },
    {
        "info": "A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",
        "src": "https://github.com/valar1234/MIPS/archive/refs/heads/master.zip",
        "stars": "74",
        "updated": "on Nov 4"
    },
    {
        "info": "A set of Wishbone Controlled SPI Flash Controllers",
        "src": "https://github.com/ZipCPU/qspiflash/archive/refs/heads/master.zip",
        "stars": "76",
        "updated": "on Oct 31, 2022"
    },
    {
        "info": "Ethernet 10GE MAC",
        "src": "https://github.com/freecores/xge_mac/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™åÔºöRISC-V 32I ÊµÅÊ∞¥Á∫ø CPUÔºåÂÆûÁé∞37Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµãÔºåCacheÔºåÂàÜÊîØÈ¢ÑÊµãÂô®",
        "src": "https://github.com/Lyncien/RISC-V-32I/archive/refs/heads/master.zip",
        "stars": "70",
        "updated": "on Nov 28, 2019"
    },
    {
        "info": "Common framework for MiST and ZX-UNO/DOS core development. With special focus on arcade cores.",
        "src": "https://github.com/neurorulez/jtframe/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Dec 4, 2021"
    },
    {
        "info": "FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá",
        "src": "https://github.com/DexWen/FFT_Verilog/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 14, 2016"
    },
    {
        "info": "An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). Âü∫‰∫éFPGAÁöÑMPEG2ËßÜÈ¢ëÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞ËßÜÈ¢ëÂéãÁº©„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-MPEG2-encoder/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Jan 26"
    },
    {
        "info": "Sata 2 Host Controller for FPGA implementation",
        "src": "https://github.com/CoreyChen922/sata_2_host_controller/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 11, 2017"
    },
    {
        "info": "An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. Áî®FPGA+ÂàÜÁ´ãÂô®‰ª∂ÁîµË∑ØÊê≠Âª∫‰∏Ä‰∏™NFC(RFID)ËØªÂç°Âô®Ôºå‰∏çÈúÄË¶Å‰∏ìÈó®ÁöÑRFIDËäØÁâá„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-NFC/archive/refs/heads/master.zip",
        "stars": "113",
        "updated": "on Jan 26"
    },
    {
        "info": "An Open Source configuration of the Arty platform",
        "src": "https://github.com/ZipCPU/openarty/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Jan 17"
    },
    {
        "info": "A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",
        "src": "https://github.com/valar1234/MIPS/archive/refs/heads/master.zip",
        "stars": "74",
        "updated": "on Nov 4"
    },
    {
        "info": "A set of Wishbone Controlled SPI Flash Controllers",
        "src": "https://github.com/ZipCPU/qspiflash/archive/refs/heads/master.zip",
        "stars": "76",
        "updated": "on Oct 31, 2022"
    },
    {
        "info": "Ethernet 10GE MAC",
        "src": "https://github.com/freecores/xge_mac/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™åÔºöRISC-V 32I ÊµÅÊ∞¥Á∫ø CPUÔºåÂÆûÁé∞37Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµãÔºåCacheÔºåÂàÜÊîØÈ¢ÑÊµãÂô®",
        "src": "https://github.com/Lyncien/RISC-V-32I/archive/refs/heads/master.zip",
        "stars": "70",
        "updated": "on Nov 28, 2019"
    },
    {
        "info": "Common framework for MiST and ZX-UNO/DOS core development. With special focus on arcade cores.",
        "src": "https://github.com/neurorulez/jtframe/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Dec 4, 2021"
    },
    {
        "info": "FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá",
        "src": "https://github.com/DexWen/FFT_Verilog/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 14, 2016"
    },
    {
        "info": "An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). Âü∫‰∫éFPGAÁöÑMPEG2ËßÜÈ¢ëÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞ËßÜÈ¢ëÂéãÁº©„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-MPEG2-encoder/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Jan 26"
    },
    {
        "info": "Sata 2 Host Controller for FPGA implementation",
        "src": "https://github.com/CoreyChen922/sata_2_host_controller/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 11, 2017"
    },
    {
        "info": "FPGA-based C64 Accelerator / C65 like computer",
        "src": "https://github.com/gardners/c65gs/archive/refs/heads/master.zip",
        "stars": "83",
        "updated": "on Nov 14, 2017"
    },
    {
        "info": "Overall multi-core SIMD microarchitecture",
        "src": "https://github.com/MatrixAINetwork/SIMD-architecture/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 15, 2017"
    },
    {
        "info": "An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). ‚Ä¶",
        "src": "https://github.com/WangXuan95/FPGA-Gzip-compressor/archive/refs/heads/master.zip",
        "stars": "101",
        "updated": "on Sep 15, 2023"
    },
    {
        "info": "SystemVerilog synthesis tool",
        "src": "https://github.com/chipsalliance/synlig/archive/refs/heads/master.zip",
        "stars": "171",
        "updated": "20 hours ago"
    },
    {
        "info": "IceChips is a library of all common discrete logic devices in Verilog",
        "src": "https://github.com/TimRudy/ice-chips-verilog/archive/refs/heads/master.zip",
        "stars": "136",
        "updated": "on Nov 20"
    },
    {
        "info": "Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs",
        "src": "https://github.com/mattvenn/basic-ecp5-pcb/archive/refs/heads/master.zip",
        "stars": "101",
        "updated": "on Jul 17, 2021"
    },
    {
        "info": "CompArch HW b0100: Register File",
        "src": "https://github.com/CompArchFA18/HW4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Oct 2, 2018"
    },
    {
        "info": "FPGA Labs for EECS 151/251A (Fall 2021)",
        "src": "https://github.com/EECS150/fpga_labs_fa21/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Oct 20, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/jjts/ecmp-test/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14, 2020"
    },
    {
        "info": "Register File",
        "src": "https://github.com/CompArchFA16/HW4/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 14, 2016"
    },
    {
        "info": "Parameterized Booth Multiplier in Verilog 2001",
        "src": "https://github.com/MorrisMA/Booth_Multipliers/archive/refs/heads/master.zip",
        "stars": "49",
        "updated": "on Oct 30, 2022"
    },
    {
        "info": "Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.",
        "src": "https://github.com/montedalrymple/yrv/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jul 29, 2021"
    },
    {
        "info": "Open-source software defined radar based on the USRP 1 hardware.",
        "src": "https://github.com/rseal/GnuRadar/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Sep 30, 2018"
    },
    {
        "info": "Xilinx Unisim Library in Verilog",
        "src": "https://github.com/Xilinx/XilinxUnisimLibrary/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "on Jul 22, 2020"
    },
    {
        "info": "UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.",
        "src": "https://github.com/SocialistDalao/UltraMIPS_NSCSCC/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Jun 23"
    },
    {
        "info": "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate‚Ä¶",
        "src": "https://github.com/pansygrass/ecc/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Apr 29, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/wincle626/HLS_Legup/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4, 2017"
    },
    {
        "info": "IEEE 802.16 OFDM-based transceiver system",
        "src": "https://github.com/phthinh/OFDM_802_16/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 21, 2019"
    },
    {
        "info": "DMA Firmware",
        "src": "https://github.com/yxlnqs/diviner-full-emu-v2/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jul 26"
    },
    {
        "info": "",
        "src": "https://github.com/sg05060/SDS_A_LAB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 3, 2022"
    },
    {
        "info": "Parameterized Booth Multiplier in Verilog 2001",
        "src": "https://github.com/MorrisMA/Booth_Multipliers/archive/refs/heads/master.zip",
        "stars": "49",
        "updated": "on Oct 30, 2022"
    },
    {
        "info": "Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.",
        "src": "https://github.com/montedalrymple/yrv/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jul 29, 2021"
    },
    {
        "info": "Âú®vscode‰∏äÁöÑÊï∞Â≠óËÆæËÆ°ÂºÄÂèëÊèí‰ª∂",
        "src": "https://github.com/Nitcloud/Digital-IDE/archive/refs/heads/master.zip",
        "stars": "335",
        "updated": "on Jan 27, 2023"
    },
    {
        "info": "Open-source software defined radar based on the USRP 1 hardware.",
        "src": "https://github.com/rseal/GnuRadar/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Sep 30, 2018"
    },
    {
        "info": "Xilinx Unisim Library in Verilog",
        "src": "https://github.com/Xilinx/XilinxUnisimLibrary/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "on Jul 22, 2020"
    },
    {
        "info": "UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.",
        "src": "https://github.com/SocialistDalao/UltraMIPS_NSCSCC/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Jun 23"
    },
    {
        "info": "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate‚Ä¶",
        "src": "https://github.com/pansygrass/ecc/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Apr 29, 2015"
    },
    {
        "info": "FPGA-based SDK projects for SCRx cores",
        "src": "https://github.com/syntacore/fpga-sdk-prj/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jan 19, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/wincle626/HLS_Legup/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4, 2017"
    },
    {
        "info": "IEEE 802.16 OFDM-based transceiver system",
        "src": "https://github.com/phthinh/OFDM_802_16/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 21, 2019"
    },
    {
        "info": "An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.",
        "src": "https://github.com/xiaowuzxc/SparrowRV/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Jan 15, 2023"
    },
    {
        "info": "ECE 5745 Tutorial 5: Synopsys/Cadence ASIC Tools",
        "src": "https://github.com/taoshen-amazon/ece5745-tut5-asic-tools/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 16, 2020"
    },
    {
        "info": "ECE 5745 Tutorial 5: Synopsys ASIC Tools",
        "src": "https://github.com/jk2528/ece5745-tut5-asic-tools/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 3, 2017"
    },
    {
        "info": "A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.",
        "src": "https://github.com/John-Leitch/fpga-md5-cracker/archive/refs/heads/master.zip",
        "stars": "67",
        "updated": "on Feb 15, 2022"
    },
    {
        "info": "My own version of the",
        "src": "https://github.com/Godzil/gameduino/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Mar 4, 2019"
    },
    {
        "info": "Arcade: Galaga for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-Galaga_MiSTer/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jul 15"
    },
    {
        "info": "To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response‚Ä¶",
        "src": "https://github.com/cxdzyq1110/posture_recognition_CNN/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Jun 28, 2018"
    },
    {
        "info": "Macintosh Plus for MiSTer",
        "src": "https://github.com/MiSTer-devel/MacPlus_MiSTer/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Sep 20"
    },
    {
        "info": "SystemVerilog testbench for an Ethernet 10GE MAC core",
        "src": "https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.",
        "src": "https://github.com/ultraembedded/openlogicbit/archive/refs/heads/master.zip",
        "stars": "125",
        "updated": "on Jun 24, 2021"
    },
    {
        "info": "Âú®vscode‰∏äÁöÑÊï∞Â≠óËÆæËÆ°ÂºÄÂèëÊèí‰ª∂",
        "src": "https://github.com/Nitcloud/Digital-IDE/archive/refs/heads/master.zip",
        "stars": "335",
        "updated": "on Jan 27, 2023"
    },
    {
        "info": "Open-source software defined radar based on the USRP 1 hardware.",
        "src": "https://github.com/rseal/GnuRadar/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Sep 30, 2018"
    },
    {
        "info": "My completed projects from \"FPGA Prototyping by Verilog Examples\" book by Pong P. Chu",
        "src": "https://github.com/AngeloJacobo/FPGA_Book_Experiments/archive/refs/heads/master.zip",
        "stars": "101",
        "updated": "on Jul 28, 2021"
    },
    {
        "info": "Xilinx Unisim Library in Verilog",
        "src": "https://github.com/Xilinx/XilinxUnisimLibrary/archive/refs/heads/master.zip",
        "stars": "71",
        "updated": "on Jul 22, 2020"
    },
    {
        "info": "UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.",
        "src": "https://github.com/SocialistDalao/UltraMIPS_NSCSCC/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Jun 23"
    },
    {
        "info": "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate‚Ä¶",
        "src": "https://github.com/pansygrass/ecc/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Apr 29, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/wincle626/HLS_Legup/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4, 2017"
    },
    {
        "info": "IEEE 802.16 OFDM-based transceiver system",
        "src": "https://github.com/phthinh/OFDM_802_16/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 21, 2019"
    },
    {
        "info": "DMA Firmware",
        "src": "https://github.com/yxlnqs/diviner-full-emu-v2/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jul 26"
    },
    {
        "info": "",
        "src": "https://github.com/sg05060/SDS_A_LAB/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 3, 2022"
    },
    {
        "info": "Test for video output using the ADV7513 chip on a de10 nano board",
        "src": "https://github.com/nhasbun/de10nano_vgaHdmi_chip/archive/refs/heads/master.zip",
        "stars": "50",
        "updated": "on Feb 14, 2019"
    },
    {
        "info": "HW 0b010: Verilog Building Blocks",
        "src": "https://github.com/CompArchFA18/HW2/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Sep 11, 2018"
    },
    {
        "info": "Processor repo",
        "src": "https://github.com/Caskman/MIPS-Processor-in-Verilog/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Dec 19, 2013"
    },
    {
        "info": "ChipEXPO 2020 Digital Design School Labs",
        "src": "https://github.com/DigitalDesignSchool/ce2020labs/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Nov 11, 2022"
    },
    {
        "info": "An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)",
        "src": "https://github.com/maidenone/ORGFXSoC/archive/refs/heads/master.zip",
        "stars": "72",
        "updated": "on Jun 7, 2012"
    },
    {
        "info": "Audio controller (I2S, SPDIF, DAC)",
        "src": "https://github.com/ultraembedded/core_audio/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on Sep 1, 2019"
    },
    {
        "info": "An FPGA-based PNG image decoder, which can extract original pixels from PNG files. Âü∫‰∫éFPGAÁöÑPNGÂõæÂÉèËß£Á†ÅÂô®ÔºåÂèØ‰ª•‰ªéPNGÊñá‰ª∂‰∏≠Ëß£Á†ÅÂá∫ÂéüÂßãÂÉèÁ¥†„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-PNG-decoder/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity",
        "src": "https://github.com/FourPhonon/FourPhonon/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on Apr 13"
    },
    {
        "info": "",
        "src": "https://github.com/compsec-snu/difuzz-rtl/archive/refs/heads/master.zip",
        "stars": "80",
        "updated": "on May 27"
    },
    {
        "info": "Implementation of the SHA256 Algorithm in Verilog",
        "src": "https://github.com/rnz/verilog-sha256/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 2, 2012"
    },
    {
        "info": "ChipEXPO 2020 Digital Design School Labs",
        "src": "https://github.com/DigitalDesignSchool/ce2020labs/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Nov 11, 2022"
    },
    {
        "info": "An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)",
        "src": "https://github.com/maidenone/ORGFXSoC/archive/refs/heads/master.zip",
        "stars": "72",
        "updated": "on Jun 7, 2012"
    },
    {
        "info": "Audio controller (I2S, SPDIF, DAC)",
        "src": "https://github.com/ultraembedded/core_audio/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on Sep 1, 2019"
    },
    {
        "info": "An FPGA-based PNG image decoder, which can extract original pixels from PNG files. Âü∫‰∫éFPGAÁöÑPNGÂõæÂÉèËß£Á†ÅÂô®ÔºåÂèØ‰ª•‰ªéPNGÊñá‰ª∂‰∏≠Ëß£Á†ÅÂá∫ÂéüÂßãÂÉèÁ¥†„ÄÇ",
        "src": "https://github.com/WangXuan95/FPGA-PNG-decoder/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity",
        "src": "https://github.com/FourPhonon/FourPhonon/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on Apr 13"
    },
    {
        "info": "",
        "src": "https://github.com/compsec-snu/difuzz-rtl/archive/refs/heads/master.zip",
        "stars": "80",
        "updated": "on May 27"
    },
    {
        "info": "Implementation of the SHA256 Algorithm in Verilog",
        "src": "https://github.com/rnz/verilog-sha256/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 2, 2012"
    },
    {
        "info": "Digital Design Labs",
        "src": "https://github.com/MIPSfpga/digital-design-lab-manual/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 21, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/bol-edu/caravel-soc/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Jul 9, 2023"
    },
    {
        "info": "Pipeline FFT Implementation in Verilog HDL",
        "src": "https://github.com/nanamake/r22sdf/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Apr 14, 2019"
    },
    {
        "info": "ECE 5745 Tutorial 5: Synopsys/Cadence ASIC Tools",
        "src": "https://github.com/taoshen-amazon/ece5745-tut5-asic-tools/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 16, 2020"
    },
    {
        "info": "A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.",
        "src": "https://github.com/rj45/rj32/archive/refs/heads/master.zip",
        "stars": "105",
        "updated": "on Sep 24, 2022"
    },
    {
        "info": "ECE 5745 Tutorial 5: Synopsys ASIC Tools",
        "src": "https://github.com/jk2528/ece5745-tut5-asic-tools/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 3, 2017"
    },
    {
        "info": "A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.",
        "src": "https://github.com/John-Leitch/fpga-md5-cracker/archive/refs/heads/master.zip",
        "stars": "67",
        "updated": "on Feb 15, 2022"
    },
    {
        "info": "My own version of the",
        "src": "https://github.com/Godzil/gameduino/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Mar 4, 2019"
    },
    {
        "info": "Arcade: Galaga for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-Galaga_MiSTer/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jul 15"
    },
    {
        "info": "To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response‚Ä¶",
        "src": "https://github.com/cxdzyq1110/posture_recognition_CNN/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Jun 28, 2018"
    },
    {
        "info": "Macintosh Plus for MiSTer",
        "src": "https://github.com/MiSTer-devel/MacPlus_MiSTer/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Sep 20"
    },
    {
        "info": "SystemVerilog testbench for an Ethernet 10GE MAC core",
        "src": "https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.",
        "src": "https://github.com/ultraembedded/openlogicbit/archive/refs/heads/master.zip",
        "stars": "125",
        "updated": "on Jun 24, 2021"
    },
    {
        "info": "Fully opensource spiking neural network accelerator",
        "src": "https://github.com/sfmth/OpenSpike/archive/refs/heads/master.zip",
        "stars": "132",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "A template for getting started with FPGA core development",
        "src": "https://github.com/open-fpga/core-template/archive/refs/heads/master.zip",
        "stars": "112",
        "updated": "on May 4, 2023"
    },
    {
        "info": "Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks",
        "src": "https://github.com/SymbioticEDA/MARLANN/archive/refs/heads/master.zip",
        "stars": "85",
        "updated": "on Jul 3, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/NukasaniVignatha/G16_VLSI/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Feb 28"
    },
    {
        "info": "EE 287 2012 Fall",
        "src": "https://github.com/vlsi1217/ASIC/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 11, 2013"
    },
    {
        "info": "This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc‚Ä¶",
        "src": "https://github.com/praharshapm/vsdmixedsignalflow/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Dec 6, 2020"
    },
    {
        "info": "Q*Bert core for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-QBert_MiSTer/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 11"
    },
    {
        "info": "A single-wire bi-directional chip-to-chip interface for FPGAs",
        "src": "https://github.com/cliffordwolf/PonyLink/archive/refs/heads/master.zip",
        "stars": "115",
        "updated": "on Jul 7, 2016"
    },
    {
        "info": "1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)",
        "src": "https://github.com/freecores/1000base-x/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Emulated firmware for the rtl8188ee",
        "src": "https://github.com/kilmu1337/pcileech-rtl8188ee-wifi-emul/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Oct 9"
    },
    {
        "info": "Microshift Compression: An Efficient Image Compression Algorithm for Hardware",
        "src": "https://github.com/zhangmozhe/microshift_compression/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Apr 21, 2021"
    },
    {
        "info": "AMD Xilinx University Program Vivado tutorial",
        "src": "https://github.com/Xilinx/xup_fpga_vivado_flow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "A Voila-Jones face detector hardware implementation",
        "src": "https://github.com/lulinchen/face_detect_open/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 29, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/masoudem/logic_lab_2021/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 30, 2022"
    },
    {
        "info": "A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.",
        "src": "https://github.com/revaldinho/cpc_ram_expansion/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "USB DFU bootloader gateware / firmware for FPGAs",
        "src": "https://github.com/no2fpga/no2bootloader/archive/refs/heads/master.zip",
        "stars": "61",
        "updated": "on Oct 8"
    },
    {
        "info": "configurable cordic core in verilog",
        "src": "https://github.com/freecores/verilog_cordic_core/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Âü∫‰∫éFPGAËøõË°åËΩ¶ÁâåËØÜÂà´",
        "src": "https://github.com/jjejdhhd/License-Plate-Recognition-FPGA/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "FPGA code for Intel Aero board",
        "src": "https://github.com/intel-aero/intel-aero-fpga/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jan 3, 2023"
    },
    {
        "info": "Original RISC-V 1.0 implementation. Not supported.",
        "src": "https://github.com/aswaterman/trainwreck/archive/refs/heads/master.zip",
        "stars": "40",
        "updated": "on Oct 4, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/rvem/itmo-comp-arch-2022/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Dec 21, 2023"
    },
    {
        "info": "example code for the logi-boards from pong chu HDL book",
        "src": "https://github.com/fpga-logi/logi-pong-chu-examples/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Sep 4, 2015"
    },
    {
        "info": "Verilog implementation of Softmax function",
        "src": "https://github.com/maomran/softmax/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Jul 27, 2022"
    },
    {
        "info": "Sega System 1 for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-SEGASYS1_MiSTer/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jun 3"
    },
    {
        "info": "ZX81 for MiSTer",
        "src": "https://github.com/MiSTer-devel/ZX81_MiSTer/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Apr 21"
    },
    {
        "info": "Convolutional Neural Network RTL-level Design",
        "src": "https://github.com/boaaaang/CNN-Implementation-in-Verilog/archive/refs/heads/master.zip",
        "stars": "40",
        "updated": "on Oct 22, 2021"
    },
    {
        "info": "personal practice",
        "src": "https://github.com/s311354/ARM_M3_design/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Mar 23"
    },
    {
        "info": "An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.",
        "src": "https://github.com/trcwm/Speech256/archive/refs/heads/master.zip",
        "stars": "72",
        "updated": "on May 2, 2019"
    },
    {
        "info": "FPGA board support and core ports for MiSTeX",
        "src": "https://github.com/MiSTeX-devel/MiSTeX-ports/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jun 1"
    },
    {
        "info": "CompArch Lab 0: Full Adder on FPGA",
        "src": "https://github.com/CompArchFA17/Lab0/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Dec 2, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/NukasaniVignatha/G16_VLSI/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Feb 28"
    },
    {
        "info": "EE 287 2012 Fall",
        "src": "https://github.com/vlsi1217/ASIC/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 11, 2013"
    },
    {
        "info": "This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc‚Ä¶",
        "src": "https://github.com/praharshapm/vsdmixedsignalflow/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Dec 6, 2020"
    },
    {
        "info": "Q*Bert core for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-QBert_MiSTer/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 11"
    },
    {
        "info": "A single-wire bi-directional chip-to-chip interface for FPGAs",
        "src": "https://github.com/cliffordwolf/PonyLink/archive/refs/heads/master.zip",
        "stars": "115",
        "updated": "on Jul 7, 2016"
    },
    {
        "info": "1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)",
        "src": "https://github.com/freecores/1000base-x/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Emulated firmware for the rtl8188ee",
        "src": "https://github.com/kilmu1337/pcileech-rtl8188ee-wifi-emul/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Oct 9"
    },
    {
        "info": "65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface",
        "src": "https://github.com/Arlet/verilog-65C02-microcode/archive/refs/heads/master.zip",
        "stars": "70",
        "updated": "on Mar 29, 2023"
    },
    {
        "info": "A basic Soft(Gate)ware Defined Radio architecture",
        "src": "https://github.com/ZipCPU/sdr/archive/refs/heads/master.zip",
        "stars": "75",
        "updated": "on Jan 18"
    },
    {
        "info": "This is a myhdl test environment for the open-cores jpeg_encoder.",
        "src": "https://github.com/cfelton/test_jpeg/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 23, 2016"
    },
    {
        "info": "mechatronics firmware",
        "src": "https://github.com/jhu-cisst/mechatronics-firmware/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "11 days ago"
    },
    {
        "info": "SW SDR",
        "src": "https://github.com/Elrori/Azure-SDR/archive/refs/heads/master.zip",
        "stars": "40",
        "updated": "on May 2, 2023"
    },
    {
        "info": "A port of Linux to the OWON SDS7102 scope",
        "src": "https://github.com/wingel/sds7102/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Aug 19, 2016"
    },
    {
        "info": "Barerbones OSX based Verilog simulation toolchain.",
        "src": "https://github.com/kehribar/verilog-osx/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 1, 2020"
    },
    {
        "info": "Common files for the Sail RISC-V processor.",
        "src": "https://github.com/physical-computation/Sail-RV32I-common/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on May 17, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/0616ygh/riosclass_template/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Sep 26, 2022"
    },
    {
        "info": "LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled",
        "src": "https://github.com/BerkeleyLab/Bedrock/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "6 hours ago"
    },
    {
        "info": "TF330 builders files",
        "src": "https://github.com/fluffyfreak/tf330/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Apr 13, 2020"
    },
    {
        "info": "An open source hardware engine for Open vSwitch on FPGA",
        "src": "https://github.com/sora/ovs-hw/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Dec 8, 2012"
    },
    {
        "info": "An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development",
        "src": "https://github.com/OpenCAPI/OpenCAPI3.0_Client_RefDesign/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Nov 7, 2022"
    },
    {
        "info": "Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Elec‚Ä¶",
        "src": "https://github.com/KorotkiyEugene/digital_lab/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Nov 18, 2019"
    },
    {
        "info": "Implementation of JESD204B Transport Layer & part of Data Link Layer",
        "src": "https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 22, 2021"
    },
    {
        "info": "Computer Architecture course repository",
        "src": "https://github.com/kpi-keoa/kpi-computer-architecture-course/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jan 24, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/subutai-attic/pars/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Apr 1, 2017"
    },
    {
        "info": "A small 32-bit implementation of the RISC-V architecture",
        "src": "https://github.com/rbarzic/nanorv32/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Jul 17, 2020"
    },
    {
        "info": "Microshift Compression: An Efficient Image Compression Algorithm for Hardware",
        "src": "https://github.com/zhangmozhe/microshift_compression/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Apr 21, 2021"
    },
    {
        "info": "AMD Xilinx University Program Vivado tutorial",
        "src": "https://github.com/Xilinx/xup_fpga_vivado_flow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "A Voila-Jones face detector hardware implementation",
        "src": "https://github.com/lulinchen/face_detect_open/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 29, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/masoudem/logic_lab_2021/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 30, 2022"
    },
    {
        "info": "A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.",
        "src": "https://github.com/revaldinho/cpc_ram_expansion/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "AMD Xilinx University Program Vivado tutorial",
        "src": "https://github.com/Xilinx/xup_fpga_vivado_flow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "A Voila-Jones face detector hardware implementation",
        "src": "https://github.com/lulinchen/face_detect_open/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 29, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/masoudem/logic_lab_2021/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 30, 2022"
    },
    {
        "info": "A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions.",
        "src": "https://github.com/revaldinho/cpc_ram_expansion/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "USB DFU bootloader gateware / firmware for FPGAs",
        "src": "https://github.com/no2fpga/no2bootloader/archive/refs/heads/master.zip",
        "stars": "61",
        "updated": "on Oct 8"
    },
    {
        "info": "configurable cordic core in verilog",
        "src": "https://github.com/freecores/verilog_cordic_core/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Âü∫‰∫éFPGAËøõË°åËΩ¶ÁâåËØÜÂà´",
        "src": "https://github.com/jjejdhhd/License-Plate-Recognition-FPGA/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "FPGA code for Intel Aero board",
        "src": "https://github.com/intel-aero/intel-aero-fpga/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jan 3, 2023"
    },
    {
        "info": "Original RISC-V 1.0 implementation. Not supported.",
        "src": "https://github.com/aswaterman/trainwreck/archive/refs/heads/master.zip",
        "stars": "40",
        "updated": "on Oct 4, 2018"
    },
    {
        "info": "Open-source CSI-2 receiver for Xilinx UltraScale parts",
        "src": "https://github.com/stevenbell/csirx/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1",
        "src": "https://github.com/OpenCAPI/ThymesisFlow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Dec 2, 2021"
    },
    {
        "info": "Library to convert a FASM file into BELs importable into Vivado.",
        "src": "https://github.com/chipsalliance/f4pga-xc-fasm2bels/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Sep 25, 2023"
    },
    {
        "info": "Code for paper entitled \"Low Cost FPGA based Implementation of a DRFM System\"",
        "src": "https://github.com/mesarcik/DRFM/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 10, 2021"
    },
    {
        "info": "A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark",
        "src": "https://github.com/UofT-HPRC/fpga-bpf/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jul 10, 2021"
    },
    {
        "info": "\"100 days of RTL\" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado",
        "src": "https://github.com/ekb0412/100DaysofRTL/archive/refs/heads/master.zip",
        "stars": "58",
        "updated": "on Jul 9, 2023"
    },
    {
        "info": "An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.",
        "src": "https://github.com/racerxdl/LVDS-7-to-1-Serializer/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Nov 23, 2013"
    },
    {
        "info": "This project demonstrates DSP capabilities of Terasic DE2-115",
        "src": "https://github.com/Goshik92/FFTVisualizer/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 22, 2018"
    },
    {
        "info": "tinyVision.ai Vision & Sensor FPGA System on Module",
        "src": "https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Jun 23, 2021"
    },
    {
        "info": "Repository to hold fabscalar project and simulations",
        "src": "https://github.com/tylerjaywilson/fabscalar/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 17, 2015"
    },
    {
        "info": "An infrastructure for inline acceleration of network applications",
        "src": "https://github.com/acsl-technion/nica/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 25, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Eyantra698Sumanto/XOR-XNOR-Gate/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Jul 17, 2022"
    },
    {
        "info": "Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog",
        "src": "https://github.com/AleksandarKostovic/Riscy-SoC/archive/refs/heads/master.zip",
        "stars": "79",
        "updated": "on Oct 11, 2019"
    },
    {
        "info": "Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1",
        "src": "https://github.com/OpenCAPI/ThymesisFlow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Dec 2, 2021"
    },
    {
        "info": "Library to convert a FASM file into BELs importable into Vivado.",
        "src": "https://github.com/chipsalliance/f4pga-xc-fasm2bels/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Sep 25, 2023"
    },
    {
        "info": "Code for paper entitled \"Low Cost FPGA based Implementation of a DRFM System\"",
        "src": "https://github.com/mesarcik/DRFM/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 10, 2021"
    },
    {
        "info": "A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark",
        "src": "https://github.com/UofT-HPRC/fpga-bpf/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jul 10, 2021"
    },
    {
        "info": "\"100 days of RTL\" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado",
        "src": "https://github.com/ekb0412/100DaysofRTL/archive/refs/heads/master.zip",
        "stars": "58",
        "updated": "on Jul 9, 2023"
    },
    {
        "info": "An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.",
        "src": "https://github.com/racerxdl/LVDS-7-to-1-Serializer/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Nov 23, 2013"
    },
    {
        "info": "Repository to hold fabscalar project and simulations",
        "src": "https://github.com/tylerjaywilson/fabscalar/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 17, 2015"
    },
    {
        "info": "An infrastructure for inline acceleration of network applications",
        "src": "https://github.com/acsl-technion/nica/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 25, 2021"
    },
    {
        "info": "Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog",
        "src": "https://github.com/AleksandarKostovic/Riscy-SoC/archive/refs/heads/master.zip",
        "stars": "79",
        "updated": "on Oct 11, 2019"
    },
    {
        "info": "Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1",
        "src": "https://github.com/OpenCAPI/ThymesisFlow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Dec 2, 2021"
    },
    {
        "info": "Library to convert a FASM file into BELs importable into Vivado.",
        "src": "https://github.com/chipsalliance/f4pga-xc-fasm2bels/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Sep 25, 2023"
    },
    {
        "info": "An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.",
        "src": "https://github.com/racerxdl/LVDS-7-to-1-Serializer/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Nov 23, 2013"
    },
    {
        "info": "This project demonstrates DSP capabilities of Terasic DE2-115",
        "src": "https://github.com/Goshik92/FFTVisualizer/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 22, 2018"
    },
    {
        "info": "tinyVision.ai Vision & Sensor FPGA System on Module",
        "src": "https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Jun 23, 2021"
    },
    {
        "info": "Repository to hold fabscalar project and simulations",
        "src": "https://github.com/tylerjaywilson/fabscalar/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 17, 2015"
    },
    {
        "info": "An infrastructure for inline acceleration of network applications",
        "src": "https://github.com/acsl-technion/nica/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 25, 2021"
    },
    {
        "info": "This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk",
        "src": "https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Jun 2, 2021"
    },
    {
        "info": "SDR Micron USB receiver",
        "src": "https://github.com/Dfinitski/SDR-Micron/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 9, 2023"
    },
    {
        "info": "Small SERV-based SoC primarily for OpenMPW tapeout",
        "src": "https://github.com/olofk/subservient/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "2 days ago"
    },
    {
        "info": "Top level of PulseRain M10 RTL design",
        "src": "https://github.com/PulseRain/Mustang/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Mar 20, 2018"
    },
    {
        "info": "Virtual JTAG UART for Altera Devices",
        "src": "https://github.com/binary-logic/vj-uart/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Aug 9, 2014"
    },
    {
        "info": "ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ",
        "src": "https://github.com/WayneGong/Image_Rotate/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on May 5, 2020"
    },
    {
        "info": "ECE 4750 Section 2: RTL Design with Verilog",
        "src": "https://github.com/cornell-ece4750/ece4750-sec02-verilog/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Sep 7, 2023"
    },
    {
        "info": "Input files and commands needed for the workshop, sorted daywise",
        "src": "https://github.com/nandithaec/fpga_workshop_collaterals/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Dec 16, 2022"
    },
    {
        "info": "Collection of documents, links and other resources for UW's ACME Lab.",
        "src": "https://github.com/uw-acme/acme-lab-documentation/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on May 9"
    },
    {
        "info": "Arcade: Phoenix for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-Phoenix_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 2"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/Arcade-Pleiads_MiSTer/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Jun 4"
    },
    {
        "info": "Tapeouts done using OpenFASOC",
        "src": "https://github.com/idea-fasoc/openfasoc-tapeouts/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Apr 21"
    },
    {
        "info": "Minimax: a Compressed-First, Microcoded RISC-V CPU",
        "src": "https://github.com/gsmecher/minimax/archive/refs/heads/master.zip",
        "stars": "205",
        "updated": "on Apr 21"
    },
    {
        "info": "Another tiny RISC-V implementation",
        "src": "https://github.com/ultraembedded/core_uriscv/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "on Jul 19, 2021"
    },
    {
        "info": "All in one vscode plugin for HDL development",
        "src": "https://github.com/Digital-EDA/Digital-IDE/archive/refs/heads/master.zip",
        "stars": "418",
        "updated": "yesterday"
    },
    {
        "info": "ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board",
        "src": "https://github.com/mczerski/orpsoc-de0_nano/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Sep 26, 2013"
    },
    {
        "info": "5-stage pipelined 32-bit MIPS microprocessor in Verilog",
        "src": "https://github.com/neelkshah/MIPS-Processor/archive/refs/heads/master.zip",
        "stars": "120",
        "updated": "on Apr 3, 2020"
    },
    {
        "info": "An Open Source FPGA GroestlCoin Miner",
        "src": "https://github.com/0x2fed/FPGA-GroestlCoin-Miner/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Feb 11, 2018"
    },
    {
        "info": "A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque‚Ä¶",
        "src": "https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Jul 4, 2019"
    },
    {
        "info": "FPGA HDL Sources.",
        "src": "https://github.com/ddk/ddk-fpga/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Jun 24, 2014"
    },
    {
        "info": "This is mainly a simulation library of xilinx primitives that are verilator compatible.",
        "src": "https://github.com/dirjud/Nitro-Parts-lib-Xilinx/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Jul 15"
    },
    {
        "info": "Pwn2Win 2020 Challenges",
        "src": "https://github.com/pwn2winctf/challenges-2020/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "on May 7, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/xiedidan/ft232h-core/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Dec 5, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Aug 4, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/shubhi704/APB-Protocol/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.",
        "src": "https://github.com/erihsu/INT_FP_MAC/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Sep 27, 2020"
    },
    {
        "info": "Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)",
        "src": "https://github.com/hankshyu/ICLab-2023/archive/refs/heads/master.zip",
        "stars": "93",
        "updated": "on Sep 9"
    },
    {
        "info": "tf530",
        "src": "https://github.com/mczero80/tf530/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on May 16, 2018"
    },
    {
        "info": "Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit",
        "src": "https://github.com/SySS-Research/icestick-glitcher/archive/refs/heads/master.zip",
        "stars": "55",
        "updated": "on Jan 30, 2020"
    },
    {
        "info": "Synthesizable and Parameterized Cache Controller in Verilog",
        "src": "https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Jun 13, 2023"
    },
    {
        "info": "Port of Amber ARM Core project to Marsohod2 platform",
        "src": "https://github.com/marsohod4you/Amber-Marsohod2/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Dec 4, 2019"
    },
    {
        "info": "SVM Gaussian Classifier of 30x30 greyscale image on Verilog",
        "src": "https://github.com/Ryoma1129/SVM-Gaussian-Classification-FPGA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Dec 27, 2016"
    },
    {
        "info": "tinyVision.ai Vision & Sensor FPGA System on Module",
        "src": "https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Jun 23, 2021"
    },
    {
        "info": "Repository to hold fabscalar project and simulations",
        "src": "https://github.com/tylerjaywilson/fabscalar/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 17, 2015"
    },
    {
        "info": "An infrastructure for inline acceleration of network applications",
        "src": "https://github.com/acsl-technion/nica/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 25, 2021"
    },
    {
        "info": "This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk",
        "src": "https://github.com/FPGA-Research-Manchester/eFPGA---RTL-to-GDS-with-SKY130/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Jun 2, 2021"
    },
    {
        "info": "SDR Micron USB receiver",
        "src": "https://github.com/Dfinitski/SDR-Micron/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 9, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/embmicro/book-examples/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Mar 9, 2017"
    },
    {
        "info": "SPI-Flash XIP Interface (Verilog)",
        "src": "https://github.com/ultraembedded/core_spiflash/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Oct 24, 2021"
    },
    {
        "info": "The Tower of Druaga for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-Druaga_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Oct 8"
    },
    {
        "info": "CHIP-8 console on FPGA",
        "src": "https://github.com/pwmarcz/fpga-chip8/archive/refs/heads/master.zip",
        "stars": "188",
        "updated": "on Dec 16, 2018"
    },
    {
        "info": "Â§öÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞",
        "src": "https://github.com/Phomu/MutliCycleCPU/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 26, 2018"
    },
    {
        "info": "SDR Micron USB receiver",
        "src": "https://github.com/Dfinitski/SDR-Micron/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 9, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/embmicro/book-examples/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Mar 9, 2017"
    },
    {
        "info": "SPI-Flash XIP Interface (Verilog)",
        "src": "https://github.com/ultraembedded/core_spiflash/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Oct 24, 2021"
    },
    {
        "info": "The Tower of Druaga for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-Druaga_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Oct 8"
    },
    {
        "info": "CHIP-8 console on FPGA",
        "src": "https://github.com/pwmarcz/fpga-chip8/archive/refs/heads/master.zip",
        "stars": "188",
        "updated": "on Dec 16, 2018"
    },
    {
        "info": "Â§öÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞",
        "src": "https://github.com/Phomu/MutliCycleCPU/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 26, 2018"
    },
    {
        "info": "CompArch Lab 2: SPI Memory",
        "src": "https://github.com/CompArchFA17/Lab2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Dec 13, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/SeedVGP/RISC_Prathama/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Apr 20, 2022"
    },
    {
        "info": "Spatial: \"Specify Parameterized Accelerators Through Inordinately Abstract Language\"",
        "src": "https://github.com/stanford-ppl/spatial-lang/archive/refs/heads/master.zip",
        "stars": "100",
        "updated": "on Nov 14, 2018"
    },
    {
        "info": "Digital Interpolation Techniques Applied to Digital Signal Processing",
        "src": "https://github.com/ZipCPU/interpolation/archive/refs/heads/master.zip",
        "stars": "55",
        "updated": "on Jun 24"
    },
    {
        "info": "Spatial: \"Specify Parameterized Accelerators Through Inordinately Abstract Language\"",
        "src": "https://github.com/stanford-ppl/spatial-lang/archive/refs/heads/master.zip",
        "stars": "100",
        "updated": "on Nov 14, 2018"
    },
    {
        "info": "Digital Interpolation Techniques Applied to Digital Signal Processing",
        "src": "https://github.com/ZipCPU/interpolation/archive/refs/heads/master.zip",
        "stars": "55",
        "updated": "on Jun 24"
    },
    {
        "info": "",
        "src": "https://github.com/xiedidan/ft232h-core/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Dec 5, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Aug 4, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/shubhi704/APB-Protocol/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.",
        "src": "https://github.com/erihsu/INT_FP_MAC/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Sep 27, 2020"
    },
    {
        "info": "Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)",
        "src": "https://github.com/hankshyu/ICLab-2023/archive/refs/heads/master.zip",
        "stars": "93",
        "updated": "on Sep 9"
    },
    {
        "info": "tf530",
        "src": "https://github.com/mczero80/tf530/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on May 16, 2018"
    },
    {
        "info": "SVM Gaussian Classifier of 30x30 greyscale image on Verilog",
        "src": "https://github.com/Ryoma1129/SVM-Gaussian-Classification-FPGA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Dec 27, 2016"
    },
    {
        "info": "DivTIESUS is a SD/MMC interface for the ZX Spectrum, compatible with ESXDOS. It is not a clone of Mario Pratto's DivMMC.",
        "src": "https://github.com/mcleod-ideafix/divtiesus/archive/refs/heads/master.zip",
        "stars": "40",
        "updated": "on Jan 23"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/Vector-06C_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on May 24"
    },
    {
        "info": "Commodore PET for MiSTer",
        "src": "https://github.com/MiSTer-devel/PET2001_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 28"
    },
    {
        "info": "IP Catalog for Raptor.",
        "src": "https://github.com/os-fpga/IP_Catalog/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "14 days ago"
    },
    {
        "info": "A simple Verilog SPI master / slave implementation featuring all 4 modes.",
        "src": "https://github.com/janschiefer/verilog_spi/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Dec 7, 2020"
    },
    {
        "info": "Learning how to make a RISC-V",
        "src": "https://github.com/racerxdl/riskow/archive/refs/heads/master.zip",
        "stars": "133",
        "updated": "on May 9, 2021"
    },
    {
        "info": "Dummy FPGA core to display menu at startup",
        "src": "https://github.com/JPeMu/Menu_MIST/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 28, 2016"
    },
    {
        "info": "1„ÄÅXY2-100ÂçèËÆÆÁöÑËß£ÊûêÔºõ2„ÄÅÊåØÈïúX„ÄÅYÁîµÊú∫ËÑâÂÜ≤ÁöÑÁîüÊàêÔºõ3„ÄÅÁºñÁ†ÅÂô®Êï∞ÊçÆÈááÈõÜ„ÄÇ",
        "src": "https://github.com/412910609/galvoMC/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Aug 5, 2020"
    },
    {
        "info": "A set of small Verilog projects, to simulate and implement on FPGA development boards",
        "src": "https://github.com/jeras/fpga-hdl/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Mar 5, 2018"
    },
    {
        "info": "Wraps the NVDLA project for Chipyard integration",
        "src": "https://github.com/ucb-bar/nvdla-wrapper/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Mar 11"
    },
    {
        "info": "Nintendo Gameboy core",
        "src": "https://github.com/mist-devel/gameboy/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Mar 27"
    },
    {
        "info": "reference block design for the ASAP7nm library in Cadence Innovus",
        "src": "https://github.com/Centre-for-Hardware-Security/asap7_reference_design/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Jun 25"
    },
    {
        "info": "Verilog Code for a JPEG Decoder",
        "src": "https://github.com/jdocampom/JPEG-Decoder/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Mar 7, 2018"
    },
    {
        "info": "2023ÈõÜÂàõËµõÂõΩ‰∫åÔºåÁ¥´ÂÖâÂêåÂàõÊùØ„ÄÇÂü∫‰∫éËÑâÂä®ÈòµÂàóÂÜôÁöÑ‰∏Ä‰∏™ÁÆÄÂçïÁöÑÂç∑ÁßØÂ±ÇÂä†ÈÄüÂô®ÔºåÊîØÊåÅyolov3-tinyÁöÑÁ¨¨‰∏ÄÂ±ÇÂç∑ÁßØÂ±ÇËÆ°ÁÆóÔºåÂèØÊ†πÊçÆFPGAÁ´ØDSPËµÑÊ∫êÁÅµÊ¥ªË∞ÉÊï¥ËÑâÂä®ÈòµÂàóÁöÑÁªìÊûÑ‰ª•ÂÆûÁé∞‰∏çÂêåÁöÑËÆ°ÁÆóÊïàÁéá„ÄÇ",
        "src": "https://github.com/GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array/archive/refs/heads/master.zip",
        "stars": "128",
        "updated": "on Nov 3"
    },
    {
        "info": "Wishbone controlled I2C controllers",
        "src": "https://github.com/ZipCPU/wbi2c/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Nov 12"
    },
    {
        "info": "Comprehensive hardware library in Verilog for hardware primitives",
        "src": "https://github.com/ERC-IIITH/Verilog-Library/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 30, 2021"
    },
    {
        "info": "Implementation Of A FPGA Miner Using The Whirlpool Hashing Algorithm",
        "src": "https://github.com/xCoreDev/whirlpool-fpga-miner/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Sep 9, 2015"
    },
    {
        "info": "RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.",
        "src": "https://github.com/isuckatdrifting/FusionAccel/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Jan 9, 2020"
    },
    {
        "info": "Repository to store all design and testbench files for Senior Design",
        "src": "https://github.com/Crimsonninja/senior_design_puf/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 16, 2020"
    },
    {
        "info": "ÂºÇÊ≠•FIFOÁöÑÂÜÖÈÉ®ÂÆûÁé∞",
        "src": "https://github.com/zhangkunming0216/FIFO_-asynchronous/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 26, 2018"
    },
    {
        "info": "Must-have verilog systemverilog modules",
        "src": "https://github.com/suisuisi/basic_systemverilog/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on May 1, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/open-design/riscv-soc-cores/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Apr 4, 2021"
    },
    {
        "info": "Fork of OpenCores jpegencode with Cocotb testbench",
        "src": "https://github.com/chiggs/oc_jpegencode/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Sep 5, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/FPGA-Networking/HyperParser/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Verilog uart receiver and transmitter modules for De0 Nano",
        "src": "https://github.com/stffrdhrn/uart/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Oct 24, 2014"
    },
    {
        "info": "Âü∫‰∫éXilinx Basys3ÁöÑÂù¶ÂÖãÂ§ßÊàòÊ∏∏ÊàèÂíåË¥™ÂêÉËõáÊ∏∏Êàè",
        "src": "https://github.com/Zero-GGZ/FPGA-Games/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 21, 2019"
    },
    {
        "info": "A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs",
        "src": "https://github.com/someone755/ddr3-controller/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/OSCPU/yosys-sta/archive/refs/heads/master.zip",
        "stars": "46",
        "updated": "on Jul 16"
    },
    {
        "info": "",
        "src": "https://github.com/sandy2008/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 19, 2018"
    },
    {
        "info": "Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency",
        "src": "https://github.com/zhaishaomin/ring_network-based-multicore-/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Aug 28, 2016"
    },
    {
        "info": "Mirror of USRP FPGA code for those with the GIT protocol blocked by their firewall",
        "src": "https://github.com/etschneider/usrp-fpga-inband/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Sep 1, 2010"
    },
    {
        "info": "",
        "src": "https://github.com/FPGA-Networking/HyperParser/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Verilog uart receiver and transmitter modules for De0 Nano",
        "src": "https://github.com/stffrdhrn/uart/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Oct 24, 2014"
    },
    {
        "info": "Âü∫‰∫éXilinx Basys3ÁöÑÂù¶ÂÖãÂ§ßÊàòÊ∏∏ÊàèÂíåË¥™ÂêÉËõáÊ∏∏Êàè",
        "src": "https://github.com/Zero-GGZ/FPGA-Games/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 21, 2019"
    },
    {
        "info": "A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs",
        "src": "https://github.com/someone755/ddr3-controller/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/OSCPU/yosys-sta/archive/refs/heads/master.zip",
        "stars": "46",
        "updated": "on Jul 16"
    },
    {
        "info": "A simple DDR3 memory controller",
        "src": "https://github.com/buttercutter/DDR/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jan 9, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/sandy2008/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 19, 2018"
    },
    {
        "info": "Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency",
        "src": "https://github.com/zhaishaomin/ring_network-based-multicore-/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Aug 28, 2016"
    },
    {
        "info": "Mirror of USRP FPGA code for those with the GIT protocol blocked by their firewall",
        "src": "https://github.com/etschneider/usrp-fpga-inband/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Sep 1, 2010"
    },
    {
        "info": "",
        "src": "https://github.com/google/yaricv32/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Jan 8, 2018"
    },
    {
        "info": "XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer.",
        "src": "https://github.com/kooscode/srgh-matrix-trinity/archive/refs/heads/master.zip",
        "stars": "94",
        "updated": "on Jan 25"
    },
    {
        "info": "Decred FPGA Miner Demo For Spartan LX9 Chip",
        "src": "https://github.com/Retord/Decred_LX9/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Feb 25, 2016"
    },
    {
        "info": "An OpenFlow implementation for the NetFPGA-10G card",
        "src": "https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 18, 2015"
    },
    {
        "info": "32-bit RISC processor",
        "src": "https://github.com/jbush001/RISC-Processor/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 7, 2019"
    },
    {
        "info": "Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker",
        "src": "https://github.com/smunaut/iCE40linux/archive/refs/heads/master.zip",
        "stars": "94",
        "updated": "on Feb 17, 2023"
    },
    {
        "info": "RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System",
        "src": "https://github.com/whutddk/RiftCore/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Sep 21, 2022"
    },
    {
        "info": "Reference Designs for ONetSwitch30",
        "src": "https://github.com/MeshSr/onetswitch30/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Dec 17, 2015"
    },
    {
        "info": "Template project for the Zero to ASIC course group ASIC application",
        "src": "https://github.com/mattvenn/wrapped_project_template/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Jan 3, 2023"
    },
    {
        "info": "CompArch Lab 2: SPI Memory",
        "src": "https://github.com/CompArchFA18/Lab2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Oct 5, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/open-design/riscv-soc-cores/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Apr 4, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/gyurco/Next186/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Feb 2"
    },
    {
        "info": "Verilog lab material for ELEC50010 class",
        "src": "https://github.com/m8pple/elec50010-2020-verilog-lab/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Nov 3, 2020"
    },
    {
        "info": "EDA physical synthesis optimization kit",
        "src": "https://github.com/scale-lab/OpenPhySyn/archive/refs/heads/master.zip",
        "stars": "50",
        "updated": "on Nov 13, 2023"
    },
    {
        "info": "- Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA",
        "src": "https://github.com/cudnn/USBtoMIPI/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Jul 18, 2017"
    },
    {
        "info": "Common modules for cores",
        "src": "https://github.com/mist-devel/mist-modules/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "25 days ago"
    },
    {
        "info": "XCrypto: a cryptographic ISE for RISC-V",
        "src": "https://github.com/scarv/xcrypto/archive/refs/heads/master.zip",
        "stars": "92",
        "updated": "on Jan 5, 2023"
    },
    {
        "info": "The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde‚Ä¶",
        "src": "https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System/archive/refs/heads/master.zip",
        "stars": "66",
        "updated": "on Apr 25"
    },
    {
        "info": "CompArch Lab 0: Full Adder on FPGA",
        "src": "https://github.com/CompArchFA18/Lab0/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Sep 21, 2018"
    },
    {
        "info": "Spring term two-week FPGA lab for EIE students",
        "src": "https://github.com/m8pple/eie1_fpga_lab/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Feb 10, 2017"
    },
    {
        "info": "A softcore microprocessor of MIPS32 architecture.",
        "src": "https://github.com/RickyTino/MangoMIPS32/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Jun 28"
    },
    {
        "info": "An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board.",
        "src": "https://github.com/jonthomasson/Spartan-Mini-NES/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Mar 15, 2018"
    },
    {
        "info": "Documents for ARM",
        "src": "https://github.com/hyf6661669/ARM_documents/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Oct 22"
    },
    {
        "info": "Repository to run extensive tests on the FPGA interchange format",
        "src": "https://github.com/chipsalliance/fpga-interchange-tests/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Apr 2, 2023"
    },
    {
        "info": "MiSTer Port of Game and Watch Games",
        "src": "https://github.com/MiSTer-devel/GnW_MiSTer/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Jun 18, 2022"
    },
    {
        "info": "‚öôHardware Synthesis Laboratory Using Verilog",
        "src": "https://github.com/tongplw/HW-Syn-Lab/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on May 10, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/alvislin/CortexM3_SoC/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Aug 24, 2019"
    },
    {
        "info": "Verilog clone of YM2149",
        "src": "https://github.com/jotego/jt49/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "12 days ago"
    },
    {
        "info": "Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ‚Ä¶",
        "src": "https://github.com/akilm/FPU-IEEE-754/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Aug 10"
    },
    {
        "info": "FPGA based motion controller for RepRap style 3D printers",
        "src": "https://github.com/sevikkk/VP2motion/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 6, 2013"
    },
    {
        "info": "FPGA",
        "src": "https://github.com/yanggui19891007/CNN-On-FPGA/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jun 2, 2020"
    },
    {
        "info": "2023ÈõÜÂàõËµõÂõΩ‰∫åÔºåÁ¥´ÂÖâÂêåÂàõÊùØ„ÄÇÂü∫‰∫éËÑâÂä®ÈòµÂàóÂÜôÁöÑ‰∏Ä‰∏™ÁÆÄÂçïÁöÑÂç∑ÁßØÂ±ÇÂä†ÈÄüÂô®ÔºåÊîØÊåÅyolov3-tinyÁöÑÁ¨¨‰∏ÄÂ±ÇÂç∑ÁßØÂ±ÇËÆ°ÁÆóÔºåÂèØÊ†πÊçÆFPGAÁ´ØDSPËµÑÊ∫êÁÅµÊ¥ªË∞ÉÊï¥ËÑâÂä®ÈòµÂàóÁöÑÁªìÊûÑ‰ª•ÂÆûÁé∞‰∏çÂêåÁöÑËÆ°ÁÆóÊïàÁéá„ÄÇ",
        "src": "https://github.com/GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array/archive/refs/heads/master.zip",
        "stars": "128",
        "updated": "on Nov 3"
    },
    {
        "info": "Wishbone controlled I2C controllers",
        "src": "https://github.com/ZipCPU/wbi2c/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Nov 12"
    },
    {
        "info": "",
        "src": "https://github.com/mohamedel3attar/Mips-Pipeline-Verilog-Design/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Dec 4, 2017"
    },
    {
        "info": "Verilog cache implementation of 4-way FIFO 16k Cache",
        "src": "https://github.com/xdesigns/4way-cache/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Dec 8, 2012"
    },
    {
        "info": "Comprehensive hardware library in Verilog for hardware primitives",
        "src": "https://github.com/ERC-IIITH/Verilog-Library/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 30, 2021"
    },
    {
        "info": "Implementation Of A FPGA Miner Using The Whirlpool Hashing Algorithm",
        "src": "https://github.com/xCoreDev/whirlpool-fpga-miner/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Sep 9, 2015"
    },
    {
        "info": "RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.",
        "src": "https://github.com/isuckatdrifting/FusionAccel/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Jan 9, 2020"
    },
    {
        "info": "Repository to store all design and testbench files for Senior Design",
        "src": "https://github.com/Crimsonninja/senior_design_puf/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 16, 2020"
    },
    {
        "info": "ÂºÇÊ≠•FIFOÁöÑÂÜÖÈÉ®ÂÆûÁé∞",
        "src": "https://github.com/zhangkunming0216/FIFO_-asynchronous/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 26, 2018"
    },
    {
        "info": "Must-have verilog systemverilog modules",
        "src": "https://github.com/suisuisi/basic_systemverilog/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on May 1, 2022"
    },
    {
        "info": "A MIPS32 System-on-Chip for the DE0-Nano FPGA",
        "src": "https://github.com/grantae/mips32r1_soc_nano/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Sep 1, 2014"
    },
    {
        "info": "Logic Design Final Project SNUCSE",
        "src": "https://github.com/sally20921/LogicDesignFinalProject/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Aug 7, 2021"
    },
    {
        "info": "7 track standard cells for GF180MCU provided by GlobalFoundries.",
        "src": "https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs",
        "src": "https://github.com/AmeerAbdelhadi/Interleaved-Synthesizable-Synchronization-FIFOs/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 11, 2017"
    },
    {
        "info": "This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela‚Ä¶",
        "src": "https://github.com/mbaykenar/digital-logic-design/archive/refs/heads/master.zip",
        "stars": "46",
        "updated": "on Apr 5, 2023"
    },
    {
        "info": "Ê∏ÖËèØÂ§ßÂ≠∏ | Á©çÈ´îÈõªË∑ØË®≠Ë®àÂØ¶È©ó (IC LAB) | 110‰∏ä",
        "src": "https://github.com/kerryliukk/NTHU-ICLAB/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Oct 14, 2022"
    },
    {
        "info": "UESTC-Èõ∑Ëææ‰ø°Âè∑‰∫ßÁîü‰∏éÂ§ÑÁêÜÁöÑËÆæËÆ°‰∏éÈ™åËØÅ",
        "src": "https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 6, 2019"
    },
    {
        "info": "IBM PC Compatible SoC for a commercially available FPGA board",
        "src": "https://github.com/archlabo/Frix/archive/refs/heads/master.zip",
        "stars": "68",
        "updated": "on Oct 26, 2016"
    },
    {
        "info": "SPI Memory",
        "src": "https://github.com/CompArchFA16/Lab2/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 3, 2016"
    },
    {
        "info": "Parallax Inc. Propeller micro-controller HDL.",
        "src": "https://github.com/ZiCog/P8X32A_Emulation/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Jul 31, 2015"
    },
    {
        "info": "Wraps the NVDLA project for Chipyard integration",
        "src": "https://github.com/ucb-bar/nvdla-wrapper/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Mar 11"
    },
    {
        "info": "Nintendo Gameboy core",
        "src": "https://github.com/mist-devel/gameboy/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Mar 27"
    },
    {
        "info": "",
        "src": "https://github.com/Digilent/Basys-3-Abacus/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 21, 2020"
    },
    {
        "info": "A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.",
        "src": "https://github.com/ZiyangYE/General-Slow-DDR3-Interface/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on May 7"
    },
    {
        "info": "Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic",
        "src": "https://github.com/amoudgl/iir-bandstop-filter/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on May 6, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/hello-eternity/Cyberrio/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Jun 3, 2023"
    },
    {
        "info": "A place to keep my synthesizable verilog examples.",
        "src": "https://github.com/JeffDeCola/my-verilog-examples/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Jul 10, 2023"
    },
    {
        "info": "Demo project for the Zero to ASIC Course.",
        "src": "https://github.com/mattvenn/wrapped_rgb_mixer/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Jan 4, 2023"
    },
    {
        "info": "experiments relating to the encapsulation of data within other data",
        "src": "https://github.com/mossmann/unambiguous-encapsulation/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Nov 3, 2014"
    },
    {
        "info": "Partial Reconfiguration Controller for Xilinx FPGAs",
        "src": "https://github.com/warclab/prcontrol/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Sep 13, 2012"
    },
    {
        "info": "Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices",
        "src": "https://github.com/SanjayRai/PCIE_AXI_BRIDGE/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 25, 2016"
    },
    {
        "info": "‚ù§Ô∏è This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI",
        "src": "https://github.com/Peefy/modulation_2ASK_QPSK/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 28, 2018"
    },
    {
        "info": "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.",
        "src": "https://github.com/tritechpw/Make-FPGA/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/Vector-06C_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on May 24"
    },
    {
        "info": "Commodore PET for MiSTer",
        "src": "https://github.com/MiSTer-devel/PET2001_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 28"
    },
    {
        "info": "IP Catalog for Raptor.",
        "src": "https://github.com/os-fpga/IP_Catalog/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "14 days ago"
    },
    {
        "info": "A simple Verilog SPI master / slave implementation featuring all 4 modes.",
        "src": "https://github.com/janschiefer/verilog_spi/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Dec 7, 2020"
    },
    {
        "info": "Learning how to make a RISC-V",
        "src": "https://github.com/racerxdl/riskow/archive/refs/heads/master.zip",
        "stars": "133",
        "updated": "on May 9, 2021"
    },
    {
        "info": "Dummy FPGA core to display menu at startup",
        "src": "https://github.com/JPeMu/Menu_MIST/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 28, 2016"
    },
    {
        "info": "1„ÄÅXY2-100ÂçèËÆÆÁöÑËß£ÊûêÔºõ2„ÄÅÊåØÈïúX„ÄÅYÁîµÊú∫ËÑâÂÜ≤ÁöÑÁîüÊàêÔºõ3„ÄÅÁºñÁ†ÅÂô®Êï∞ÊçÆÈááÈõÜ„ÄÇ",
        "src": "https://github.com/412910609/galvoMC/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Aug 5, 2020"
    },
    {
        "info": "‚ù§Ô∏è This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI",
        "src": "https://github.com/Peefy/modulation_2ASK_QPSK/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 28, 2018"
    },
    {
        "info": "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.",
        "src": "https://github.com/tritechpw/Make-FPGA/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/Vector-06C_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on May 24"
    },
    {
        "info": "Commodore PET for MiSTer",
        "src": "https://github.com/MiSTer-devel/PET2001_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 28"
    },
    {
        "info": "IP Catalog for Raptor.",
        "src": "https://github.com/os-fpga/IP_Catalog/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "14 days ago"
    },
    {
        "info": "A simple Verilog SPI master / slave implementation featuring all 4 modes.",
        "src": "https://github.com/janschiefer/verilog_spi/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Dec 7, 2020"
    },
    {
        "info": "Learning how to make a RISC-V",
        "src": "https://github.com/racerxdl/riskow/archive/refs/heads/master.zip",
        "stars": "133",
        "updated": "on May 9, 2021"
    },
    {
        "info": "Dummy FPGA core to display menu at startup",
        "src": "https://github.com/JPeMu/Menu_MIST/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 28, 2016"
    },
    {
        "info": "1„ÄÅXY2-100ÂçèËÆÆÁöÑËß£ÊûêÔºõ2„ÄÅÊåØÈïúX„ÄÅYÁîµÊú∫ËÑâÂÜ≤ÁöÑÁîüÊàêÔºõ3„ÄÅÁºñÁ†ÅÂô®Êï∞ÊçÆÈááÈõÜ„ÄÇ",
        "src": "https://github.com/412910609/galvoMC/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Aug 5, 2020"
    },
    {
        "info": "A set of small Verilog projects, to simulate and implement on FPGA development boards",
        "src": "https://github.com/jeras/fpga-hdl/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Mar 5, 2018"
    },
    {
        "info": "multiple functions vehicle bus",
        "src": "https://github.com/DGP1997/MVB/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Nov 13, 2018"
    },
    {
        "info": "This is a Verilog module to interface with WS2812-based LED strips.",
        "src": "https://github.com/dhrosa/ws2812-verilog/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Sep 9, 2019"
    },
    {
        "info": "Terriblefire TF1230",
        "src": "https://github.com/ogg1e/tf1230/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Oct 30, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Digilent/Zedboard-OLED/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 28, 2022"
    },
    {
        "info": "The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede‚Ä¶",
        "src": "https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 6, 2018"
    },
    {
        "info": "[Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol",
        "src": "https://github.com/yohanes-erwin/zynq7000/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Feb 22, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/tsnlab/npu/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 21"
    },
    {
        "info": "Collection of digital hardware modules & projects (benchmarks)",
        "src": "https://github.com/ispras/hdl-benchmarks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 14"
    },
    {
        "info": "Open-source thermal camera project",
        "src": "https://github.com/OVGN/OpenIRV/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jul 28, 2022"
    },
    {
        "info": "Advanced encryption standard implementation in verilog.",
        "src": "https://github.com/ahegazy/aes/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Oct 2, 2022"
    },
    {
        "info": "An implementation of Lightweight Secure Physically Unclonable Function.",
        "src": "https://github.com/pkpio/securePUF/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jul 18, 2014"
    },
    {
        "info": "This is a special mirror of UHD, intended for use by The Mathworks and its customers.",
        "src": "https://github.com/EttusResearch/UHD-Mirror/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Oct 15, 2013"
    },
    {
        "info": "Arcade Ghosts'n Goblins for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-GnG_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Feb 14, 2021"
    },
    {
        "info": "Collection of my presentations",
        "src": "https://github.com/Obijuan/myslides/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Aug 22, 2022"
    },
    {
        "info": "Homotopy theory in Coq.",
        "src": "https://github.com/andrejbauer/Homotopy/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Mar 26, 2011"
    },
    {
        "info": "HDL design for the lab",
        "src": "https://github.com/TopGun-DICD/hdldesign/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 6"
    },
    {
        "info": "Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.",
        "src": "https://github.com/linfenghuaster/Regex-FPGA/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Nov 24, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/chipsalliance/UHDM-integration-tests/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 2, 2023"
    },
    {
        "info": "DATC Robust Design Flow.",
        "src": "https://github.com/jinwookjungs/datc_robust_design_flow/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 21, 2020"
    },
    {
        "info": "Course webpage for the MSc ADIC lab on \"Mastering Digital Design\"",
        "src": "https://github.com/johnwickerson/mastering_digital_design/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Oct 18, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/tsnlab/npu/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 21"
    },
    {
        "info": "Collection of digital hardware modules & projects (benchmarks)",
        "src": "https://github.com/ispras/hdl-benchmarks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 14"
    },
    {
        "info": "Open-source thermal camera project",
        "src": "https://github.com/OVGN/OpenIRV/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jul 28, 2022"
    },
    {
        "info": "Advanced encryption standard implementation in verilog.",
        "src": "https://github.com/ahegazy/aes/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Oct 2, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/antmicro/openssd-nvme/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 10, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/programmable-scheduling/pifo-hardware/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Dec 24, 2015"
    },
    {
        "info": "Arcade: Rush'n Attack for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-RushnAttack_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jun 3"
    },
    {
        "info": "‰ΩøÁî®VerilogËÆæËÆ°ÁöÑÂ∏¶ÂõõËàç‰∫îÂÖ•ÂäüËÉΩÁöÑÊµÆÁÇπÂä†Ê≥ïÂô®",
        "src": "https://github.com/Biinngg/Floating-Point-Addition/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Dec 19, 2011"
    },
    {
        "info": "‰∏ÉË∑ØÂõæÂÉèÂú®FPGA‰∏≠ÂÆûÁé∞ÊãºÊé•Ôºå‰ª£Á†Å‰ºö‰∏çÊñ≠Ê∑ªÂä†ËøõÊù•„ÄÇ",
        "src": "https://github.com/mhhai/ImageStitchBasedOnFPGA/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Aug 17, 2021"
    },
    {
        "info": "[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)",
        "src": "https://github.com/GraphSAINT/GNN-ARCH/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Mar 30, 2021"
    },
    {
        "info": "Homotopy theory in Coq.",
        "src": "https://github.com/andrejbauer/Homotopy/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Mar 26, 2011"
    },
    {
        "info": "HDL design for the lab",
        "src": "https://github.com/TopGun-DICD/hdldesign/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 6"
    },
    {
        "info": "Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.",
        "src": "https://github.com/linfenghuaster/Regex-FPGA/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Nov 24, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/chipsalliance/UHDM-integration-tests/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 2, 2023"
    },
    {
        "info": "DATC Robust Design Flow.",
        "src": "https://github.com/jinwookjungs/datc_robust_design_flow/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 21, 2020"
    },
    {
        "info": "Course webpage for the MSc ADIC lab on \"Mastering Digital Design\"",
        "src": "https://github.com/johnwickerson/mastering_digital_design/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Oct 18, 2023"
    },
    {
        "info": "Verilog lab for 2021-22 Autumn term Instruction Architectures and Compilers",
        "src": "https://github.com/m8pple/elec50010-2021-verilog-lab/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Oct 30, 2021"
    },
    {
        "info": "RISC-V Rocket on the Digilent Zybo Board",
        "src": "https://github.com/pkorolov/zynq-fpga/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Aug 6, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/earthloong/VCU1525_Mining/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jul 8, 2018"
    },
    {
        "info": "Physics 332 at Winona State University",
        "src": "https://github.com/ntmoore/phys332_fall21/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Dec 1, 2021"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "FPGA implementation of SKLearn Random Forest",
        "src": "https://github.com/johnbensnyder/FPGA_random_forest/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Dec 12, 2016"
    },
    {
        "info": "Hardware implementation of the GIFT-128 lightweight block cipher",
        "src": "https://github.com/secworks/gift/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Aug 31, 2021"
    },
    {
        "info": "SNK NeoGeo core for the MiSTer platform",
        "src": "https://github.com/furrtek/Neogeo_MiSTer_old/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jun 15, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/akhilagrawal1001/UnderTheHood/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jul 24, 2022"
    },
    {
        "info": "A Repository for Electronics and Communication contributions",
        "src": "https://github.com/ishanagg2001/Hardware-modelling/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Oct 11, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/himanshu5-prog/vortexGPU/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 18, 2021"
    },
    {
        "info": "Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano",
        "src": "https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 10, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/dslu7733/verilog/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Mar 4, 2020"
    },
    {
        "info": "Collection of test cases for Yosys",
        "src": "https://github.com/YosysHQ/yosys-tests/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jan 4, 2022"
    },
    {
        "info": "SOC system using verilog on FPGA devices.",
        "src": "https://github.com/power-zhy/SystemOnFPGA/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jan 11, 2016"
    },
    {
        "info": "ÊéíÂ∫è verilog ÂÆûÁé∞",
        "src": "https://github.com/C-L-G/sort/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Jun 26, 2015"
    },
    {
        "info": "Submission template for Tiny Tapeout 8 - Analog and Mixed Signal Projects",
        "src": "https://github.com/TinyTapeout/tt08-analog-template/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jul 26"
    },
    {
        "info": "Arcade: Food Fight for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-FoodFight_MiSTer/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on May 27"
    },
    {
        "info": "Arcade: Atari Pong (1972) for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-Pong_MiSTer/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Jun 2"
    },
    {
        "info": "Raiden project",
        "src": "https://github.com/IBM/raiden/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Nov 7, 2021"
    },
    {
        "info": "USB capture IP",
        "src": "https://github.com/ultraembedded/core_usb_sniffer/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 6, 2020"
    },
    {
        "info": "practice configure AHB-Lite bus protocol",
        "src": "https://github.com/panicmarvin/cmsdk_ahb_busmatrix/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Mar 11, 2019"
    },
    {
        "info": "Project 2.2 Frequency counter",
        "src": "https://github.com/mattvenn/frequency_counter/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Feb 15, 2023"
    },
    {
        "info": "DDR3 function verification environment in UVM",
        "src": "https://github.com/praveenkhemalapure/DDR3-controller-verification/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "A Verilog implementation of the popular video game Tetris.",
        "src": "https://github.com/rfotino/verilog-tetris/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 28, 2015"
    },
    {
        "info": "fpga for utrasound mobile device",
        "src": "https://github.com/takeshineshiro/utrasound_mobile_fpga/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Aug 10, 2015"
    },
    {
        "info": "Arcade 1942 for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-1942_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jan 8, 2020"
    },
    {
        "info": "Hackaday Supercon 2019 Logic Noise Badge Workshop",
        "src": "https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2019"
    },
    {
        "info": "Double Dragon FPGA core",
        "src": "https://github.com/luishg/jtdd/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 25, 2020"
    },
    {
        "info": "This repo is basically where I dump all my verilog code used in my verilog course.",
        "src": "https://github.com/pranav-nb/verilog_tutorial/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Oct 31, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/Fabeltranm/lm32_SoC/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Oct 6, 2019"
    },
    {
        "info": "Altair8800_Mister",
        "src": "https://github.com/NEO-JAMMA/Altair8800_Mister/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Apr 1, 2019"
    },
    {
        "info": "The source code for the XTRX FPGA image",
        "src": "https://github.com/myriadrf/xtrx-fpga-source/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2022"
    },
    {
        "info": "This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.",
        "src": "https://github.com/merledu/OpenLane_Workshop/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Oct 23, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/RV-BOSC/OpenNoC/archive/refs/heads/master.zip",
        "stars": "69",
        "updated": "yesterday"
    },
    {
        "info": "Âü∫‰∫éFPGAÁöÑÂõæÂÉèÂ§ÑÁêÜÊ®°ÂùóÔºàÂá∫Ëá™‰∫écrazybingoÔºâÔºàÂ∞ÜÈÉ®ÂàÜIPÊç¢‰∏∫Á∫ØVerilogÁî®‰∫éË∑®Âπ≥Âè∞ÁßªÊ§çÔºâ",
        "src": "https://github.com/Nitcloud/Image_sim/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Apr 23, 2020"
    },
    {
        "info": "MiniMig for TurboChameleon64",
        "src": "https://github.com/cnvogelg/minimig_tc64/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Aug 26, 2013"
    },
    {
        "info": "An implementation of Lightweight Secure Physically Unclonable Function.",
        "src": "https://github.com/pkpio/securePUF/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jul 18, 2014"
    },
    {
        "info": "This is a special mirror of UHD, intended for use by The Mathworks and its customers.",
        "src": "https://github.com/EttusResearch/UHD-Mirror/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Oct 15, 2013"
    },
    {
        "info": "Arcade Ghosts'n Goblins for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-GnG_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Feb 14, 2021"
    },
    {
        "info": "Homotopy theory in Coq.",
        "src": "https://github.com/andrejbauer/Homotopy/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Mar 26, 2011"
    },
    {
        "info": "HDL design for the lab",
        "src": "https://github.com/TopGun-DICD/hdldesign/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 6"
    },
    {
        "info": "Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.",
        "src": "https://github.com/linfenghuaster/Regex-FPGA/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Nov 24, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/chipsalliance/UHDM-integration-tests/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Oct 2, 2023"
    },
    {
        "info": "‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - \"Five projects to better understand key principles of computer systems\", UCAS Spring 2017 Session",
        "src": "https://github.com/sailordiary/computer-systems-ucas/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Jun 24, 2017"
    },
    {
        "info": "Konami's Teenage Mutant Ninja Turtles for the MiSTer FPGA platform",
        "src": "https://github.com/furrtek/Arcade-TMNT_MiSTer/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 26, 2023"
    },
    {
        "info": "8MB FastRAM Board for the Amiga 500 & Amiga 500+",
        "src": "https://github.com/jgilcas/A500-8MB-FastRAM/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 12, 2019"
    },
    {
        "info": "Step by step tutorial for building CortexM0 SoC",
        "src": "https://github.com/flyjancy/CortexM0_SoC_Task/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Mar 29, 2022"
    },
    {
        "info": "Design files for the open-hardware NeoGeo MVS to AES converter",
        "src": "https://github.com/neogeodev/FusionConverter/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "19 days ago"
    },
    {
        "info": "TV80 Z80-compatible microprocessor",
        "src": "https://github.com/hutch31/tv80/archive/refs/heads/master.zip",
        "stars": "48",
        "updated": "on Apr 3, 2020"
    },
    {
        "info": "Flappy Bird written entirely in discreet logic for MiSTer",
        "src": "https://github.com/MiSTer-devel/FlappyBird_MiSTer/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Mar 4, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/WeiCheng14159/icc/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Mar 23, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/cyrozap/osdvu/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 4, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/FlyHighInSky/OFDM-on-FPGA/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Jun 15, 2022"
    },
    {
        "info": "fpga for utrasound mobile device",
        "src": "https://github.com/takeshineshiro/utrasound_mobile_fpga/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Aug 10, 2015"
    },
    {
        "info": "Arcade 1942 for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-1942_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jan 8, 2020"
    },
    {
        "info": "Hackaday Supercon 2019 Logic Noise Badge Workshop",
        "src": "https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2019"
    },
    {
        "info": "Double Dragon FPGA core",
        "src": "https://github.com/luishg/jtdd/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 25, 2020"
    },
    {
        "info": "This repo is basically where I dump all my verilog code used in my verilog course.",
        "src": "https://github.com/pranav-nb/verilog_tutorial/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Oct 31, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/Fabeltranm/lm32_SoC/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Oct 6, 2019"
    },
    {
        "info": "Altair8800_Mister",
        "src": "https://github.com/NEO-JAMMA/Altair8800_Mister/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Apr 1, 2019"
    },
    {
        "info": "The source code for the XTRX FPGA image",
        "src": "https://github.com/myriadrf/xtrx-fpga-source/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2022"
    },
    {
        "info": "This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.",
        "src": "https://github.com/merledu/OpenLane_Workshop/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Oct 23, 2021"
    },
    {
        "info": "We built the game \"Doodle Jump\" on the FPGA (UIUC ECE 385)",
        "src": "https://github.com/Geyuhao/DoodleJump-on-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 6"
    },
    {
        "info": "Verilog example programs for TinyFPGA",
        "src": "https://github.com/lawrie/tinyfpga_examples/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Nov 8, 2019"
    },
    {
        "info": "RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine",
        "src": "https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Mar 17, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/earthloong/VCU1525_Mining/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jul 8, 2018"
    },
    {
        "info": "Physics 332 at Winona State University",
        "src": "https://github.com/ntmoore/phys332_fall21/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Dec 1, 2021"
    },
    {
        "info": "Argo is a time-division multiplexing network-on-chip.",
        "src": "https://github.com/t-crest/argo/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Apr 3, 2023"
    },
    {
        "info": "‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - \"Five projects to better understand key principles of computer systems\", UCAS Spring 2017 Session",
        "src": "https://github.com/sailordiary/computer-systems-ucas/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Jun 24, 2017"
    },
    {
        "info": "Konami's Teenage Mutant Ninja Turtles for the MiSTer FPGA platform",
        "src": "https://github.com/furrtek/Arcade-TMNT_MiSTer/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 26, 2023"
    },
    {
        "info": "8MB FastRAM Board for the Amiga 500 & Amiga 500+",
        "src": "https://github.com/jgilcas/A500-8MB-FastRAM/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 12, 2019"
    },
    {
        "info": "Step by step tutorial for building CortexM0 SoC",
        "src": "https://github.com/flyjancy/CortexM0_SoC_Task/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Mar 29, 2022"
    },
    {
        "info": "Design files for the open-hardware NeoGeo MVS to AES converter",
        "src": "https://github.com/neogeodev/FusionConverter/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "19 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/bluespec/Accel_AES/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 1, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/dsdnu/zynet/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 10, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/thiemchu/dram-arty-a7/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Verilog code of Loongson's GS132 core",
        "src": "https://github.com/FlyGoat/cpu_gs132/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Dec 19, 2019"
    },
    {
        "info": "cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library",
        "src": "https://github.com/ucdrstdenis/cdsAsync/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 10, 2019"
    },
    {
        "info": "Running AES on OpenROAD Cloud",
        "src": "https://github.com/OpenROAD-Cloud/aes/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jun 26, 2020"
    },
    {
        "info": "MD5 core in verilog",
        "src": "https://github.com/stass/md5_core/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on May 1, 2012"
    },
    {
        "info": "Default project plus project creator for Terasic's DE0 Altera Cyclone III Development Boards",
        "src": "https://github.com/thomasrussellmurphy/quartus-DE0-project/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jul 25, 2015"
    },
    {
        "info": "[abandoned fork] OpenRISC Reference Platform SoC",
        "src": "https://github.com/lgeek/orpsoc/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Mar 9, 2012"
    },
    {
        "info": "",
        "src": "https://github.com/amungo/nut8nt-gateware/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Apr 20, 2022"
    },
    {
        "info": "Berzerk Arcade Game",
        "src": "https://github.com/MiSTer-devel/Arcade-Berzerk_MiSTer/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Jul 15"
    },
    {
        "info": "Homework for Rendszerarchitekturak with Feher B√©la & Wacha Gabor :)",
        "src": "https://github.com/raczben/AXI2SPI-bridge/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on May 2, 2016"
    },
    {
        "info": "CNN on Artix-7 FPGA to perform pattern detection from a pool of objects",
        "src": "https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Sep 12, 2018"
    },
    {
        "info": "A Commodore PET in an Artix-7 FPGA.",
        "src": "https://github.com/skibo/Pet2001_Arty/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Nov 2"
    },
    {
        "info": "",
        "src": "https://github.com/IObundle/iob-vexriscv/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Oct 29"
    },
    {
        "info": "To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla‚Ä¶",
        "src": "https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 24, 2020"
    },
    {
        "info": "100 MB/s Ethernet MAC Layer Switch",
        "src": "https://github.com/freecores/mac_layer_switch/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "verilogÂÆûÁé∞TPU‰∏≠ÁöÑËÑâÂä®ÈòµÂàóËÆ°ÁÆóÂç∑ÁßØÁöÑmodule",
        "src": "https://github.com/Dazhuzhu-github/systolic-array/archive/refs/heads/master.zip",
        "stars": "72",
        "updated": "on Dec 16, 2021"
    },
    {
        "info": "PaserTech PaskiSoC ‰∏Ä‰∏™‰ΩéÊàêÊú¨ÁöÑriscv socÂÆûÁé∞, ÊîØÊåÅ32bit linux with mmu",
        "src": "https://github.com/Angelic47/PaskiSoC/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on May 31, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/bu-ec311-fall2022/EC311_Lab2_Template/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Nov 4, 2022"
    },
    {
        "info": "[abandoned fork] OpenRISC Reference Platform SoC",
        "src": "https://github.com/lgeek/orpsoc/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Mar 9, 2012"
    },
    {
        "info": "",
        "src": "https://github.com/amungo/nut8nt-gateware/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Apr 20, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/alinxalinx/AX4010/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 30, 2018"
    },
    {
        "info": "Digital Design Express Course",
        "src": "https://github.com/zhelnio/ddec/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 11, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/syibin/UVM-related-topics/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on May 27, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/tmatsuya/wiki/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Mar 26, 2017"
    },
    {
        "info": "Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog",
        "src": "https://github.com/ayzk/Simulator_CPU/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Mar 11, 2021"
    },
    {
        "info": "A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators",
        "src": "https://github.com/siamumar/BIST_PUF_TRNG/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 24, 2017"
    },
    {
        "info": "Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...",
        "src": "https://github.com/somhi/FlappyBird/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Aug 4, 2023"
    },
    {
        "info": "A VerilogHDL MCU Core based ARMv6 Cortex-M0",
        "src": "https://github.com/sunyata000/PODES-M0O/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jan 31, 2020"
    },
    {
        "info": "We built the game \"Doodle Jump\" on the FPGA (UIUC ECE 385)",
        "src": "https://github.com/Geyuhao/DoodleJump-on-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 6"
    },
    {
        "info": "This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.",
        "src": "https://github.com/Efinix-Inc/xyloni/archive/refs/heads/master.zip",
        "stars": "40",
        "updated": "on Jan 16, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/0616ygh/GreenRio2/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Nov 25, 2022"
    },
    {
        "info": "TinyTapeout-01 submission repo",
        "src": "https://github.com/TinyTapeout/tinytapeout-mpw7/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 28, 2022"
    },
    {
        "info": "OpenTSN3.4ÂºÄÊ∫êÈ°πÁõÆÁöÑÊñ∞ÁâπÊÄßÔºöÔºà1Ôºâ‰∫§Êç¢Âπ≥Èù¢Ê∑±Â∫¶Ëß£ËÄ¶ÔºåÁ°¨‰ª∂‰ª£Á†ÅÁî±TSSÔºàÊó∂Èó¥ÊïèÊÑü‰∫§Êç¢ÔºâÔºåHCPÔºàÁ°¨‰ª∂ÊéßÂà∂ÁÇπÔºâÂíåOSMACÔºàOpensync MACÔºâÂÆûÁé∞„ÄÇÔºà2ÔºâÈõÜÊàê‰∫ÜOpensyncÂºÄÊ∫êÂÆûÁé∞ÔºåÊîØÊåÅ802.1ASÂíåAS6802‰∏§ÁßçÊó∂Èó¥ÂêåÊ≠•ÂçèËÆÆÔºõÔºà3ÔºâÈõÜÊàê‰∫ÜTSNÁ°¨‰ª∂‰ªø‚Ä¶",
        "src": "https://github.com/fast-codesign/OpenTSN3.4/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 13, 2022"
    },
    {
        "info": "High Speed Data Acquisition over HDMI - FPGA implementation",
        "src": "https://github.com/steve-m/hsdaoh-fpga/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "13 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/mohamedAlmorsi/snake-game-FPGA-Verilog/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Apr 19, 2017"
    },
    {
        "info": "Tiny ASIC implementation for \"The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits\" matrix multiplication unit",
        "src": "https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul/archive/refs/heads/master.zip",
        "stars": "114",
        "updated": "on Apr 19"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "FPGA implementation of SKLearn Random Forest",
        "src": "https://github.com/johnbensnyder/FPGA_random_forest/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Dec 12, 2016"
    },
    {
        "info": "Tiny ASIC implementation for \"The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits\" matrix multiplication unit",
        "src": "https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul/archive/refs/heads/master.zip",
        "stars": "114",
        "updated": "on Apr 19"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "FPGA implementation of SKLearn Random Forest",
        "src": "https://github.com/johnbensnyder/FPGA_random_forest/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Dec 12, 2016"
    },
    {
        "info": "Hardware implementation of the GIFT-128 lightweight block cipher",
        "src": "https://github.com/secworks/gift/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Aug 31, 2021"
    },
    {
        "info": "SNK NeoGeo core for the MiSTer platform",
        "src": "https://github.com/furrtek/Neogeo_MiSTer_old/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jun 15, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/akhilagrawal1001/UnderTheHood/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jul 24, 2022"
    },
    {
        "info": "A Repository for Electronics and Communication contributions",
        "src": "https://github.com/ishanagg2001/Hardware-modelling/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Oct 11, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/himanshu5-prog/vortexGPU/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 18, 2021"
    },
    {
        "info": "Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano",
        "src": "https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 10, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/dslu7733/verilog/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Mar 4, 2020"
    },
    {
        "info": "USB 1.1 Host and Function IP core",
        "src": "https://github.com/freecores/usbhostslave/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.",
        "src": "https://github.com/kavinr/Sorting/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Nov 22, 2015"
    },
    {
        "info": "I2C Slave",
        "src": "https://github.com/freecores/i2cslave/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Notes for Colorlight-5A-75B.",
        "src": "https://github.com/kholia/Colorlight-5A-75B/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "26 days ago"
    },
    {
        "info": "Analogue-Amiga",
        "src": "https://github.com/Mazamars312/Analogue-Amiga/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Feb 5"
    },
    {
        "info": "fpgaË∑ësobelËØÜÂà´ÁÆóÊ≥ï",
        "src": "https://github.com/xiesicong/fpga_sobel_ov5640_hdmi/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 15, 2021"
    },
    {
        "info": "Verilog - Classic Snake arcade game for FPGA (Spartan6) by Oliver Baverstam and Clement Su",
        "src": "https://github.com/ClementSu/Snake--Verilog-/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Feb 21, 2014"
    },
    {
        "info": "Design implementation of the RV32I Core in Verilog HDL with Zicsr extension",
        "src": "https://github.com/AngeloJacobo/RISC-V/archive/refs/heads/master.zip",
        "stars": "74",
        "updated": "on Dec 17, 2023"
    },
    {
        "info": "This repository contains the implementation of an image recognition model using a Convolutional Neural Network (CNN). The primary goal of‚Ä¶",
        "src": "https://github.com/vaibruce/Image_Recognition_Using_CNN_In_Verilog/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "3 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/yuri-panchul/2015-examples/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Apr 16, 2017"
    },
    {
        "info": "",
        "src": "https://github.com/mohamedAlmorsi/snake-game-FPGA-Verilog/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Apr 19, 2017"
    },
    {
        "info": "Tiny ASIC implementation for \"The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits\" matrix multiplication unit",
        "src": "https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul/archive/refs/heads/master.zip",
        "stars": "114",
        "updated": "on Apr 19"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "FPGA implementation of SKLearn Random Forest",
        "src": "https://github.com/johnbensnyder/FPGA_random_forest/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Dec 12, 2016"
    },
    {
        "info": "Hardware implementation of the GIFT-128 lightweight block cipher",
        "src": "https://github.com/secworks/gift/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Aug 31, 2021"
    },
    {
        "info": "SNK NeoGeo core for the MiSTer platform",
        "src": "https://github.com/furrtek/Neogeo_MiSTer_old/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jun 15, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/akhilagrawal1001/UnderTheHood/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jul 24, 2022"
    },
    {
        "info": "A Repository for Electronics and Communication contributions",
        "src": "https://github.com/ishanagg2001/Hardware-modelling/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Oct 11, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/himanshu5-prog/vortexGPU/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 18, 2021"
    },
    {
        "info": "Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano",
        "src": "https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 10, 2021"
    },
    {
        "info": "Two Level Cache Controller implementation in Verilog HDL",
        "src": "https://github.com/omega-rg/Cache-Controller/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Jul 9, 2020"
    },
    {
        "info": "UVM examples",
        "src": "https://github.com/jinz2014/UVM/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on May 1, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/tayler-hetherington/dnn-sim/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 10, 2016"
    },
    {
        "info": "The Original Nintendo Gameboy in Verilog",
        "src": "https://github.com/geky/gb/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Dec 12, 2014"
    },
    {
        "info": "mor1kx OpenRISC generic test harness support verilator and iverilog",
        "src": "https://github.com/stffrdhrn/mor1kx-generic/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Aug 19"
    },
    {
        "info": "This is a simple UART echo test for the iCEstick Evaluation Kit",
        "src": "https://github.com/cyrozap/iCEstick-UART-Demo/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Dec 30, 2018"
    },
    {
        "info": "Arrow SoCKit development kit by Terasic based on Intel¬Æ Cyclone V SoC FPGA",
        "src": "https://github.com/SoCFPGA-learning/SoCKit/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "SGMII",
        "src": "https://github.com/freecores/sgmii/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/bluespec/Accel_AES/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 1, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/dsdnu/zynet/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 10, 2020"
    },
    {
        "info": "This repository contains a synthesizable Verilog code for L1 cache and Directory +L2 cache. The project is done as part of the course wor‚Ä¶",
        "src": "https://github.com/harsha1304/Directory-based-cache/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on May 10, 2016"
    },
    {
        "info": "A library of FPGA designs and re-usable modules for I/O and internal connectivity in SpiNNaker systems.",
        "src": "https://github.com/SpiNNakerManchester/spio/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Aug 18, 2023"
    },
    {
        "info": "Real Time Digital Video Stabilization project for ECE532S 2012 at the Univeristy of Toronto",
        "src": "https://github.com/kmurray/dv_stab/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Apr 6, 2012"
    },
    {
        "info": "Repositorio de modulos para ser usados en las experiencias de la asignatura ELO212, semestre I-2017.",
        "src": "https://github.com/gcarvajalb/ELO212-example-modules/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jun 22, 2017"
    },
    {
        "info": "SJTU EI332 ÂÆûÈ™åÈÉ®ÂàÜÁöÑÂÆåÊï¥‰ª£Á†ÅÂíåÂÆûÈ™åÊä•Âëä",
        "src": "https://github.com/shuiqinggang/EI332/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Jun 20, 2019"
    },
    {
        "info": "FPGA Magazine No.18 - RISC-V",
        "src": "https://github.com/aquaxis/FPGAMAG18/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Aug 14, 2017"
    },
    {
        "info": "A ReconÔ¨Ågurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.",
        "src": "https://github.com/Starrynightzyq/soNN/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jul 14, 2021"
    },
    {
        "info": "FPGA implementation of Canyon Bomber arcade game released by Atari in 1977",
        "src": "https://github.com/MiSTer-devel/Arcade-CanyonBomber_MiSTer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 26"
    },
    {
        "info": "FPGA implementation of Sprint 2 arcade game, released by Kee Games in 1976",
        "src": "https://github.com/MiSTer-devel/Arcade-Sprint2_MiSTer/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on May 27"
    },
    {
        "info": "‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶È´òÁ∫ßËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ã‰Ωú‰∏öÔºö‰ΩøÁî®OpenROAD-flowÂÆåÊàêRTLÂà∞GDSÂÖ®ÊµÅÁ®ã",
        "src": "https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 30, 2020"
    },
    {
        "info": "OpenFlow switch for NetFPGA 1G CML",
        "src": "https://github.com/devKyanon/1G_CML_OpenFlow/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Feb 21, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/PurdueAtomDev/de2i150/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Apr 28, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/peterpengwei/bwa-mem-sw/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Jul 1, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/yueyang0115/Duke-ECE-550/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 7, 2020"
    },
    {
        "info": "The TF328 CD32 Ram + IDE Board",
        "src": "https://github.com/fluffyfreak/tf328/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 18, 2018"
    },
    {
        "info": "FPGA implementation of Real-time Ethernet communication using RMII Interface",
        "src": "https://github.com/nimazad/Ethernet-communication-VHDL/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Sep 18, 2014"
    },
    {
        "info": "Example Codes for Snorkeling in Verilog Bay",
        "src": "https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 9, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/lnis-uofu/JPEG_LS/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Dec 31, 2022"
    },
    {
        "info": "Reed Solomon Decoder (204,188)",
        "src": "https://github.com/freecores/reed_solomon_decoder/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/vernamlab/Lightweight-Threshold-Implementations/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on May 11, 2017"
    },
    {
        "info": "Arrow SoCKit development kit by Terasic based on Intel¬Æ Cyclone V SoC FPGA",
        "src": "https://github.com/SoCFPGA-learning/SoCKit/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "SGMII",
        "src": "https://github.com/freecores/sgmii/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/bluespec/Accel_AES/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 1, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/dsdnu/zynet/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 10, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/thiemchu/dram-arty-a7/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Verilog code of Loongson's GS132 core",
        "src": "https://github.com/FlyGoat/cpu_gs132/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Dec 19, 2019"
    },
    {
        "info": "cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library",
        "src": "https://github.com/ucdrstdenis/cdsAsync/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 10, 2019"
    },
    {
        "info": "Running AES on OpenROAD Cloud",
        "src": "https://github.com/OpenROAD-Cloud/aes/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jun 26, 2020"
    },
    {
        "info": "Default project plus project creator for Terasic's DE0 Altera Cyclone III Development Boards",
        "src": "https://github.com/thomasrussellmurphy/quartus-DE0-project/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jul 25, 2015"
    },
    {
        "info": "[abandoned fork] OpenRISC Reference Platform SoC",
        "src": "https://github.com/lgeek/orpsoc/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Mar 9, 2012"
    },
    {
        "info": "OpenFlow switch for NetFPGA 1G CML",
        "src": "https://github.com/devKyanon/1G_CML_OpenFlow/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Feb 21, 2018"
    },
    {
        "info": "32 bit Vedic Multiplier, using the Urdhava Triyagbhayam Sutra Criss Cross method, coded in Verilog",
        "src": "https://github.com/technocrat13/32bit-MAC-Unit/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Oct 2, 2019"
    },
    {
        "info": "An FPGA implementation of JAILBREAK Arcade PCB for the MiSTer platform",
        "src": "https://github.com/MiSTer-devel/Arcade-Jailbreak_MiSTer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jun 29"
    },
    {
        "info": "PolarFire FPGA sample RISC-V designs",
        "src": "https://github.com/RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 15, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/PurdueAtomDev/de2i150/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Apr 28, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/peterpengwei/bwa-mem-sw/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Jul 1, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/yueyang0115/Duke-ECE-550/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 7, 2020"
    },
    {
        "info": "The TF328 CD32 Ram + IDE Board",
        "src": "https://github.com/fluffyfreak/tf328/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 18, 2018"
    },
    {
        "info": "FPGA implementation of Real-time Ethernet communication using RMII Interface",
        "src": "https://github.com/nimazad/Ethernet-communication-VHDL/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Sep 18, 2014"
    },
    {
        "info": "Example Codes for Snorkeling in Verilog Bay",
        "src": "https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 9, 2016"
    },
    {
        "info": "fpgaË∑ësobelËØÜÂà´ÁÆóÊ≥ï",
        "src": "https://github.com/xiesicong/fpga_sobel_ov5640_hdmi/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 15, 2021"
    },
    {
        "info": "Verilog - Classic Snake arcade game for FPGA (Spartan6) by Oliver Baverstam and Clement Su",
        "src": "https://github.com/ClementSu/Snake--Verilog-/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Feb 21, 2014"
    },
    {
        "info": "Design implementation of the RV32I Core in Verilog HDL with Zicsr extension",
        "src": "https://github.com/AngeloJacobo/RISC-V/archive/refs/heads/master.zip",
        "stars": "74",
        "updated": "on Dec 17, 2023"
    },
    {
        "info": "This repository contains the implementation of an image recognition model using a Convolutional Neural Network (CNN). The primary goal of‚Ä¶",
        "src": "https://github.com/vaibruce/Image_Recognition_Using_CNN_In_Verilog/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "3 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/yuri-panchul/2015-examples/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Apr 16, 2017"
    },
    {
        "info": "Novena GPBB FPGA baseline design",
        "src": "https://github.com/bunnie/novena-gpbb-fpga/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Nov 12, 2014"
    },
    {
        "info": "NES on FPGA template project",
        "src": "https://github.com/CreeperLin/fpganes/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Aug 7, 2018"
    },
    {
        "info": "FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source",
        "src": "https://github.com/lisper/cpus-pdp8/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jan 2, 2016"
    },
    {
        "info": "Lichee Tang FPGA board examples",
        "src": "https://github.com/piotr-go/Lichee-Tang/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Dec 15, 2018"
    },
    {
        "info": "FPGA implementation of Dominos arcade game released by Atari in 1977",
        "src": "https://github.com/MiSTer-devel/Arcade-Dominos_MiSTer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 26"
    },
    {
        "info": "An introduction to integrated circuit design with Verilog and the Papilio Pro development board.",
        "src": "https://github.com/defano/digital-design/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 9, 2018"
    },
    {
        "info": "EE577b-Course-Project",
        "src": "https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 6, 2020"
    },
    {
        "info": "Just experimenting with Open Source SoCs on my Altera dev kit.",
        "src": "https://github.com/progranism/Open-Source-System-on-Chip-Experiment/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Feb 10, 2012"
    },
    {
        "info": "Jupiter Ace for MiSTer",
        "src": "https://github.com/MiSTer-devel/Jupiter_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Mar 1, 2023"
    },
    {
        "info": "A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain)",
        "src": "https://github.com/leaflabs/basic-hdl-template/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on May 2, 2014"
    },
    {
        "info": "Cache compression using BASE-DELTA-IMMEDIATE process in verilog",
        "src": "https://github.com/vasanthkumar18/Cache-Compression/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 16, 2022"
    },
    {
        "info": "VexRiscv-SMP integration test with LiteX.",
        "src": "https://github.com/enjoy-digital/litex_vexriscv_smp_test/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Nov 16, 2020"
    },
    {
        "info": "Design and Architecture of Computer Systems LAB CS161L",
        "src": "https://github.com/Tungtwister/CS-161L/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jun 14, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/tylerakau/ee260_2020_spring_materials_week_06_repo/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Feb 21, 2020"
    },
    {
        "info": "Verilog HDL implementation of a Skein-1024-1024 hash function",
        "src": "https://github.com/kaktumar/xkcd-skein-fpga/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jul 28, 2017"
    },
    {
        "info": "RISC-V 32-bit CPU written in amaranth (python-lib)",
        "src": "https://github.com/merledu/rv-thunder/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Sep 23"
    },
    {
        "info": "Constraints file and Verilog demo code for the Pano Logic Zero Client G2",
        "src": "https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 4, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/vsdip/avsddac_3v3_sky130_v1/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on May 11, 2022"
    },
    {
        "info": "Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi‚Ä¶",
        "src": "https://github.com/MostafaOkasha/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Aug 25, 2019"
    },
    {
        "info": "Verilog RTL Design",
        "src": "https://github.com/ishfaqahmed29/SerDes/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 4, 2021"
    },
    {
        "info": "Source repository for 566 class project",
        "src": "https://github.com/bremerle3/566_project/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Dec 8, 2015"
    },
    {
        "info": "verilog basic examples",
        "src": "https://github.com/benderamp/verilog-basics/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Apr 17, 2012"
    },
    {
        "info": "A Commodore PET in an FPGA.",
        "src": "https://github.com/gstark307/Pet2001_Nexys3/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jan 23, 2015"
    },
    {
        "info": "FPGA lab skeleton files and specs for EECS 151/251A Fall 2019",
        "src": "https://github.com/EECS150/fpga_labs_fa19/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 22, 2019"
    },
    {
        "info": "EECS 151/251A FPGA Project Skeleton for Spring 2020",
        "src": "https://github.com/EECS150/project_skeleton_sp20/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on May 6, 2020"
    },
    {
        "info": "migen + misoc + redpitaya = digital servo",
        "src": "https://github.com/quartiq/redpid/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Jan 11, 2019"
    },
    {
        "info": "Joker TV (USB) FPGA verilog/vhdl code",
        "src": "https://github.com/aospan/joker-tv-fpga/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 1, 2018"
    },
    {
        "info": "RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS",
        "src": "https://github.com/Youssefmdany/RISC-V-Single-Cycle-Processor-Integrated-With-a-Cache-Memory-System-From-RTL-To-GDS/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Aug 26"
    },
    {
        "info": "A Sound Blaster compatible sound card for Micro Channel bus computers",
        "src": "https://github.com/schlae/snark-barker-mca/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "on Apr 30, 2022"
    },
    {
        "info": "Bitonic sorter (Batcher's sorting network) written in Verilog.",
        "src": "https://github.com/mcjtag/bitonic_sorter/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4"
    },
    {
        "info": "iDEA FPGA Soft Processor",
        "src": "https://github.com/warclab/idea/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 9, 2016"
    },
    {
        "info": "Open-NVM Software Source Code",
        "src": "https://github.com/open-fpga-nvm/open-nvm-source/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 3, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/AlexZhang267/Single-Cycle-CPU/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Dec 27, 2016"
    },
    {
        "info": "Minimal ZX Spectrum for Ulx3s ECP5 board",
        "src": "https://github.com/lawrie/ulx3s_zx_spectrum/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on May 7, 2020"
    },
    {
        "info": "LEGv8 CPU implementation and some tools like a LEGv8 assembler",
        "src": "https://github.com/phillbush/legv8/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Nov 28, 2020"
    },
    {
        "info": "A ReconÔ¨Ågurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.",
        "src": "https://github.com/Starrynightzyq/soNN/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jul 14, 2021"
    },
    {
        "info": "FPGA implementation of Canyon Bomber arcade game released by Atari in 1977",
        "src": "https://github.com/MiSTer-devel/Arcade-CanyonBomber_MiSTer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 26"
    },
    {
        "info": "FPGA implementation of Sprint 2 arcade game, released by Kee Games in 1976",
        "src": "https://github.com/MiSTer-devel/Arcade-Sprint2_MiSTer/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on May 27"
    },
    {
        "info": "‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶È´òÁ∫ßËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ã‰Ωú‰∏öÔºö‰ΩøÁî®OpenROAD-flowÂÆåÊàêRTLÂà∞GDSÂÖ®ÊµÅÁ®ã",
        "src": "https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 30, 2020"
    },
    {
        "info": "CNN-Accelerator based on FPGA developed by verilog HDL.",
        "src": "https://github.com/eda-lab/CNNAF-CNN-Accelerator_init/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Apr 10, 2020"
    },
    {
        "info": "A FPGA-implementation of Passive Autofocus",
        "src": "https://github.com/fyquah/FPGA-passive-autofocus/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Aug 30, 2021"
    },
    {
        "info": "AES",
        "src": "https://github.com/freecores/tiny_aes/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 4, 2022"
    },
    {
        "info": "an sata controller using smallest resource.",
        "src": "https://github.com/linuxbest/ahci_mpi/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 5, 2014"
    },
    {
        "info": "USB Full Speed PHY",
        "src": "https://github.com/ultraembedded/core_usb_fs_phy/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on May 3, 2020"
    },
    {
        "info": "Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6‚Ä¶",
        "src": "https://github.com/harout/concurrent-data-capture/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Dec 10, 2016"
    },
    {
        "info": "Benchmarks for Yosys development",
        "src": "https://github.com/YosysHQ/yosys-bench/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Feb 17, 2020"
    },
    {
        "info": "migen + misoc + redpitaya = digital servo",
        "src": "https://github.com/quartiq/redpid/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Jan 11, 2019"
    },
    {
        "info": "Joker TV (USB) FPGA verilog/vhdl code",
        "src": "https://github.com/aospan/joker-tv-fpga/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Mar 1, 2018"
    },
    {
        "info": "RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS",
        "src": "https://github.com/Youssefmdany/RISC-V-Single-Cycle-Processor-Integrated-With-a-Cache-Memory-System-From-RTL-To-GDS/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Aug 26"
    },
    {
        "info": "A Sound Blaster compatible sound card for Micro Channel bus computers",
        "src": "https://github.com/schlae/snark-barker-mca/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "on Apr 30, 2022"
    },
    {
        "info": "Bitonic sorter (Batcher's sorting network) written in Verilog.",
        "src": "https://github.com/mcjtag/bitonic_sorter/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4"
    },
    {
        "info": "DE1SoC VGA and Audio",
        "src": "https://github.com/thinkoco/de1soc_media/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Jan 11, 2017"
    },
    {
        "info": "Xain'd Sleena arcade game for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-XSleena_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on May 25"
    },
    {
        "info": "FPGA implementation of Super Breakout arcade game released by Atari in 1978",
        "src": "https://github.com/MiSTer-devel/Arcade-SuperBreakout_MiSTer/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on May 25"
    },
    {
        "info": "iDEA FPGA Soft Processor",
        "src": "https://github.com/warclab/idea/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 9, 2016"
    },
    {
        "info": "Works of all the labs of Computer Architecture. Contains single-cycle, and pipelined ARM architecture verilog code.",
        "src": "https://github.com/bhavul/Computer-Architecture-Labs/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jan 7, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/archlab-naist/Double-CME-SHA256/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Mar 23, 2020"
    },
    {
        "info": "Transient Array Radio Telescope",
        "src": "https://github.com/tmolteno/TART/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 2"
    },
    {
        "info": "",
        "src": "https://github.com/aekanshd/booths-multiplier-using-verilog/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Feb 11, 2019"
    },
    {
        "info": "Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us‚Ä¶",
        "src": "https://github.com/Oguzhanka/Digital-Signal-Oscilloscope/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 25, 2023"
    },
    {
        "info": "Exploring the Ed25519 (FPGA) design space.",
        "src": "https://github.com/dqi/ed25519_fpga/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 23, 2017"
    },
    {
        "info": "VGA LCD Core (OpenCores)",
        "src": "https://github.com/RoaLogic/vga_lcd/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on May 22, 2018"
    },
    {
        "info": "TSConf for MiSTer",
        "src": "https://github.com/MiSTer-devel/TSConf_MiSTer/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 7"
    },
    {
        "info": "",
        "src": "https://github.com/lowRISC/fpga-zynq/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on May 5, 2015"
    },
    {
        "info": "Áî®VerilogÁºñÂÜô‰∏Ä‰∏™MIPSÊåá‰ª§ÈõÜÁöÑ32‰Ωç‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU",
        "src": "https://github.com/Pipepw/MIPS_CPU/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 17, 2020"
    },
    {
        "info": "SHA1 Collision Finding on an FPGA.",
        "src": "https://github.com/fpgaminer/sha1_collider/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jul 24, 2013"
    },
    {
        "info": "Âü∫‰∫éFPGAËÆæËÆ°ÁöÑ‰∏Ä‰∏™PIDÊéßÂà∂Á≥ªÁªüÔºåÂÆåÊàêÂØπÁâ©‰ΩìÊ£ÄÊµãÂíåËøêÂä®ÊéßÂà∂ÔºõÁõ¥ÊµÅÁîµÊú∫ÂíåÊ≠•ËøõÁîµÊú∫È©±Âä®Ê®°ÂùóÊòØÂèØÈÄâÁöÑ„ÄÇ",
        "src": "https://github.com/tendran/-FPGA-PLD-/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on May 20, 2017"
    },
    {
        "info": "Understanding Physical Verification using open source tools such as Magic and Netgen",
        "src": "https://github.com/yathAg/Physical_Verification_SKY130A/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Oct 18, 2022"
    },
    {
        "info": "A flexible, simple, yet powerful FPGA development board.",
        "src": "https://github.com/jonthomasson/SpartanMini/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 7, 2018"
    },
    {
        "info": "CoCo2 / Dragon Core for MiSTer",
        "src": "https://github.com/MiSTer-devel/CoCo2_MiSTer/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jul 2"
    },
    {
        "info": "Use ECP5 JTAG port to interact with user design",
        "src": "https://github.com/tomverbeure/ecp5_jtag/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jul 23, 2021"
    },
    {
        "info": "A simple 8-bit RISC processor in verilog",
        "src": "https://github.com/darthsider/8-bit-RISC-CPU/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Dec 13, 2018"
    },
    {
        "info": "A systolic array matrix multiplier",
        "src": "https://github.com/wzc810049078/systolic-array-matrix-multiplier/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Sep 11, 2019"
    },
    {
        "info": "FPGA link171 ÈìæË∑ØÂ∑•Á®ã‰ª£Á†Å",
        "src": "https://github.com/linhaohao/link171/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Sep 24, 2019"
    },
    {
        "info": "Verilog implementation of various types of CPUs",
        "src": "https://github.com/jaywonchung/Verilog-Harvard-CPU/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Sep 27, 2019"
    },
    {
        "info": "Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.",
        "src": "https://github.com/marsohod4you/FPGA_FM_transmitter/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on May 16, 2016"
    },
    {
        "info": "Verilog implementation of PAL, NTSC and SECAM color encoding",
        "src": "https://github.com/Slamy/fpga-composite-video/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 30"
    },
    {
        "info": "ARM pipelined processor core ( Verilog )",
        "src": "https://github.com/alchemist231/ARM-pipelined-processor-core-Verilog-/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Jun 10, 2015"
    },
    {
        "info": "Collection of CrypTech repos to making cloning easier.",
        "src": "https://github.com/arx-research/cryptech/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Oct 25, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/JimmyStones/Hiscores_MiSTer/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 9, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/verimake-team/SparkRoad-FPGA/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 19, 2019"
    },
    {
        "info": "HW/SW co-designed end-host RPC stack",
        "src": "https://github.com/barabanshek/Dagger/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Oct 28, 2021"
    },
    {
        "info": "16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe‚Ä¶",
        "src": "https://github.com/ameyk1/Fast-Fourier-Transform/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on May 27, 2016"
    },
    {
        "info": "A very simple computer written in Verilog, with a Python test bench",
        "src": "https://github.com/EnigmaCurry/SAP/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 27, 2018"
    },
    {
        "info": "Dual-issue RV64IM processor for fun & learning",
        "src": "https://github.com/zephray/RISu064/archive/refs/heads/master.zip",
        "stars": "57",
        "updated": "on Jul 4, 2023"
    },
    {
        "info": "Works of all the labs of Computer Architecture. Contains single-cycle, and pipelined ARM architecture verilog code.",
        "src": "https://github.com/bhavul/Computer-Architecture-Labs/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jan 7, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/archlab-naist/Double-CME-SHA256/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Mar 23, 2020"
    },
    {
        "info": "Transient Array Radio Telescope",
        "src": "https://github.com/tmolteno/TART/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 2"
    },
    {
        "info": "",
        "src": "https://github.com/aekanshd/booths-multiplier-using-verilog/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Feb 11, 2019"
    },
    {
        "info": "Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us‚Ä¶",
        "src": "https://github.com/Oguzhanka/Digital-Signal-Oscilloscope/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 25, 2023"
    },
    {
        "info": "Exploring the Ed25519 (FPGA) design space.",
        "src": "https://github.com/dqi/ed25519_fpga/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 23, 2017"
    },
    {
        "info": "VGA LCD Core (OpenCores)",
        "src": "https://github.com/RoaLogic/vga_lcd/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on May 22, 2018"
    },
    {
        "info": "TSConf for MiSTer",
        "src": "https://github.com/MiSTer-devel/TSConf_MiSTer/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 7"
    },
    {
        "info": "",
        "src": "https://github.com/lowRISC/fpga-zynq/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on May 5, 2015"
    },
    {
        "info": "Áî®VerilogÁºñÂÜô‰∏Ä‰∏™MIPSÊåá‰ª§ÈõÜÁöÑ32‰Ωç‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU",
        "src": "https://github.com/Pipepw/MIPS_CPU/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 17, 2020"
    },
    {
        "info": "Verilog Projects",
        "src": "https://github.com/scheeloong/Verilog/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Feb 15, 2014"
    },
    {
        "info": "Support for zScale on Spartan6 FPGAs",
        "src": "https://github.com/ucb-bar/fpga-spartan6/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 3, 2015"
    },
    {
        "info": "Notary: A Device for Secure Transaction Approval üìü",
        "src": "https://github.com/anishathalye/notary/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 10, 2023"
    },
    {
        "info": "Some verilog examples to run on a Digilent Nexys2",
        "src": "https://github.com/utzig/nexys2-verilog-samples/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Apr 19, 2013"
    },
    {
        "info": "",
        "src": "https://github.com/SantaCRC/verilog-template/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Aug 5, 2023"
    },
    {
        "info": "MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ°",
        "src": "https://github.com/HaleLu/mips/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 22, 2016"
    },
    {
        "info": "Dynamic Run-time Frequency and Phase Sweeping for Altera's PLLs with Freq. and Phase Meters",
        "src": "https://github.com/AmeerAbdelhadi/Dynamic-Frequency-Phase-Sweeping/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on May 28, 2015"
    },
    {
        "info": "Real-time Audio Effects on the SoCKit Board",
        "src": "https://github.com/zhemao/rtaudio_effects/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Jan 27, 2014"
    },
    {
        "info": "A place to store the code for FPGA tutorial projects I have written for the Parallella [",
        "src": "https://github.com/yanidubin/parallella-fpga-tutorials/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Oct 19, 2014"
    },
    {
        "info": "A Vivado IP package of the PicoRV32 RISC-V processor",
        "src": "https://github.com/GuzTech/vivado-picorv32/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jul 9, 2020"
    },
    {
        "info": "ARM pipelined processor core ( Verilog )",
        "src": "https://github.com/alchemist231/ARM-pipelined-processor-core-Verilog-/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Jun 10, 2015"
    },
    {
        "info": "Collection of CrypTech repos to making cloning easier.",
        "src": "https://github.com/arx-research/cryptech/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Oct 25, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/JimmyStones/Hiscores_MiSTer/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Oct 9, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/verimake-team/SparkRoad-FPGA/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 19, 2019"
    },
    {
        "info": "HW/SW co-designed end-host RPC stack",
        "src": "https://github.com/barabanshek/Dagger/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Oct 28, 2021"
    },
    {
        "info": "16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe‚Ä¶",
        "src": "https://github.com/ameyk1/Fast-Fourier-Transform/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on May 27, 2016"
    },
    {
        "info": "A very simple computer written in Verilog, with a Python test bench",
        "src": "https://github.com/EnigmaCurry/SAP/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 27, 2018"
    },
    {
        "info": "Dual-issue RV64IM processor for fun & learning",
        "src": "https://github.com/zephray/RISu064/archive/refs/heads/master.zip",
        "stars": "57",
        "updated": "on Jul 4, 2023"
    },
    {
        "info": "Digital System Design and Generation - System Verilog Projects",
        "src": "https://github.com/rishikanthc/Digital-System-Design-and-Generation/archive/refs/heads/master.zip",
        "stars": "8",
        "updated": "on Apr 27, 2016"
    },
    {
        "info": "Verilog for using an ADC to sample analog video and output to a digital display (VGA, HDMI, etc.)",
        "src": "https://github.com/mattsybeldon/Analog-To-Digital/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jan 2, 2017"
    },
    {
        "info": "EACA EG2000 Colour Genie FPGA implementation for ZX-Uno and SiDi boards",
        "src": "https://github.com/Kyp069/eg2000/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Feb 18"
    },
    {
        "info": "Laboratory exercises for the VSD course on physical verification, part 5: LVS",
        "src": "https://github.com/RTimothyEdwards/vsd_lvs_lab/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jul 12, 2021"
    },
    {
        "info": "A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n",
        "src": "https://github.com/ika-musume/IKAOPM/archive/refs/heads/master.zip",
        "stars": "65",
        "updated": "on Aug 31"
    },
    {
        "info": "FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic ‚Ä¶",
        "src": "https://github.com/natanvotre/fm-transmitter/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Mar 15, 2021"
    },
    {
        "info": "SmartFusion2 Security Evaluation Kit sample RISC-V Libero project(s)",
        "src": "https://github.com/RISCV-on-Microsemi-FPGA/M2S090-Security-Eval-Kit/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 15, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/Rajandeep/RSA-CRYPTOSYSTEM-using-verilog/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Aug 26, 2016"
    },
    {
        "info": "‰ΩøÁî®FPGAÂÆûÁé∞CNNÊ®°Âûã",
        "src": "https://github.com/zhongguanggong/ggz/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jun 21, 2019"
    },
    {
        "info": "Xilinx JTAG Toolchain on Digilent Arty board",
        "src": "https://github.com/watz0n/arty_xjtag/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 15, 2018"
    },
    {
        "info": "Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line",
        "src": "https://github.com/ronak66/Direct-Mapped-Cache/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Dec 29, 2018"
    },
    {
        "info": "Verilog UART Module",
        "src": "https://github.com/adox/Verilog-UART/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Aug 17, 2012"
    },
    {
        "info": "Top Secret",
        "src": "https://github.com/henryeherman/Platypus/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Feb 27, 2013"
    },
    {
        "info": "jpeg encoder",
        "src": "https://github.com/DeamonYang/jpeg_encoder/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Oct 7, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/Zeroth-Gate/DL-Project/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Apr 23, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/rattboi/0xBEEFA55/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jun 14, 2013"
    },
    {
        "info": "Bakraid, Batrider, Garegga, Kingdom Grandprix & Sorcer Striker MiSTer Cores",
        "src": "https://github.com/thehughhefner/Arcade-Raizing_MiSTer/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Jul 25, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/impedimentToProgress/A2/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Sep 14, 2017"
    },
    {
        "info": "YACC-Yet Another CPU CPU",
        "src": "https://github.com/freecores/yacc/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "10G Ethernet MAC",
        "src": "https://github.com/freecores/ethmac10g/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "TEE hardware - based on the chipyard repository - hardware to accelerate TEE",
        "src": "https://github.com/uec-hanken/tee-hardware/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 16, 2022"
    },
    {
        "info": "A simple digital piano based on digilent's basys2 board,written with verilog",
        "src": "https://github.com/rickyzhang-cn/digital_piano/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jul 10, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/lowRISC/fpga-zynq/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on May 5, 2015"
    },
    {
        "info": "Áî®VerilogÁºñÂÜô‰∏Ä‰∏™MIPSÊåá‰ª§ÈõÜÁöÑ32‰Ωç‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU",
        "src": "https://github.com/Pipepw/MIPS_CPU/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 17, 2020"
    },
    {
        "info": "Amiga Minimig ported to the Tang Nano 20k FPGA",
        "src": "https://github.com/harbaum/NanoMig/archive/refs/heads/master.zip",
        "stars": "95",
        "updated": "on Oct 29"
    },
    {
        "info": "Collection of scripts and how-to for hacking embedded devices",
        "src": "https://github.com/kxynos/embedded_hacking/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 23"
    },
    {
        "info": "crypt(3) Standard DES password cracker for Ztex 1.15y FPGA board",
        "src": "https://github.com/Apingis/ztex-descrypt/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Oct 12, 2016"
    },
    {
        "info": "Source code for the OTMB firmware",
        "src": "https://github.com/csc-fw/otmb_fw_code/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Aug 15"
    },
    {
        "info": "Linux Device Driver for Custom IP with Interrupt running on ZedBoard",
        "src": "https://github.com/zhangfengdegithub/UG1165/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Feb 3, 2017"
    },
    {
        "info": "Verilog Projects",
        "src": "https://github.com/scheeloong/Verilog/archive/refs/heads/master.zip",
        "stars": "6",
        "updated": "on Feb 15, 2014"
    },
    {
        "info": "Support for zScale on Spartan6 FPGAs",
        "src": "https://github.com/ucb-bar/fpga-spartan6/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 3, 2015"
    },
    {
        "info": "Notary: A Device for Secure Transaction Approval üìü",
        "src": "https://github.com/anishathalye/notary/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 10, 2023"
    },
    {
        "info": "FPGA-–≤–µ—Ä—Å–∏—è —Ç–µ—Ä–º–∏–Ω–∞–ª–æ–≤ VT52 –∏ 15–ò–≠-00-013",
        "src": "https://github.com/forth32/vt52/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Nov 20, 2020"
    },
    {
        "info": "VHDL NetUP Universal Dual DVB-CI FPGA firmware",
        "src": "https://github.com/aospan/NetUP_Dual_Universal_CI-fpga/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Sep 16, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/tchandrahas/ECEN468/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on May 31, 2018"
    },
    {
        "info": "The binaries for SaxonSoc Linux and other configurations",
        "src": "https://github.com/lawrie/saxonsoc-ulx3s-bin/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Mar 23, 2023"
    },
    {
        "info": "Projects with Quartus Prime software and Intel/Altera FPGAs",
        "src": "https://github.com/dominic-meads/Quartus-Projects/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Nov 14, 2020"
    },
    {
        "info": "Somador em VHDL para teste do fluxo digital com front-end (ghdl + GTKwave) e back-end (openlane).",
        "src": "https://github.com/staydh/adder/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jun 16, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Nzarite/crypto-FPGA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Oct 6, 2022"
    },
    {
        "info": "Emulate Quantum Annealing",
        "src": "https://github.com/cliffgold/DW_FPGA/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Sep 30, 2016"
    },
    {
        "info": "Demo Library for Numato FPGA Boards",
        "src": "https://github.com/jblang/numatolib/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Mar 4, 2015"
    },
    {
        "info": "Lipsia is a software tool for processing functional magnetic resonance imaging (fMRI) data. It was developed over the course of several y‚Ä¶",
        "src": "https://github.com/seckermann/Lipsia/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Dec 1, 2011"
    },
    {
        "info": "RTL implementation of a ray-tracing GPU",
        "src": "https://github.com/ryanmacdonald/Ray-Tracing-GPU/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Dec 18, 2012"
    },
    {
        "info": "A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.",
        "src": "https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2023"
    },
    {
        "info": "ÈÖçÂ•ó‰ª£Á†Å„ÄäFPGA VerilogÂºÄÂèëÂÆûÊàòÊåáÂçó‚Äî‚ÄîÂü∫‰∫éAltera EP4CE10„Äã",
        "src": "https://github.com/Embedfire-altera/ebf_ep4ce10_pro_tutorial_code/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 22, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/unal-edigital1/2024-1/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Sep 11"
    },
    {
        "info": "",
        "src": "https://github.com/Cisco-Talos/badgerboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 8"
    },
    {
        "info": "Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.",
        "src": "https://github.com/tjsparks5/Pipelined-MIPS-Processor/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "this repository is a project about iic master, created by gyj in second half of 2017",
        "src": "https://github.com/guoyijiang/VerilogModule-IIC_Master/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 30, 2018"
    },
    {
        "info": "A extremely size-optimized RV32I soft processor for FPGA.",
        "src": "https://github.com/rgwan/bapi-rv32i/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 19, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/Xilinx/pcie_qdma_ats_example/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 28, 2021"
    },
    {
        "info": "A self-hosting Forth for J1-style CPUs",
        "src": "https://github.com/bradleyeckert/chad/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 2, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/EECS150/project_skeleton_sp21/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on May 21, 2021"
    },
    {
        "info": "SHA-2 hashers, in verilog",
        "src": "https://github.com/russm/sha2-verilog/archive/refs/heads/master.zip",
        "stars": "3",
        "updated": "on Feb 4, 2014"
    },
    {
        "info": "AXI4-Stream FIR filter IP",
        "src": "https://github.com/suisuisi/AXI4-Stream-FIR-filter/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Nov 4, 2022"
    },
    {
        "info": "Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversi√≥n a PS/2.",
        "src": "https://github.com/TheSonders/USBKeyboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Feb 26, 2022"
    },
    {
        "info": "BankPanic FPGA core for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-BankPanic_MiSTer/archive/refs/heads/master.zip",
        "stars": "5",
        "updated": "on Jun 2"
    },
    {
        "info": "Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.",
        "src": "https://github.com/santhiyaskumar/FPGA_Codec2Encoder/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Mar 29, 2020"
    },
    {
        "info": "FPGA-Based USB-Input Audio Digital to Analogue Converter",
        "src": "https://github.com/jpt13653903/FUI-Audio-DAC/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 11, 2021"
    },
    {
        "info": "Reference Hardware Implementations of Bit Extract/Deposit Instructions",
        "src": "https://github.com/cliffordwolf/bextdep/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Oct 31, 2017"
    },
    {
        "info": "AHB-APB Bridge Design - Internship",
        "src": "https://github.com/grc5/VLSI_Project/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Aug 27, 2020"
    },
    {
        "info": "A bootloader for the SNES console",
        "src": "https://github.com/defparam/21FX/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Nov 3, 2016"
    },
    {
        "info": "RTL implementation of a ray-tracing GPU",
        "src": "https://github.com/ryanmacdonald/Ray-Tracing-GPU/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on Dec 18, 2012"
    },
    {
        "info": "A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.",
        "src": "https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2023"
    },
    {
        "info": "ÈÖçÂ•ó‰ª£Á†Å„ÄäFPGA VerilogÂºÄÂèëÂÆûÊàòÊåáÂçó‚Äî‚ÄîÂü∫‰∫éAltera EP4CE10„Äã",
        "src": "https://github.com/Embedfire-altera/ebf_ep4ce10_pro_tutorial_code/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Jul 22, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/unal-edigital1/2024-1/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Sep 11"
    },
    {
        "info": "",
        "src": "https://github.com/Cisco-Talos/badgerboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 8"
    },
    {
        "info": "Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.",
        "src": "https://github.com/tjsparks5/Pipelined-MIPS-Processor/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "this repository is a project about iic master, created by gyj in second half of 2017",
        "src": "https://github.com/guoyijiang/VerilogModule-IIC_Master/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 30, 2018"
    },
    {
        "info": "A extremely size-optimized RV32I soft processor for FPGA.",
        "src": "https://github.com/rgwan/bapi-rv32i/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 19, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/Xilinx/pcie_qdma_ats_example/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 28, 2021"
    },
    {
        "info": "A self-hosting Forth for J1-style CPUs",
        "src": "https://github.com/bradleyeckert/chad/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 2, 2023"
    },
    {
        "info": "RISC-V 32-bit CPU written in amaranth (python-lib)",
        "src": "https://github.com/merledu/rv-thunder/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on Sep 23"
    },
    {
        "info": "Constraints file and Verilog demo code for the Pano Logic Zero Client G2",
        "src": "https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 4, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/vsdip/avsddac_3v3_sky130_v1/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on May 11, 2022"
    },
    {
        "info": "Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi‚Ä¶",
        "src": "https://github.com/MostafaOkasha/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL/archive/refs/heads/master.zip",
        "stars": "10",
        "updated": "on Aug 25, 2019"
    },
    {
        "info": "Verilog RTL Design",
        "src": "https://github.com/ishfaqahmed29/SerDes/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 4, 2021"
    },
    {
        "info": "Source repository for 566 class project",
        "src": "https://github.com/bremerle3/566_project/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Dec 8, 2015"
    },
    {
        "info": "verilog basic examples",
        "src": "https://github.com/benderamp/verilog-basics/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Apr 17, 2012"
    },
    {
        "info": "A Commodore PET in an FPGA.",
        "src": "https://github.com/gstark307/Pet2001_Nexys3/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Jan 23, 2015"
    },
    {
        "info": "FPGA lab skeleton files and specs for EECS 151/251A Fall 2019",
        "src": "https://github.com/EECS150/fpga_labs_fa19/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Oct 22, 2019"
    },
    {
        "info": "EECS 151/251A FPGA Project Skeleton for Spring 2020",
        "src": "https://github.com/EECS150/project_skeleton_sp20/archive/refs/heads/master.zip",
        "stars": "11",
        "updated": "on May 6, 2020"
    },
    {
        "info": "A bootloader for the SNES console",
        "src": "https://github.com/defparam/21FX/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Nov 3, 2016"
    },
    {
        "info": "This is a basic implementation of direct mapped cache in verilog which was done as a part of our Computer-Architecture course.",
        "src": "https://github.com/SEETHAMRAJU/Direct-Mapped-Cache/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Dec 2, 2018"
    },
    {
        "info": "Pipelined FFT/IFFT 64 points processor",
        "src": "https://github.com/freecores/pipelined_fft_64/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/WF-2021/BTC_FPGA_MINER/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Sep 16, 2021"
    },
    {
        "info": "SoC Design on ARM Cortex M3, based on an online tutorial.",
        "src": "https://github.com/mfkiwl/Soc-Design-on-ARM-CM3/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Jul 15, 2020"
    },
    {
        "info": "FPGA program :VGA-GAME",
        "src": "https://github.com/BlusLiu/Flappy-Bird/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Nov 15, 2018"
    },
    {
        "info": "bk0010-fpga port from DE1 to WXEDA board with SDRAM controller by ivagor",
        "src": "https://github.com/andykarpov/bk0010-wxeda/archive/refs/heads/master.zip",
        "stars": "9",
        "updated": "on May 20, 2015"
    },
    {
        "info": "My experiments in FPGAs.",
        "src": "https://github.com/ungood/fpga/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on May 27, 2011"
    },
    {
        "info": "",
        "src": "https://github.com/galferos/ee260_2019_spring_materials_week_06_repo/archive/refs/heads/master.zip",
        "stars": "0",
        "updated": "on Feb 13, 2019"
    },
    {
        "info": "Transmission Layer Replay Buffer written in Verilog",
        "src": "https://github.com/Reikaze/ReplayBuffer/archive/refs/heads/master.zip",
        "stars": "1",
        "updated": "on Sep 3, 2020"
    },
    {
        "info": "Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.",
        "src": "https://github.com/santhiyaskumar/FPGA_Codec2Encoder/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Mar 29, 2020"
    },
    {
        "info": "FPGA-Based USB-Input Audio Digital to Analogue Converter",
        "src": "https://github.com/jpt13653903/FUI-Audio-DAC/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 11, 2021"
    },
    {
        "info": "Reference Hardware Implementations of Bit Extract/Deposit Instructions",
        "src": "https://github.com/cliffordwolf/bextdep/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Oct 31, 2017"
    },
    {
        "info": "AHB-APB Bridge Design - Internship",
        "src": "https://github.com/grc5/VLSI_Project/archive/refs/heads/master.zip",
        "stars": "7",
        "updated": "on Aug 27, 2020"
    },
    {
        "info": "A bootloader for the SNES console",
        "src": "https://github.com/defparam/21FX/archive/refs/heads/master.zip",
        "stars": "56",
        "updated": "on Nov 3, 2016"
    },
    {
        "info": "This is a basic implementation of direct mapped cache in verilog which was done as a part of our Computer-Architecture course.",
        "src": "https://github.com/SEETHAMRAJU/Direct-Mapped-Cache/archive/refs/heads/master.zip",
        "stars": "4",
        "updated": "on Dec 2, 2018"
    },
    {
        "info": "Pipelined FFT/IFFT 64 points processor",
        "src": "https://github.com/freecores/pipelined_fft_64/archive/refs/heads/master.zip",
        "stars": "12",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/WF-2021/BTC_FPGA_MINER/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Sep 16, 2021"
    },
    {
        "info": "SoC Design on ARM Cortex M3, based on an online tutorial.",
        "src": "https://github.com/mfkiwl/Soc-Design-on-ARM-CM3/archive/refs/heads/master.zip",
        "stars": "2",
        "updated": "on Jul 15, 2020"
    },
    {
        "info": "FPGA program :VGA-GAME",
        "src": "https://github.com/BlusLiu/Flappy-Bird/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Nov 15, 2018"
    }
]