   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"system_stm32f30x.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.align	1
  21              		.global	SystemInit
  22              		.thumb
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB111:
  27              		.file 1 "/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templa
   1:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
   2:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   ******************************************************************************
   3:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @file    system_stm32f30x.c
   4:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @author  MCD Application Team
   5:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @version V1.0.0
   6:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @date    04-September-2012
   7:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *          This file contains the system clock configuration for STM32F30x devices,
   9:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *          and is generated by the clock configuration tool
  10:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *          stm32f30x_Clock_Configuration_V1.0.0.xls
  11:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *             
  12:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *     user application:
  14:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                      This function is called at startup just after reset and 
  18:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                      before branch to main program. This call is made inside
  19:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                      the "startup_stm32f30x.s" file.
  20:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  21:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                                  by the user application to setup the SysTick 
  23:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                                  timer or configure other parameters.
  24:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                                     
  25:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                                 be called whenever the core clock is changed
  27:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                                 during program execution.
  28:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  29:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  30:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    Then SystemInit() function is called, in "startup_stm32f30x.s" file, to
  31:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    configure the system clock before to branch to main program.
  32:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  33:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  37:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * 4. The default value of HSE crystal is set to 8MHz, refer to "HSE_VALUE" define
  38:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    in "stm32f30x.h" file. When HSE is used as system clock source, directly or
  39:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    value to your own configuration.
  41:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  42:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * 5. This file configures the system clock as follows:
  43:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *=============================================================================
  44:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                         Supported STM32F30x device                          
  45:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  46:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        System Clock source                    | PLL (HSE)
  47:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  48:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        SYSCLK(Hz)                             | 72000000
  49:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  50:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        HCLK(Hz)                               | 72000000
  51:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  52:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        AHB Prescaler                          | 1
  53:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  54:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        APB2 Prescaler                         | 1
  55:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  56:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        APB1 Prescaler                         | 2
  57:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  58:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        HSE Frequency(Hz)                      | 8000000
  59:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *----------------------------------------------------------------------------
  60:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        PLLMUL                                 | 9
  61:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  62:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        PREDIV                                 | 1
  63:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  64:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        USB Clock                              | DISABLE
  65:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  66:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        Flash Latency(WS)                      | 2
  67:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  68:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        Prefetch Buffer                        | ON
  69:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *-----------------------------------------------------------------------------
  70:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *=============================================================================
  71:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   ******************************************************************************
  72:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @attention
  73:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  74:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  75:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  76:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  77:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * You may not use this file except in compliance with the License.
  78:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * You may obtain a copy of the License at:
  79:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  80:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  81:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  82:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * Unless required by applicable law or agreed to in writing, software 
  83:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  84:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  85:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * See the License for the specific language governing permissions and
  86:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * limitations under the License.
  87:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *
  88:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   ******************************************************************************
  89:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
  90:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup CMSIS
  91:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
  92:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
  93:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
  94:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup stm32f30x_system
  95:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
  96:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */  
  97:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   
  98:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_Includes
  99:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 100:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 101:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 102:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** #include "stm32f30x.h"
 103:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 104:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 105:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @}
 106:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 107:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 108:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_TypesDefinitions
 109:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 110:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 111:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 112:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 113:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @}
 114:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 115:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 116:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_Defines
 117:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 118:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 119:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 120:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      Internal SRAM. */ 
 121:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /* #define VECT_TAB_SRAM */
 122:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 123:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****                                   This value must be a multiple of 0x200. */  
 124:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 125:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @}
 126:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */ 
 127:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 128:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_Macros
 129:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 130:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 131:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 132:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 133:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @}
 134:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 135:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 136:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_Variables
 137:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 138:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 139:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 140:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   uint32_t SystemCoreClock = 72000000;
 141:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 142:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 143:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 144:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 145:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @}
 146:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 147:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 148:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_FunctionPrototypes
 149:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 150:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 151:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 152:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** static void SetSysClock(void);
 153:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 154:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 155:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @}
 156:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 157:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 158:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /** @addtogroup STM32F30x_System_Private_Functions
 159:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @{
 160:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 161:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 162:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 163:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @brief  Setup the microcontroller system
 164:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 165:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         SystemFrequency variable.
 166:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @param  None
 167:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @retval None
 168:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 169:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** void SystemInit(void)
 170:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** {
  28              		.loc 1 170 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 171:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* FPU settings ------------------------------------------------------------*/
 172:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 173:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 173 0
  34 0000 394B     		ldr	r3, .L19
  35 0002 D3F88820 		ldr	r2, [r3, #136]
  36 0006 42F47002 		orr	r2, r2, #15728640
  37 000a C3F88820 		str	r2, [r3, #136]
 174:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   #endif
 175:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 176:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 177:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Set HSION bit */
 178:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CR |= (uint32_t)0x00000001;
  38              		.loc 1 178 0
  39 000e 374B     		ldr	r3, .L19+4
  40 0010 1A68     		ldr	r2, [r3]
  41 0012 42F00102 		orr	r2, r2, #1
  42 0016 1A60     		str	r2, [r3]
 179:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 180:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset CFGR register */
 181:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CFGR &= 0xF87FC00C;
  43              		.loc 1 181 0
  44 0018 5968     		ldr	r1, [r3, #4]
  45 001a 354A     		ldr	r2, .L19+8
  46 001c 0A40     		ands	r2, r2, r1
  47 001e 5A60     		str	r2, [r3, #4]
 182:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 183:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 184:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  48              		.loc 1 184 0
  49 0020 1A68     		ldr	r2, [r3]
  50 0022 22F08472 		bic	r2, r2, #17301504
  51 0026 22F48032 		bic	r2, r2, #65536
  52 002a 1A60     		str	r2, [r3]
 185:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 186:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset HSEBYP bit */
 187:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  53              		.loc 1 187 0
  54 002c 1A68     		ldr	r2, [r3]
  55 002e 22F48022 		bic	r2, r2, #262144
  56 0032 1A60     		str	r2, [r3]
 188:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 189:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
 190:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  57              		.loc 1 190 0
  58 0034 5A68     		ldr	r2, [r3, #4]
  59 0036 22F4FE02 		bic	r2, r2, #8323072
  60 003a 5A60     		str	r2, [r3, #4]
 191:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 192:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset PREDIV1[3:0] bits */
 193:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
  61              		.loc 1 193 0
  62 003c DA6A     		ldr	r2, [r3, #44]
  63 003e 22F00F02 		bic	r2, r2, #15
  64 0042 DA62     		str	r2, [r3, #44]
 194:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 195:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Reset USARTSW[1:0], I2CSW and TIMs bits */
 196:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
  65              		.loc 1 196 0
  66 0044 196B     		ldr	r1, [r3, #48]
  67 0046 2B4A     		ldr	r2, .L19+12
 170:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** {
  68              		.loc 1 170 0
  69 0048 82B0     		sub	sp, sp, #8
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 8
  72              		.loc 1 196 0
  73 004a 0A40     		ands	r2, r2, r1
  74 004c 1A63     		str	r2, [r3, #48]
 197:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   
 198:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Disable all interrupts */
 199:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CIR = 0x00000000;
  75              		.loc 1 199 0
  76 004e 0022     		movs	r2, #0
  77 0050 9A60     		str	r2, [r3, #8]
  78              	.LBB4:
  79              	.LBB5:
 200:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 201:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 202:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 203:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   SetSysClock();
 204:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   
 205:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** #ifdef VECT_TAB_SRAM
 206:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 207:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** #else
 208:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 209:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** #endif  
 210:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** }
 211:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 212:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 213:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 214:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 215:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         be used by the user application to setup the SysTick timer or configure
 216:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         other parameters.
 217:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           
 218:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 219:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 220:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         based on this variable will be incorrect.         
 221:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *     
 222:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @note   - The system frequency computed by this function is not the real 
 223:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 224:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           constant and the selected clock source:
 225:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *             
 226:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 227:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                                              
 228:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 229:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                          
 230:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 231:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 232:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         
 233:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f30x.h file (default value
 234:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *             8 MHz) but the real value may vary depending on the variations
 235:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *             in voltage and temperature.   
 236:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *    
 237:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f30x.h file (default value
 238:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 239:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *              frequency of the crystal used. Otherwise, this function may
 240:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *              have wrong result.
 241:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *                
 242:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         - The result of this function could be not correct when using fractional
 243:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *           value for HSE crystal.
 244:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *     
 245:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @param  None
 246:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @retval None
 247:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 248:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** void SystemCoreClockUpdate (void)
 249:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** {
 250:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 251:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 252:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 253:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 254:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   
 255:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   switch (tmp)
 256:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   {
 257:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     case 0x00:  /* HSI used as system clock */
 258:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       SystemCoreClock = HSI_VALUE;
 259:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       break;
 260:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     case 0x04:  /* HSE used as system clock */
 261:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       SystemCoreClock = HSE_VALUE;
 262:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       break;
 263:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     case 0x08:  /* PLL used as system clock */
 264:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 265:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 266:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 267:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllmull = ( pllmull >> 18) + 2;
 268:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       
 269:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       if (pllsource == 0x00)
 270:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       {
 271:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 272:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 273:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       }
 274:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       else
 275:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       {
 276:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 277:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 278:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 279:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       }      
 280:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       break;
 281:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     default: /* HSI used as system clock */
 282:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       SystemCoreClock = HSI_VALUE;
 283:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       break;
 284:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   }
 285:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Compute HCLK clock frequency ----------------*/
 286:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Get HCLK prescaler */
 287:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 288:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* HCLK clock frequency */
 289:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   SystemCoreClock >>= tmp;  
 290:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** }
 291:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 292:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /**
 293:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors,
 294:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *               AHB/APBx prescalers and Flash settings
 295:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @note   This function should be called only once the RCC clock configuration  
 296:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   *         is reset to the default reset state (done in SystemInit() function).             
 297:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @param  None
 298:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   * @retval None
 299:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   */
 300:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** static void SetSysClock(void)
 301:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** {
 302:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  80              		.loc 1 302 0
  81 0052 0092     		str	r2, [sp]
  82 0054 0192     		str	r2, [sp, #4]
 303:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 304:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /******************************************************************************/
 305:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /*            PLL (clocked by HSE) used as System clock source                */
 306:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** /******************************************************************************/
 307:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 308:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------*/
 309:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Enable HSE */
 310:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  83              		.loc 1 310 0
  84 0056 1A68     		ldr	r2, [r3]
  85 0058 42F48032 		orr	r2, r2, #65536
  86 005c 1A60     		str	r2, [r3]
  87              	.L3:
 311:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****  
 312:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 313:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   do
 314:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   {
 315:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  88              		.loc 1 315 0
  89 005e 1A68     		ldr	r2, [r3]
  90 0060 02F40032 		and	r2, r2, #131072
  91 0064 0192     		str	r2, [sp, #4]
 316:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     StartUpCounter++;
  92              		.loc 1 316 0
  93 0066 009A     		ldr	r2, [sp]
  94 0068 0132     		adds	r2, r2, #1
  95 006a 0092     		str	r2, [sp]
 317:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  96              		.loc 1 317 0
  97 006c 019A     		ldr	r2, [sp, #4]
  98 006e 1AB9     		cbnz	r2, .L2
  99 0070 009A     		ldr	r2, [sp]
 100 0072 B2F5A06F 		cmp	r2, #1280
 101 0076 F2D1     		bne	.L3
 102              	.L2:
 318:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 319:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 103              		.loc 1 319 0
 104 0078 1A68     		ldr	r2, [r3]
 105 007a 12F40032 		ands	r2, r2, #131072
 320:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   {
 321:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     HSEStatus = (uint32_t)0x01;
 106              		.loc 1 321 0
 107 007e 18BF     		it	ne
 108 0080 0122     		movne	r2, #1
 322:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   }
 323:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   else
 324:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   {
 325:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     HSEStatus = (uint32_t)0x00;
 109              		.loc 1 325 0
 110 0082 0192     		str	r2, [sp, #4]
 326:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   }
 327:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 328:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   if (HSEStatus == (uint32_t)0x01)
 111              		.loc 1 328 0
 112 0084 019A     		ldr	r2, [sp, #4]
 113 0086 012A     		cmp	r2, #1
 114 0088 05D0     		beq	.L6
 115              	.L9:
 116              	.LBE5:
 117              	.LBE4:
 208:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 118              		.loc 1 208 0
 119 008a 174B     		ldr	r3, .L19
 120 008c 4FF00062 		mov	r2, #134217728
 121 0090 9A60     		str	r2, [r3, #8]
 210:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** }
 122              		.loc 1 210 0
 123 0092 02B0     		add	sp, sp, #8
 124              		@ sp needed
 125 0094 7047     		bx	lr
 126              	.L6:
 127              	.LBB7:
 128              	.LBB6:
 329:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   {
 330:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     /* Enable Prefetch Buffer and set Flash Latency */
 331:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 129              		.loc 1 331 0
 130 0096 184A     		ldr	r2, .L19+16
 131 0098 1221     		movs	r1, #18
 132 009a 1160     		str	r1, [r2]
 332:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****  
 333:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      /* HCLK = SYSCLK / 1 */
 334:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 133              		.loc 1 334 0
 134 009c 5A68     		ldr	r2, [r3, #4]
 135 009e 5A60     		str	r2, [r3, #4]
 335:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****        
 336:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      /* PCLK2 = HCLK / 1 */
 337:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 136              		.loc 1 337 0
 137 00a0 5A68     		ldr	r2, [r3, #4]
 138 00a2 5A60     		str	r2, [r3, #4]
 338:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      
 339:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      /* PCLK1 = HCLK / 2 */
 340:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****      RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 139              		.loc 1 340 0
 140 00a4 5A68     		ldr	r2, [r3, #4]
 141 00a6 42F48062 		orr	r2, r2, #1024
 142 00aa 5A60     		str	r2, [r3, #4]
 341:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 342:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     /* PLL configuration */
 343:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 143              		.loc 1 343 0
 144 00ac 5A68     		ldr	r2, [r3, #4]
 145 00ae 22F47C12 		bic	r2, r2, #4128768
 146 00b2 5A60     		str	r2, [r3, #4]
 344:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL9
 147              		.loc 1 344 0
 148 00b4 5A68     		ldr	r2, [r3, #4]
 149 00b6 42F4E812 		orr	r2, r2, #1900544
 150 00ba 5A60     		str	r2, [r3, #4]
 345:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 346:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     /* Enable PLL */
 347:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     RCC->CR |= RCC_CR_PLLON;
 151              		.loc 1 347 0
 152 00bc 1A68     		ldr	r2, [r3]
 153 00be 42F08072 		orr	r2, r2, #16777216
 154 00c2 1A60     		str	r2, [r3]
 155              	.L8:
 348:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 349:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     /* Wait till PLL is ready */
 350:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 156              		.loc 1 350 0
 157 00c4 1968     		ldr	r1, [r3]
 158 00c6 094A     		ldr	r2, .L19+4
 159 00c8 8901     		lsls	r1, r1, #6
 160 00ca FBD5     		bpl	.L8
 351:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     {
 352:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     }
 353:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     
 354:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     /* Select PLL as system clock source */
 355:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 161              		.loc 1 355 0
 162 00cc 5168     		ldr	r1, [r2, #4]
 163 00ce 21F00301 		bic	r1, r1, #3
 164 00d2 5160     		str	r1, [r2, #4]
 356:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 165              		.loc 1 356 0
 166 00d4 5168     		ldr	r1, [r2, #4]
 167 00d6 41F00201 		orr	r1, r1, #2
 168 00da 5160     		str	r1, [r2, #4]
 169              	.L10:
 357:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** 
 358:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     /* Wait till PLL is used as system clock source */
 359:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 170              		.loc 1 359 0
 171 00dc 5A68     		ldr	r2, [r3, #4]
 172 00de 02F00C02 		and	r2, r2, #12
 173 00e2 082A     		cmp	r2, #8
 174 00e4 FAD1     		bne	.L10
 175 00e6 D0E7     		b	.L9
 176              	.L20:
 177              		.align	2
 178              	.L19:
 179 00e8 00ED00E0 		.word	-536810240
 180 00ec 00100240 		.word	1073876992
 181 00f0 0CC07FF8 		.word	-125845492
 182 00f4 CCFC00FF 		.word	-16712500
 183 00f8 00200240 		.word	1073881088
 184              	.LBE6:
 185              	.LBE7:
 186              		.cfi_endproc
 187              	.LFE111:
 189              		.align	1
 190              		.global	SystemCoreClockUpdate
 191              		.thumb
 192              		.thumb_func
 194              	SystemCoreClockUpdate:
 195              	.LFB112:
 249:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** {
 196              		.loc 1 249 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              	.LVL0:
 253:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 201              		.loc 1 253 0
 202 00fc 134A     		ldr	r2, .L30
 203 00fe 144B     		ldr	r3, .L30+4
 204 0100 5168     		ldr	r1, [r2, #4]
 205              	.LVL1:
 206 0102 01F00C01 		and	r1, r1, #12
 207              	.LVL2:
 255:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   switch (tmp)
 208              		.loc 1 255 0
 209 0106 0429     		cmp	r1, #4
 249:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c **** {
 210              		.loc 1 249 0
 211 0108 10B5     		push	{r4, lr}
 212              	.LCFI1:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 4, -8
 215              		.cfi_offset 14, -4
 255:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   switch (tmp)
 216              		.loc 1 255 0
 217 010a 01D0     		beq	.L23
 218 010c 0829     		cmp	r1, #8
 219 010e 01D0     		beq	.L24
 220              	.L23:
 261:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       SystemCoreClock = HSE_VALUE;
 221              		.loc 1 261 0
 222 0110 1049     		ldr	r1, .L30+8
 223              	.LVL3:
 224 0112 11E0     		b	.L28
 225              	.LVL4:
 226              	.L24:
 265:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 227              		.loc 1 265 0
 228 0114 5168     		ldr	r1, [r2, #4]
 229              	.LVL5:
 266:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 230              		.loc 1 266 0
 231 0116 5068     		ldr	r0, [r2, #4]
 232              	.LVL6:
 267:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllmull = ( pllmull >> 18) + 2;
 233              		.loc 1 267 0
 234 0118 C1F38341 		ubfx	r1, r1, #18, #4
 235              	.LVL7:
 269:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       if (pllsource == 0x00)
 236              		.loc 1 269 0
 237 011c C003     		lsls	r0, r0, #15
 238              	.LVL8:
 267:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       pllmull = ( pllmull >> 18) + 2;
 239              		.loc 1 267 0
 240 011e 01F10201 		add	r1, r1, #2
 241              	.LVL9:
 269:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****       if (pllsource == 0x00)
 242              		.loc 1 269 0
 243 0122 01D4     		bmi	.L27
 272:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 244              		.loc 1 272 0
 245 0124 0C48     		ldr	r0, .L30+12
 246 0126 06E0     		b	.L29
 247              	.L27:
 276:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 248              		.loc 1 276 0
 249 0128 D06A     		ldr	r0, [r2, #44]
 250              	.LVL10:
 278:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 251              		.loc 1 278 0
 252 012a 0A4C     		ldr	r4, .L30+8
 276:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 253              		.loc 1 276 0
 254 012c 00F00F00 		and	r0, r0, #15
 255              	.LVL11:
 256 0130 0130     		adds	r0, r0, #1
 257              	.LVL12:
 278:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 258              		.loc 1 278 0
 259 0132 B4FBF0F0 		udiv	r0, r4, r0
 260              	.LVL13:
 261              	.L29:
 262 0136 4143     		muls	r1, r0, r1
 263              	.LVL14:
 264              	.L28:
 265 0138 1960     		str	r1, [r3]
 287:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 266              		.loc 1 287 0
 267 013a 5268     		ldr	r2, [r2, #4]
 268 013c C2F30312 		ubfx	r2, r2, #4, #4
 269 0140 1A44     		add	r2, r2, r3
 270 0142 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
 271              	.LVL15:
 289:/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Source/Templates/system_stm32f30x.c ****   SystemCoreClock >>= tmp;  
 272              		.loc 1 289 0
 273 0144 1A68     		ldr	r2, [r3]
 274 0146 CA40     		lsrs	r2, r2, r1
 275 0148 1A60     		str	r2, [r3]
 276 014a 10BD     		pop	{r4, pc}
 277              	.L31:
 278              		.align	2
 279              	.L30:
 280 014c 00100240 		.word	1073876992
 281 0150 00000000 		.word	.LANCHOR0
 282 0154 00127A00 		.word	8000000
 283 0158 00093D00 		.word	4000000
 284              		.cfi_endproc
 285              	.LFE112:
 287              		.global	AHBPrescTable
 288              		.global	SystemCoreClock
 289              		.data
 290              		.align	2
 291              		.set	.LANCHOR0,. + 0
 294              	SystemCoreClock:
 295 0000 00A24A04 		.word	72000000
 298              	AHBPrescTable:
 299 0004 00       		.byte	0
 300 0005 00       		.byte	0
 301 0006 00       		.byte	0
 302 0007 00       		.byte	0
 303 0008 00       		.byte	0
 304 0009 00       		.byte	0
 305 000a 00       		.byte	0
 306 000b 00       		.byte	0
 307 000c 01       		.byte	1
 308 000d 02       		.byte	2
 309 000e 03       		.byte	3
 310 000f 04       		.byte	4
 311 0010 06       		.byte	6
 312 0011 07       		.byte	7
 313 0012 08       		.byte	8
 314 0013 09       		.byte	9
 315              		.text
 316              	.Letext0:
 317              		.file 2 "/home/user/gcc-arm-none-eabi-4_8-2013q4/arm-none-eabi/include/stdint.h"
 318              		.file 3 "/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Include/core_cm4.h"
 319              		.file 4 "/home/user/Desktop/STM32-Projekte/FH-Vertibot/src/CMSIS/Device/ST/STM32F30x/Include/stm32
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f30x.c
     /tmp/ccC9xujV.s:20     .text:00000000 $t
     /tmp/ccC9xujV.s:25     .text:00000000 SystemInit
     /tmp/ccC9xujV.s:179    .text:000000e8 $d
     /tmp/ccC9xujV.s:189    .text:000000fc $t
     /tmp/ccC9xujV.s:194    .text:000000fc SystemCoreClockUpdate
     /tmp/ccC9xujV.s:280    .text:0000014c $d
     /tmp/ccC9xujV.s:298    .data:00000004 AHBPrescTable
     /tmp/ccC9xujV.s:294    .data:00000000 SystemCoreClock
     /tmp/ccC9xujV.s:290    .data:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.e41257821655b1beb88e1ee583b76eae
                           .group:00000000 wm4.stm32f30x.h.54.c7b24f715ee55ef38656f44540ae3be6
                           .group:00000000 wm4.core_cm4.h.32.1434cd257ff5806b1b03cd32ab0641e9
                           .group:00000000 wm4.newlib.h.8.384a112feabb3bef7b573ae48cde2e3b
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4.config.h.212.4163ef2871a828c674038d036b081cfd
                           .group:00000000 wm4._ansi.h.23.5644b60c990a4800b02a6e654e88f93a
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.155.cf7c793e178943e1bbf613f1b21cd51a
                           .group:00000000 wm4.stm32f30x.h.292.5f9271075d54fc48f1e25ff79df85cb2
                           .group:00000000 wm4.stm32f30x_adc.h.130.cbebad91f78fb87381fe0860eea6104e
                           .group:00000000 wm4.stm32f30x_comp.h.31.9bbc5f5f1a849069ea9062fbe7b81435
                           .group:00000000 wm4.stm32f30x_dma.h.31.73d173fa6d60026d432f3cf1d2fc4407
                           .group:00000000 wm4.stm32f30x_exti.h.31.22e280aa6e095108654ac8d3c74a2409
                           .group:00000000 wm4.stm32f30x_flash.h.31.bee86dc3079b7049419bdbeec073e2cd
                           .group:00000000 wm4.stm32f30x_gpio.h.31.3745297fee3728b346ad4d2a2467e40f
                           .group:00000000 wm4.stm32f30x_syscfg.h.31.96b023b7dbc3641f358604478433eb5c
                           .group:00000000 wm4.stm32f30x_i2c.h.31.52025acd7f154308042bf46a2835e9d3
                           .group:00000000 wm4.stm32f30x_pwr.h.31.cdef322c6e7f25cfc29954045d24e9b8
                           .group:00000000 wm4.stm32f30x_rcc.h.31.3b94c1144b21d1e4fe780e4d1a02d257
                           .group:00000000 wm4.stm32f30x_spi.h.31.c1ebebab897d23cecc617ec8ad9fd534
                           .group:00000000 wm4.stm32f30x_tim.h.31.336f9cd855fb4e2cd819ac260ded6518
                           .group:00000000 wm4.stm32f30x_usart.h.31.cd85313e29c0a128555b4a7b8ec0f487
                           .group:00000000 wm4.stm32f30x_misc.h.31.f08b0e9f53f0471613b5131bb95f8725
                           .group:00000000 wm4.stm32f30x.h.6173.8b641ba1d9b0040eda9120fe8a414b2d

NO UNDEFINED SYMBOLS
