Classic Timing Analyzer report for controlUnit
Mon Dec 03 00:59:27 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                               ; To                                 ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.030 ns                         ; Instr[31]                          ; condlogic:cl|flopenr:flagreg1|q[1] ; --         ; clk       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.540 ns                         ; decoder:dec|controls[9]            ; MemWrite                           ; Instr[26]  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.068 ns                        ; Instr[31]                          ; PCSrc                              ; --         ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.905 ns                        ; Instr[26]                          ; decoder:dec|controls[6]            ; --         ; Instr[26] ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 288.60 MHz ( period = 3.465 ns ) ; condlogic:cl|flopenr:flagreg0|q[1] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk        ; clk       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                    ;                                    ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Instr[27]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Instr[26]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Instr[25]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Instr[24]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Instr[23]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 288.60 MHz ( period = 3.465 ns )               ; condlogic:cl|flopenr:flagreg0|q[1] ; condlogic:cl|flopenr:flagreg1|q[0] ; clk        ; clk      ; None                        ; None                      ; 3.251 ns                ;
; N/A   ; 288.60 MHz ( period = 3.465 ns )               ; condlogic:cl|flopenr:flagreg0|q[1] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk        ; clk      ; None                        ; None                      ; 3.251 ns                ;
; N/A   ; 289.60 MHz ( period = 3.453 ns )               ; condlogic:cl|flopenr:flagreg0|q[1] ; condlogic:cl|flopenr:flagreg0|q[0] ; clk        ; clk      ; None                        ; None                      ; 3.239 ns                ;
; N/A   ; 289.60 MHz ( period = 3.453 ns )               ; condlogic:cl|flopenr:flagreg0|q[1] ; condlogic:cl|flopenr:flagreg0|q[1] ; clk        ; clk      ; None                        ; None                      ; 3.239 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns )               ; condlogic:cl|flopenr:flagreg1|q[0] ; condlogic:cl|flopenr:flagreg1|q[0] ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns )               ; condlogic:cl|flopenr:flagreg1|q[0] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 301.20 MHz ( period = 3.320 ns )               ; condlogic:cl|flopenr:flagreg1|q[0] ; condlogic:cl|flopenr:flagreg0|q[0] ; clk        ; clk      ; None                        ; None                      ; 3.106 ns                ;
; N/A   ; 301.20 MHz ( period = 3.320 ns )               ; condlogic:cl|flopenr:flagreg1|q[0] ; condlogic:cl|flopenr:flagreg0|q[1] ; clk        ; clk      ; None                        ; None                      ; 3.106 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; condlogic:cl|flopenr:flagreg0|q[0] ; condlogic:cl|flopenr:flagreg1|q[0] ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A   ; 327.12 MHz ( period = 3.057 ns )               ; condlogic:cl|flopenr:flagreg0|q[0] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk        ; clk      ; None                        ; None                      ; 2.843 ns                ;
; N/A   ; 328.41 MHz ( period = 3.045 ns )               ; condlogic:cl|flopenr:flagreg0|q[0] ; condlogic:cl|flopenr:flagreg0|q[0] ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 328.41 MHz ( period = 3.045 ns )               ; condlogic:cl|flopenr:flagreg0|q[0] ; condlogic:cl|flopenr:flagreg0|q[1] ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; condlogic:cl|flopenr:flagreg1|q[1] ; condlogic:cl|flopenr:flagreg1|q[0] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; condlogic:cl|flopenr:flagreg1|q[1] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; condlogic:cl|flopenr:flagreg1|q[1] ; condlogic:cl|flopenr:flagreg0|q[0] ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; condlogic:cl|flopenr:flagreg1|q[1] ; condlogic:cl|flopenr:flagreg0|q[1] ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+-------------+------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                 ; To Clock  ;
+-------+--------------+------------+-------------+------------------------------------+-----------+
; N/A   ; None         ; 6.030 ns   ; Instr[31]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A   ; None         ; 6.030 ns   ; Instr[31]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A   ; None         ; 6.022 ns   ; Instr[29]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A   ; None         ; 6.022 ns   ; Instr[29]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A   ; None         ; 6.018 ns   ; Instr[31]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 6.018 ns   ; Instr[31]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 6.010 ns   ; Instr[29]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 6.010 ns   ; Instr[29]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 5.528 ns   ; Instr[30]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A   ; None         ; 5.528 ns   ; Instr[30]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A   ; None         ; 5.516 ns   ; Instr[30]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 5.516 ns   ; Instr[30]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 5.128 ns   ; Instr[24]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 5.128 ns   ; Instr[24]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 5.054 ns   ; Instr[25]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 5.054 ns   ; Instr[25]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 5.044 ns   ; Instr[24]   ; decoder:dec|ALUControl[1]          ; Instr[25] ;
; N/A   ; None         ; 4.952 ns   ; Instr[24]   ; decoder:dec|ALUControl[1]          ; Instr[24] ;
; N/A   ; None         ; 4.921 ns   ; Instr[28]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A   ; None         ; 4.921 ns   ; Instr[28]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A   ; None         ; 4.909 ns   ; Instr[28]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 4.909 ns   ; Instr[28]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 4.792 ns   ; Instr[23]   ; decoder:dec|ALUControl[0]          ; Instr[25] ;
; N/A   ; None         ; 4.670 ns   ; Instr[23]   ; decoder:dec|ALUControl[0]          ; Instr[23] ;
; N/A   ; None         ; 4.562 ns   ; Instr[23]   ; decoder:dec|ALUControl[0]          ; Instr[24] ;
; N/A   ; None         ; 4.499 ns   ; Instr[20]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A   ; None         ; 4.499 ns   ; Instr[20]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A   ; None         ; 4.489 ns   ; Instr[20]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 4.489 ns   ; Instr[20]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 3.525 ns   ; ALUFlags[3] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A   ; None         ; 3.523 ns   ; ALUFlags[1] ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A   ; None         ; 3.370 ns   ; ALUFlags[2] ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A   ; None         ; 3.320 ns   ; ALUFlags[0] ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A   ; None         ; 2.909 ns   ; Instr[26]   ; decoder:dec|controls[0]            ; Instr[27] ;
; N/A   ; None         ; 2.828 ns   ; Instr[27]   ; decoder:dec|controls[0]            ; Instr[27] ;
; N/A   ; None         ; 2.793 ns   ; Instr[20]   ; decoder:dec|controls[9]            ; Instr[27] ;
; N/A   ; None         ; 2.748 ns   ; Instr[26]   ; decoder:dec|controls[0]            ; Instr[26] ;
; N/A   ; None         ; 2.736 ns   ; Instr[27]   ; decoder:dec|controls[5]            ; Instr[27] ;
; N/A   ; None         ; 2.697 ns   ; Instr[25]   ; decoder:dec|controls[5]            ; Instr[27] ;
; N/A   ; None         ; 2.667 ns   ; Instr[27]   ; decoder:dec|controls[0]            ; Instr[26] ;
; N/A   ; None         ; 2.632 ns   ; Instr[20]   ; decoder:dec|controls[9]            ; Instr[26] ;
; N/A   ; None         ; 2.625 ns   ; Instr[26]   ; decoder:dec|controls[9]            ; Instr[27] ;
; N/A   ; None         ; 2.584 ns   ; Instr[20]   ; decoder:dec|controls[3]            ; Instr[27] ;
; N/A   ; None         ; 2.575 ns   ; Instr[27]   ; decoder:dec|controls[5]            ; Instr[26] ;
; N/A   ; None         ; 2.560 ns   ; Instr[26]   ; decoder:dec|controls[5]            ; Instr[27] ;
; N/A   ; None         ; 2.559 ns   ; Instr[27]   ; decoder:dec|controls[3]            ; Instr[27] ;
; N/A   ; None         ; 2.536 ns   ; Instr[25]   ; decoder:dec|controls[5]            ; Instr[26] ;
; N/A   ; None         ; 2.464 ns   ; Instr[26]   ; decoder:dec|controls[9]            ; Instr[26] ;
; N/A   ; None         ; 2.423 ns   ; Instr[20]   ; decoder:dec|controls[3]            ; Instr[26] ;
; N/A   ; None         ; 2.416 ns   ; Instr[26]   ; decoder:dec|controls[3]            ; Instr[27] ;
; N/A   ; None         ; 2.399 ns   ; Instr[26]   ; decoder:dec|controls[5]            ; Instr[26] ;
; N/A   ; None         ; 2.398 ns   ; Instr[27]   ; decoder:dec|controls[3]            ; Instr[26] ;
; N/A   ; None         ; 2.255 ns   ; Instr[26]   ; decoder:dec|controls[3]            ; Instr[26] ;
; N/A   ; None         ; 1.967 ns   ; Instr[27]   ; decoder:dec|controls[8]            ; Instr[27] ;
; N/A   ; None         ; 1.891 ns   ; Instr[26]   ; decoder:dec|controls[6]            ; Instr[27] ;
; N/A   ; None         ; 1.806 ns   ; Instr[27]   ; decoder:dec|controls[8]            ; Instr[26] ;
; N/A   ; None         ; 1.730 ns   ; Instr[26]   ; decoder:dec|controls[6]            ; Instr[26] ;
+-------+--------------+------------+-------------+------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------+---------------+------------+
; N/A   ; None         ; 9.540 ns   ; decoder:dec|controls[9]            ; MemWrite      ; Instr[26]  ;
; N/A   ; None         ; 9.503 ns   ; condlogic:cl|flopenr:flagreg0|q[1] ; PCSrc         ; clk        ;
; N/A   ; None         ; 9.499 ns   ; decoder:dec|controls[3]            ; PCSrc         ; Instr[26]  ;
; N/A   ; None         ; 9.430 ns   ; decoder:dec|controls[8]            ; PCSrc         ; Instr[26]  ;
; N/A   ; None         ; 9.410 ns   ; condlogic:cl|flopenr:flagreg0|q[1] ; MemWrite      ; clk        ;
; N/A   ; None         ; 9.379 ns   ; decoder:dec|controls[9]            ; MemWrite      ; Instr[27]  ;
; N/A   ; None         ; 9.370 ns   ; condlogic:cl|flopenr:flagreg1|q[0] ; PCSrc         ; clk        ;
; N/A   ; None         ; 9.338 ns   ; decoder:dec|controls[3]            ; PCSrc         ; Instr[27]  ;
; N/A   ; None         ; 9.306 ns   ; decoder:dec|controls[3]            ; RegWrite[0]   ; Instr[26]  ;
; N/A   ; None         ; 9.277 ns   ; condlogic:cl|flopenr:flagreg1|q[0] ; MemWrite      ; clk        ;
; N/A   ; None         ; 9.269 ns   ; decoder:dec|controls[8]            ; PCSrc         ; Instr[27]  ;
; N/A   ; None         ; 9.181 ns   ; condlogic:cl|flopenr:flagreg0|q[1] ; RegWrite[0]   ; clk        ;
; N/A   ; None         ; 9.145 ns   ; decoder:dec|controls[3]            ; RegWrite[0]   ; Instr[27]  ;
; N/A   ; None         ; 9.095 ns   ; condlogic:cl|flopenr:flagreg0|q[0] ; PCSrc         ; clk        ;
; N/A   ; None         ; 9.048 ns   ; condlogic:cl|flopenr:flagreg1|q[0] ; RegWrite[0]   ; clk        ;
; N/A   ; None         ; 9.002 ns   ; condlogic:cl|flopenr:flagreg0|q[0] ; MemWrite      ; clk        ;
; N/A   ; None         ; 8.896 ns   ; decoder:dec|controls[6]            ; MemtoReg      ; Instr[26]  ;
; N/A   ; None         ; 8.884 ns   ; decoder:dec|controls[8]            ; RegSrc[0]     ; Instr[26]  ;
; N/A   ; None         ; 8.876 ns   ; decoder:dec|controls[6]            ; ImmSrc[0]     ; Instr[26]  ;
; N/A   ; None         ; 8.859 ns   ; decoder:dec|controls[8]            ; ImmSrc[1]     ; Instr[26]  ;
; N/A   ; None         ; 8.773 ns   ; condlogic:cl|flopenr:flagreg0|q[0] ; RegWrite[0]   ; clk        ;
; N/A   ; None         ; 8.735 ns   ; decoder:dec|controls[6]            ; MemtoReg      ; Instr[27]  ;
; N/A   ; None         ; 8.723 ns   ; decoder:dec|controls[8]            ; RegSrc[0]     ; Instr[27]  ;
; N/A   ; None         ; 8.715 ns   ; decoder:dec|controls[6]            ; ImmSrc[0]     ; Instr[27]  ;
; N/A   ; None         ; 8.698 ns   ; decoder:dec|controls[8]            ; ImmSrc[1]     ; Instr[27]  ;
; N/A   ; None         ; 8.397 ns   ; decoder:dec|controls[5]            ; ALUSrc        ; Instr[26]  ;
; N/A   ; None         ; 8.377 ns   ; decoder:dec|controls[9]            ; RegSrc[1]     ; Instr[26]  ;
; N/A   ; None         ; 8.289 ns   ; condlogic:cl|flopenr:flagreg1|q[1] ; PCSrc         ; clk        ;
; N/A   ; None         ; 8.236 ns   ; decoder:dec|controls[5]            ; ALUSrc        ; Instr[27]  ;
; N/A   ; None         ; 8.216 ns   ; decoder:dec|controls[9]            ; RegSrc[1]     ; Instr[27]  ;
; N/A   ; None         ; 8.196 ns   ; condlogic:cl|flopenr:flagreg1|q[1] ; MemWrite      ; clk        ;
; N/A   ; None         ; 7.967 ns   ; condlogic:cl|flopenr:flagreg1|q[1] ; RegWrite[0]   ; clk        ;
; N/A   ; None         ; 6.245 ns   ; decoder:dec|ALUControl[0]          ; ALUControl[0] ; Instr[24]  ;
; N/A   ; None         ; 6.137 ns   ; decoder:dec|ALUControl[0]          ; ALUControl[0] ; Instr[23]  ;
; N/A   ; None         ; 6.015 ns   ; decoder:dec|ALUControl[0]          ; ALUControl[0] ; Instr[25]  ;
; N/A   ; None         ; 5.837 ns   ; decoder:dec|ALUControl[1]          ; ALUControl[1] ; Instr[24]  ;
; N/A   ; None         ; 5.745 ns   ; decoder:dec|ALUControl[1]          ; ALUControl[1] ; Instr[25]  ;
+-------+--------------+------------+------------------------------------+---------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 12.068 ns       ; Instr[31] ; PCSrc       ;
; N/A   ; None              ; 12.060 ns       ; Instr[29] ; PCSrc       ;
; N/A   ; None              ; 11.975 ns       ; Instr[31] ; MemWrite    ;
; N/A   ; None              ; 11.967 ns       ; Instr[29] ; MemWrite    ;
; N/A   ; None              ; 11.746 ns       ; Instr[31] ; RegWrite[0] ;
; N/A   ; None              ; 11.738 ns       ; Instr[29] ; RegWrite[0] ;
; N/A   ; None              ; 11.566 ns       ; Instr[30] ; PCSrc       ;
; N/A   ; None              ; 11.473 ns       ; Instr[30] ; MemWrite    ;
; N/A   ; None              ; 11.244 ns       ; Instr[30] ; RegWrite[0] ;
; N/A   ; None              ; 10.959 ns       ; Instr[28] ; PCSrc       ;
; N/A   ; None              ; 10.866 ns       ; Instr[28] ; MemWrite    ;
; N/A   ; None              ; 10.773 ns       ; Instr[14] ; PCSrc       ;
; N/A   ; None              ; 10.637 ns       ; Instr[28] ; RegWrite[0] ;
; N/A   ; None              ; 10.415 ns       ; Instr[13] ; PCSrc       ;
; N/A   ; None              ; 10.014 ns       ; Instr[12] ; PCSrc       ;
; N/A   ; None              ; 9.879 ns        ; Instr[15] ; PCSrc       ;
+-------+-------------------+-----------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+-------------+------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                 ; To Clock  ;
+---------------+-------------+-----------+-------------+------------------------------------+-----------+
; N/A           ; None        ; -0.905 ns ; Instr[26]   ; decoder:dec|controls[6]            ; Instr[26] ;
; N/A           ; None        ; -0.948 ns ; Instr[27]   ; decoder:dec|controls[8]            ; Instr[26] ;
; N/A           ; None        ; -1.066 ns ; Instr[26]   ; decoder:dec|controls[6]            ; Instr[27] ;
; N/A           ; None        ; -1.109 ns ; Instr[27]   ; decoder:dec|controls[8]            ; Instr[27] ;
; N/A           ; None        ; -1.430 ns ; Instr[26]   ; decoder:dec|controls[3]            ; Instr[26] ;
; N/A           ; None        ; -1.573 ns ; Instr[27]   ; decoder:dec|controls[3]            ; Instr[26] ;
; N/A           ; None        ; -1.576 ns ; Instr[26]   ; decoder:dec|controls[5]            ; Instr[26] ;
; N/A           ; None        ; -1.579 ns ; Instr[26]   ; decoder:dec|controls[9]            ; Instr[26] ;
; N/A           ; None        ; -1.591 ns ; Instr[26]   ; decoder:dec|controls[3]            ; Instr[27] ;
; N/A           ; None        ; -1.598 ns ; Instr[20]   ; decoder:dec|controls[3]            ; Instr[26] ;
; N/A           ; None        ; -1.713 ns ; Instr[25]   ; decoder:dec|controls[5]            ; Instr[26] ;
; N/A           ; None        ; -1.734 ns ; Instr[27]   ; decoder:dec|controls[3]            ; Instr[27] ;
; N/A           ; None        ; -1.737 ns ; Instr[26]   ; decoder:dec|controls[5]            ; Instr[27] ;
; N/A           ; None        ; -1.740 ns ; Instr[26]   ; decoder:dec|controls[9]            ; Instr[27] ;
; N/A           ; None        ; -1.747 ns ; Instr[20]   ; decoder:dec|controls[9]            ; Instr[26] ;
; N/A           ; None        ; -1.752 ns ; Instr[27]   ; decoder:dec|controls[5]            ; Instr[26] ;
; N/A           ; None        ; -1.759 ns ; Instr[20]   ; decoder:dec|controls[3]            ; Instr[27] ;
; N/A           ; None        ; -1.874 ns ; Instr[25]   ; decoder:dec|controls[5]            ; Instr[27] ;
; N/A           ; None        ; -1.908 ns ; Instr[20]   ; decoder:dec|controls[9]            ; Instr[27] ;
; N/A           ; None        ; -1.913 ns ; Instr[27]   ; decoder:dec|controls[5]            ; Instr[27] ;
; N/A           ; None        ; -1.971 ns ; Instr[27]   ; decoder:dec|controls[0]            ; Instr[26] ;
; N/A           ; None        ; -2.052 ns ; Instr[26]   ; decoder:dec|controls[0]            ; Instr[26] ;
; N/A           ; None        ; -2.132 ns ; Instr[27]   ; decoder:dec|controls[0]            ; Instr[27] ;
; N/A           ; None        ; -2.213 ns ; Instr[26]   ; decoder:dec|controls[0]            ; Instr[27] ;
; N/A           ; None        ; -3.090 ns ; ALUFlags[0] ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -3.140 ns ; ALUFlags[2] ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A           ; None        ; -3.293 ns ; ALUFlags[1] ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -3.295 ns ; ALUFlags[3] ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A           ; None        ; -3.639 ns ; Instr[24]   ; decoder:dec|ALUControl[1]          ; Instr[24] ;
; N/A           ; None        ; -3.699 ns ; Instr[23]   ; decoder:dec|ALUControl[0]          ; Instr[24] ;
; N/A           ; None        ; -3.731 ns ; Instr[24]   ; decoder:dec|ALUControl[1]          ; Instr[25] ;
; N/A           ; None        ; -3.807 ns ; Instr[23]   ; decoder:dec|ALUControl[0]          ; Instr[23] ;
; N/A           ; None        ; -3.929 ns ; Instr[23]   ; decoder:dec|ALUControl[0]          ; Instr[25] ;
; N/A           ; None        ; -4.259 ns ; Instr[20]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -4.259 ns ; Instr[20]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -4.269 ns ; Instr[20]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A           ; None        ; -4.269 ns ; Instr[20]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A           ; None        ; -4.679 ns ; Instr[28]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -4.679 ns ; Instr[28]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -4.691 ns ; Instr[28]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A           ; None        ; -4.691 ns ; Instr[28]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A           ; None        ; -4.824 ns ; Instr[25]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -4.824 ns ; Instr[25]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -4.863 ns ; Instr[31]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -4.863 ns ; Instr[31]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -4.875 ns ; Instr[31]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A           ; None        ; -4.875 ns ; Instr[31]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A           ; None        ; -4.898 ns ; Instr[24]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -4.898 ns ; Instr[24]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -5.042 ns ; Instr[30]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -5.042 ns ; Instr[30]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -5.054 ns ; Instr[30]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A           ; None        ; -5.054 ns ; Instr[30]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
; N/A           ; None        ; -5.387 ns ; Instr[29]   ; condlogic:cl|flopenr:flagreg0|q[0] ; clk       ;
; N/A           ; None        ; -5.387 ns ; Instr[29]   ; condlogic:cl|flopenr:flagreg0|q[1] ; clk       ;
; N/A           ; None        ; -5.399 ns ; Instr[29]   ; condlogic:cl|flopenr:flagreg1|q[0] ; clk       ;
; N/A           ; None        ; -5.399 ns ; Instr[29]   ; condlogic:cl|flopenr:flagreg1|q[1] ; clk       ;
+---------------+-------------+-----------+-------------+------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 03 00:59:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "decoder:dec|controls[0]" is a latch
    Warning: Node "decoder:dec|ALUControl[1]" is a latch
    Warning: Node "decoder:dec|controls[3]" is a latch
    Warning: Node "decoder:dec|controls[9]" is a latch
    Warning: Node "decoder:dec|controls[8]" is a latch
    Warning: Node "decoder:dec|controls[6]" is a latch
    Warning: Node "decoder:dec|controls[5]" is a latch
    Warning: Node "decoder:dec|ALUControl[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "Instr[27]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Instr[26]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Instr[25]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Instr[24]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Instr[23]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "decoder:dec|Mux0~0" as buffer
    Info: Detected gated clock "decoder:dec|ALUControl[1]~0" as buffer
    Info: Detected gated clock "decoder:dec|Mux6~0" as buffer
Info: Clock "clk" has Internal fmax of 288.6 MHz between source register "condlogic:cl|flopenr:flagreg0|q[1]" and destination register "condlogic:cl|flopenr:flagreg1|q[0]" (period= 3.465 ns)
    Info: + Longest register to register delay is 3.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 2; REG Node = 'condlogic:cl|flopenr:flagreg0|q[1]'
        Info: 2: + IC(0.328 ns) + CELL(0.271 ns) = 0.599 ns; Loc. = LCCOMB_X19_Y35_N14; Fanout = 2; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~0'
        Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.133 ns; Loc. = LCCOMB_X19_Y35_N30; Fanout = 2; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~3'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.537 ns; Loc. = LCCOMB_X19_Y35_N28; Fanout = 1; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~4'
        Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 1.938 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 5; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~5'
        Info: 6: + IC(0.260 ns) + CELL(0.150 ns) = 2.348 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 2; COMB Node = 'condlogic:cl|FlagWrite[1]~0'
        Info: 7: + IC(0.243 ns) + CELL(0.660 ns) = 3.251 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 2; REG Node = 'condlogic:cl|flopenr:flagreg1|q[0]'
        Info: Total cell delay = 1.656 ns ( 50.94 % )
        Info: Total interconnect delay = 1.595 ns ( 49.06 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 2; REG Node = 'condlogic:cl|flopenr:flagreg1|q[0]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: - Longest clock path from clock "clk" to source register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N17; Fanout = 2; REG Node = 'condlogic:cl|flopenr:flagreg0|q[1]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "condlogic:cl|flopenr:flagreg1|q[0]" (data pin = "Instr[31]", clock pin = "clk") is 6.030 ns
    Info: + Longest pin to register delay is 8.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_H12; Fanout = 5; PIN Node = 'Instr[31]'
        Info: 2: + IC(4.840 ns) + CELL(0.420 ns) = 6.100 ns; Loc. = LCCOMB_X19_Y35_N14; Fanout = 2; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~0'
        Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 6.634 ns; Loc. = LCCOMB_X19_Y35_N30; Fanout = 2; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~3'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 7.038 ns; Loc. = LCCOMB_X19_Y35_N28; Fanout = 1; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~4'
        Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 7.439 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 5; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~5'
        Info: 6: + IC(0.260 ns) + CELL(0.150 ns) = 7.849 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 2; COMB Node = 'condlogic:cl|FlagWrite[1]~0'
        Info: 7: + IC(0.243 ns) + CELL(0.660 ns) = 8.752 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 2; REG Node = 'condlogic:cl|flopenr:flagreg1|q[0]'
        Info: Total cell delay = 2.645 ns ( 30.22 % )
        Info: Total interconnect delay = 6.107 ns ( 69.78 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N11; Fanout = 2; REG Node = 'condlogic:cl|flopenr:flagreg1|q[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
Info: tco from clock "Instr[26]" to destination pin "MemWrite" through register "decoder:dec|controls[9]" is 9.540 ns
    Info: + Longest clock path from clock "Instr[26]" to source register is 5.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 6; CLK Node = 'Instr[26]'
        Info: 2: + IC(0.986 ns) + CELL(0.275 ns) = 2.111 ns; Loc. = LCCOMB_X23_Y35_N18; Fanout = 1; COMB Node = 'decoder:dec|Mux6~0'
        Info: 3: + IC(1.381 ns) + CELL(0.000 ns) = 3.492 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'decoder:dec|Mux6~0clkctrl'
        Info: 4: + IC(1.401 ns) + CELL(0.150 ns) = 5.043 ns; Loc. = LCCOMB_X23_Y35_N26; Fanout = 2; REG Node = 'decoder:dec|controls[9]'
        Info: Total cell delay = 1.275 ns ( 25.28 % )
        Info: Total interconnect delay = 3.768 ns ( 74.72 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y35_N26; Fanout = 2; REG Node = 'decoder:dec|controls[9]'
        Info: 2: + IC(0.475 ns) + CELL(0.438 ns) = 0.913 ns; Loc. = LCCOMB_X23_Y35_N0; Fanout = 1; COMB Node = 'condlogic:cl|MemWrite'
        Info: 3: + IC(0.816 ns) + CELL(2.768 ns) = 4.497 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'MemWrite'
        Info: Total cell delay = 3.206 ns ( 71.29 % )
        Info: Total interconnect delay = 1.291 ns ( 28.71 % )
Info: Longest tpd from source pin "Instr[31]" to destination pin "PCSrc" is 12.068 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_H12; Fanout = 5; PIN Node = 'Instr[31]'
    Info: 2: + IC(4.840 ns) + CELL(0.420 ns) = 6.100 ns; Loc. = LCCOMB_X19_Y35_N14; Fanout = 2; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~0'
    Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 6.634 ns; Loc. = LCCOMB_X19_Y35_N30; Fanout = 2; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~3'
    Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 7.038 ns; Loc. = LCCOMB_X19_Y35_N28; Fanout = 1; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~4'
    Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 7.439 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 5; COMB Node = 'condlogic:cl|condcheck:cc|Mux0~5'
    Info: 6: + IC(0.904 ns) + CELL(0.150 ns) = 8.493 ns; Loc. = LCCOMB_X23_Y35_N10; Fanout = 1; COMB Node = 'condlogic:cl|PCSrc~1'
    Info: 7: + IC(0.817 ns) + CELL(2.758 ns) = 12.068 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'PCSrc'
    Info: Total cell delay = 4.743 ns ( 39.30 % )
    Info: Total interconnect delay = 7.325 ns ( 60.70 % )
Info: th for register "decoder:dec|controls[6]" (data pin = "Instr[26]", clock pin = "Instr[26]") is -0.905 ns
    Info: + Longest clock path from clock "Instr[26]" to destination register is 5.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 6; CLK Node = 'Instr[26]'
        Info: 2: + IC(0.986 ns) + CELL(0.275 ns) = 2.111 ns; Loc. = LCCOMB_X23_Y35_N18; Fanout = 1; COMB Node = 'decoder:dec|Mux6~0'
        Info: 3: + IC(1.381 ns) + CELL(0.000 ns) = 3.492 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'decoder:dec|Mux6~0clkctrl'
        Info: 4: + IC(1.401 ns) + CELL(0.150 ns) = 5.043 ns; Loc. = LCCOMB_X23_Y35_N30; Fanout = 2; REG Node = 'decoder:dec|controls[6]'
        Info: Total cell delay = 1.275 ns ( 25.28 % )
        Info: Total interconnect delay = 3.768 ns ( 74.72 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 6; CLK Node = 'Instr[26]'
        Info: 2: + IC(4.827 ns) + CELL(0.271 ns) = 5.948 ns; Loc. = LCCOMB_X23_Y35_N30; Fanout = 2; REG Node = 'decoder:dec|controls[6]'
        Info: Total cell delay = 1.121 ns ( 18.85 % )
        Info: Total interconnect delay = 4.827 ns ( 81.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Mon Dec 03 00:59:27 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


