{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428640666696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428640666706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 13:37:46 2015 " "Processing started: Fri Apr 10 13:37:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428640666706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428640666706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_RIKEN -c DDS_RIKEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_RIKEN -c DDS_RIKEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428640666706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1428640667096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_riken.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_riken.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS_RIKEN-behaviour " "Found design unit 1: DDS_RIKEN-behaviour" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676079 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS_RIKEN " "Found entity 1: DDS_RIKEN" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_ram-SYN " "Found design unit 1: dds_ram-SYN" {  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676081 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_ram " "Found entity 1: dds_ram" {  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_pll-SYN " "Found design unit 1: dds_pll-SYN" {  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676083 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_pll " "Found entity 1: dds_pll" {  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_compare-SYN " "Found design unit 1: dds_compare-SYN" {  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676085 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_compare " "Found entity 1: dds_compare" {  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_add_subtract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_add_subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_add_subtract-SYN " "Found design unit 1: dds_add_subtract-SYN" {  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676087 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_add_subtract " "Found entity 1: dds_add_subtract" {  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_14bit_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_14bit_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_14bit_compare-SYN " "Found design unit 1: dds_14bit_compare-SYN" {  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676090 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_14bit_compare " "Found entity 1: dds_14bit_compare" {  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_14bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_14bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_14bit_adder-SYN " "Found design unit 1: dds_14bit_adder-SYN" {  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676092 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_14bit_adder " "Found entity 1: dds_14bit_adder" {  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640676092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640676092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_RIKEN " "Elaborating entity \"DDS_RIKEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428640676989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_slow DDS_RIKEN.vhd(111) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(111): object \"clk_slow\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640676991 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_aeb DDS_RIKEN.vhd(121) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(121): object \"comparer_aeb\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640676991 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_alb DDS_RIKEN.vhd(123) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(123): object \"comparer_alb\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640676991 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_aeb2 DDS_RIKEN.vhd(128) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(128): object \"comparer_aeb2\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640676991 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparer_alb2 DDS_RIKEN.vhd(130) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(130): object \"comparer_alb2\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640676991 "|DDS_RIKEN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "amp_ramp_up DDS_RIKEN.vhd(231) " "Verilog HDL or VHDL warning at DDS_RIKEN.vhd(231): object \"amp_ramp_up\" assigned a value but never read" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428640676993 "|DDS_RIKEN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dds_bus_out\[7..2\] DDS_RIKEN.vhd(35) " "Using initial value X (don't care) for net \"dds_bus_out\[7..2\]\" at DDS_RIKEN.vhd(35)" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428640677015 "|DDS_RIKEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_pll dds_pll:pll " "Elaborating entity \"dds_pll\" for hierarchy \"dds_pll:pll\"" {  } { { "DDS_RIKEN.vhd" "pll" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dds_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dds_pll:pll\|altpll:altpll_component\"" {  } { { "dds_pll.vhd" "altpll_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"dds_pll:pll\|altpll:altpll_component\"" {  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640677272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"dds_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1250 " "Parameter \"clk1_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dds_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dds_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677276 ""}  } { { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640677276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dds_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dds_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_pll_altpll " "Found entity 1: dds_pll_altpll" {  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_pll_altpll dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated " "Elaborating entity \"dds_pll_altpll\" for hierarchy \"dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_14bit_compare dds_14bit_compare:comparer_14bit_1 " "Elaborating entity \"dds_14bit_compare\" for hierarchy \"dds_14bit_compare:comparer_14bit_1\"" {  } { { "DDS_RIKEN.vhd" "comparer_14bit_1" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_14bit_compare.vhd" "LPM_COMPARE_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640677489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677489 ""}  } { { "dds_14bit_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_compare.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640677489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eng " "Found entity 1: cmpr_eng" {  } { { "db/cmpr_eng.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/cmpr_eng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eng dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated " "Elaborating entity \"cmpr_eng\" for hierarchy \"dds_14bit_compare:comparer_14bit_1\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_14bit_adder dds_14bit_adder:adder_14bit " "Elaborating entity \"dds_14bit_adder\" for hierarchy \"dds_14bit_adder:adder_14bit\"" {  } { { "DDS_RIKEN.vhd" "adder_14bit" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_14bit_adder.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640677576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677576 ""}  } { { "dds_14bit_adder.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_14bit_adder.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640677576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_urg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_urg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_urg " "Found entity 1: add_sub_urg" {  } { { "db/add_sub_urg.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/add_sub_urg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_urg dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_urg:auto_generated " "Elaborating entity \"add_sub_urg\" for hierarchy \"dds_14bit_adder:adder_14bit\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_urg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_compare dds_compare:comparer_1 " "Elaborating entity \"dds_compare\" for hierarchy \"dds_compare:comparer_1\"" {  } { { "DDS_RIKEN.vhd" "comparer_1" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_compare.vhd" "LPM_COMPARE_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640677629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677629 ""}  } { { "dds_compare.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_compare.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640677629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ach.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ach.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ach " "Found entity 1: cmpr_ach" {  } { { "db/cmpr_ach.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/cmpr_ach.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ach dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\|cmpr_ach:auto_generated " "Elaborating entity \"cmpr_ach\" for hierarchy \"dds_compare:comparer_1\|lpm_compare:LPM_COMPARE_component\|cmpr_ach:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_add_subtract dds_add_subtract:adder " "Elaborating entity \"dds_add_subtract\" for hierarchy \"dds_add_subtract:adder\"" {  } { { "DDS_RIKEN.vhd" "adder" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_add_subtract.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640677704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677705 ""}  } { { "dds_add_subtract.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_add_subtract.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640677705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fog " "Found entity 1: add_sub_fog" {  } { { "db/add_sub_fog.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/add_sub_fog.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fog dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_fog:auto_generated " "Elaborating entity \"add_sub_fog\" for hierarchy \"dds_add_subtract:adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_fog:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_ram dds_ram:ram1 " "Elaborating entity \"dds_ram\" for hierarchy \"dds_ram:ram1\"" {  } { { "DDS_RIKEN.vhd" "ram1" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "dds_ram.vhd" "altsyncram_component" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640677820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677823 ""}  } { { "dds_ram.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_ram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428640677823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kip3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kip3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kip3 " "Found entity 1: altsyncram_kip3" {  } { { "db/altsyncram_kip3.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kip3 dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated " "Elaborating entity \"altsyncram_kip3\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_kip3.tdf" "decode2" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640677957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640677957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_kip3.tdf" "rden_decode_b" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640677958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qb " "Found entity 1: mux_9qb" {  } { { "db/mux_9qb.tdf" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/mux_9qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428640678005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428640678005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9qb dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|mux_9qb:mux3 " "Elaborating entity \"mux_9qb\" for hierarchy \"dds_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_kip3:auto_generated\|mux_9qb:mux3\"" {  } { { "db/altsyncram_kip3.tdf" "mux3" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/altsyncram_kip3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428640678006 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1428640680000 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1428640680000 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OE GND " "Pin \"LED_OE\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|LED_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[0\] VCC " "Pin \"dds_port\[0\]\" is stuck at VCC" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[1\] GND " "Pin \"dds_port\[1\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[3\] GND " "Pin \"dds_port\[3\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[4\] GND " "Pin \"dds_port\[4\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[5\] GND " "Pin \"dds_port\[5\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[6\] GND " "Pin \"dds_port\[6\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[7\] GND " "Pin \"dds_port\[7\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[8\] VCC " "Pin \"dds_port\[8\]\" is stuck at VCC" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[14\] GND " "Pin \"dds_port\[14\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_port\[15\] GND " "Pin \"dds_port\[15\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_port[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_osk GND " "Pin \"dds_osk\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_osk"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_drhold GND " "Pin \"dds_drhold\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_drhold"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_drctl GND " "Pin \"dds_drctl\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_drctl"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[0\] GND " "Pin \"f_pin\[0\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|f_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[1\] GND " "Pin \"f_pin\[1\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|f_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[2\] GND " "Pin \"f_pin\[2\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|f_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_pin\[3\] GND " "Pin \"f_pin\[3\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|f_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ps\[0\] GND " "Pin \"ps\[0\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|ps[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ps\[1\] GND " "Pin \"ps\[1\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|ps[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ps\[2\] GND " "Pin \"ps\[2\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|ps[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[2\] GND " "Pin \"dds_bus_out\[2\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[3\] GND " "Pin \"dds_bus_out\[3\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[4\] GND " "Pin \"dds_bus_out\[4\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[5\] GND " "Pin \"dds_bus_out\[5\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[6\] GND " "Pin \"dds_bus_out\[6\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dds_bus_out\[7\] GND " "Pin \"dds_bus_out\[7\]\" is stuck at GND" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428640680290 "|DDS_RIKEN|dds_bus_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428640680290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428640680420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428640681854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640681854 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dds_pll.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/dds_pll.vhd" 142 0 0 } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 160 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1428640681940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in0 " "No output dependent on input pin \"clk_in0\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|clk_in0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_drover " "No output dependent on input pin \"dds_drover\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_drover"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[16\] " "No output dependent on input pin \"dds_bus_in\[16\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[17\] " "No output dependent on input pin \"dds_bus_in\[17\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[18\] " "No output dependent on input pin \"dds_bus_in\[18\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[19\] " "No output dependent on input pin \"dds_bus_in\[19\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[20\] " "No output dependent on input pin \"dds_bus_in\[20\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[21\] " "No output dependent on input pin \"dds_bus_in\[21\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[22\] " "No output dependent on input pin \"dds_bus_in\[22\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dds_bus_in\[23\] " "No output dependent on input pin \"dds_bus_in\[23\]\"" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428640682044 "|DDS_RIKEN|dds_bus_in[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1428640682044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1893 " "Implemented 1893 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428640682046 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428640682046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1716 " "Implemented 1716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428640682046 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1428640682046 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1428640682046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428640682046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428640682119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 13:38:02 2015 " "Processing ended: Fri Apr 10 13:38:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428640682119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428640682119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428640682119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428640682119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428640684555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428640684564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 13:38:04 2015 " "Processing started: Fri Apr 10 13:38:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428640684564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1428640684564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_RIKEN -c DDS_RIKEN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_RIKEN -c DDS_RIKEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1428640684564 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1428640684686 ""}
{ "Info" "0" "" "Project  = DDS_RIKEN" {  } {  } 0 0 "Project  = DDS_RIKEN" 0 0 "Fitter" 0 0 1428640684686 ""}
{ "Info" "0" "" "Revision = DDS_RIKEN" {  } {  } 0 0 "Revision = DDS_RIKEN" 0 0 "Fitter" 0 0 1428640684686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1428640684798 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_RIKEN EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"DDS_RIKEN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428640684818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428640684876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428640684876 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 908 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1428640684923 ""}  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 908 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1428640684923 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428640685030 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428640685034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428640685120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428640685120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428640685120 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428640685120 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5291 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640685127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5293 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640685127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5295 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640685127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5297 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428640685127 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428640685127 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428640685130 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1428640685190 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS_RIKEN.sdc " "Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1428640685928 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428640685929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428640685935 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1428640685953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1428640685954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1428640685955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_dds~input (placed in PIN A9 (CLK8, DIFFCLK_5n)) " "Automatically promoted node clk_dds~input (placed in PIN A9 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 5267 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640686108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node dds_pll:pll\|altpll:altpll_component\|dds_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } { { "db/dds_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/db/dds_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 908 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640686108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_ram_wrclock  " "Automatically promoted node dds_ram_wrclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_ram_wrclock~1 " "Destination node dds_ram_wrclock~1" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 3168 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 1921 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640686108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_system  " "Automatically promoted node clk_system " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_system~2 " "Destination node clk_system~2" {  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 2141 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 1969 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640686108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_step_to_next_freq_sampled  " "Automatically promoted node dds_step_to_next_freq_sampled " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428640686108 ""}  } { { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 1913 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428640686108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428640686658 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428640686660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428640686661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428640686664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428640686668 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428640686672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428640686672 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428640686674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428640686783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428640686786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428640686786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640686938 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1428640686953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428640688314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640688605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428640688637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428640691956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640691956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428640692931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428640695313 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428640695313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640699176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428640699177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428640699177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.95 " "Total time spent on timing analysis during the Fitter is 1.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428640699233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428640699319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428640700515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428640700573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428640701332 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428640702020 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "41 Cyclone IV E " "41 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in0 3.3-V LVTTL T8 " "Pin clk_in0 uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { clk_in0 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in0" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 144 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_drover 3.3-V LVTTL C2 " "Pin dds_drover uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_drover } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_drover" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 146 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[16\] 3.3-V LVTTL D5 " "Pin dds_bus_in\[16\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[16\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[17\] 3.3-V LVTTL D6 " "Pin dds_bus_in\[17\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[17\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[18\] 3.3-V LVTTL D3 " "Pin dds_bus_in\[18\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[18\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[19\] 3.3-V LVTTL C3 " "Pin dds_bus_in\[19\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[19\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[20\] 3.3-V LVTTL K5 " "Pin dds_bus_in\[20\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[20\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 111 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[21\] 3.3-V LVTTL F3 " "Pin dds_bus_in\[21\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[21\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 112 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[22\] 3.3-V LVTTL L3 " "Pin dds_bus_in\[22\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[22\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 113 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[23\] 3.3-V LVTTL L7 " "Pin dds_bus_in\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[23\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 114 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_out\[0\] 3.3-V LVTTL R6 " "Pin dds_bus_out\[0\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_out[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_out\[0\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 123 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_out\[1\] 3.3-V LVTTL T7 " "Pin dds_bus_out\[1\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_out[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_out\[1\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 124 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[28\] 3.3-V LVTTL M7 " "Pin dds_bus_in\[28\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[28\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 119 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[29\] 3.3-V LVTTL N5 " "Pin dds_bus_in\[29\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[29\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 120 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[1\] 3.3-V LVTTL P14 " "Pin add_in\[1\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[1\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 134 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[0\] 3.3-V LVTTL N12 " "Pin add_in\[0\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[0\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 133 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[30\] 3.3-V LVTTL N6 " "Pin dds_bus_in\[30\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[30\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 121 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[31\] 3.3-V LVTTL P6 " "Pin dds_bus_in\[31\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[31\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 122 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[3\] 3.3-V LVTTL L13 " "Pin add_in\[3\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[3\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 136 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "add_in\[2\] 3.3-V LVTTL N14 " "Pin add_in\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { add_in[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "add_in\[2\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 135 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[27\] 3.3-V LVTTL N3 " "Pin dds_bus_in\[27\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[27\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 118 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[24\] 3.3-V LVTTL M6 " "Pin dds_bus_in\[24\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[24\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 115 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[26\] 3.3-V LVTTL P3 " "Pin dds_bus_in\[26\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[26\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_dds 3.3-V LVTTL A9 " "Pin clk_dds uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { clk_dds } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_dds" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 143 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[25\] 3.3-V LVTTL L4 " "Pin dds_bus_in\[25\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[25\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[2\] 3.3-V LVTTL J1 " "Pin dds_bus_in\[2\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[2\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[3\] 3.3-V LVTTL J2 " "Pin dds_bus_in\[3\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[3\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[4\] 3.3-V LVTTL N1 " "Pin dds_bus_in\[4\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[4\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[5\] 3.3-V LVTTL N2 " "Pin dds_bus_in\[5\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[5\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[6\] 3.3-V LVTTL L1 " "Pin dds_bus_in\[6\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[6\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[7\] 3.3-V LVTTL L2 " "Pin dds_bus_in\[7\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[7\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[8\] 3.3-V LVTTL R1 " "Pin dds_bus_in\[8\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[8\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[9\] 3.3-V LVTTL T2 " "Pin dds_bus_in\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[9\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[10\] 3.3-V LVTTL P1 " "Pin dds_bus_in\[10\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[10\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[11\] 3.3-V LVTTL P2 " "Pin dds_bus_in\[11\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[11\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[12\] 3.3-V LVTTL R4 " "Pin dds_bus_in\[12\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[12\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[13\] 3.3-V LVTTL T4 " "Pin dds_bus_in\[13\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[13\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[14\] 3.3-V LVTTL R3 " "Pin dds_bus_in\[14\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[14\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[15\] 3.3-V LVTTL T3 " "Pin dds_bus_in\[15\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[15\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[0\] 3.3-V LVTTL K1 " "Pin dds_bus_in\[0\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[0\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dds_bus_in\[1\] 3.3-V LVTTL K2 " "Pin dds_bus_in\[1\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { dds_bus_in[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dds_bus_in\[1\]" } } } } { "DDS_RIKEN.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/DDS_RIKEN.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428640702384 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1428640702384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/output_files/DDS_RIKEN.fit.smsg " "Generated suppressed messages file C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/DDS_FPGA_2015_03_10/output_files/DDS_RIKEN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428640702516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1426 " "Peak virtual memory: 1426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428640703415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 13:38:23 2015 " "Processing ended: Fri Apr 10 13:38:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428640703415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428640703415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428640703415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428640703415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1428640705905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428640705913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 13:38:25 2015 " "Processing started: Fri Apr 10 13:38:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428640705913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1428640705913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS_RIKEN -c DDS_RIKEN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS_RIKEN -c DDS_RIKEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1428640705913 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1428640706818 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1428640706860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428640707331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 13:38:27 2015 " "Processing ended: Fri Apr 10 13:38:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428640707331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428640707331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428640707331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1428640707331 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1428640707929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1428640709756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428640709765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 13:38:29 2015 " "Processing started: Fri Apr 10 13:38:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428640709765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428640709765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDS_RIKEN -c DDS_RIKEN " "Command: quartus_sta DDS_RIKEN -c DDS_RIKEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428640709765 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1428640709897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1428640710083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428640710140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428640710140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS_RIKEN.sdc " "Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1428640711513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428640711514 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -waveform \{0.000 4.000\} -name clk_dds clk_dds " "create_clock -period 8.000 -waveform \{0.000 4.000\} -name clk_dds clk_dds" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711520 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711520 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428640711520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock " "create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled " "create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_system clk_system " "create_clock -period 1.000 -name clk_system clk_system" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711521 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1428640711608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711609 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428640711612 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1428640711630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428640711782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428640711782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.592 " "Worst-case setup slack is -6.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.592           -3077.826 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.592           -3077.826 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.965            -101.629 clk_system  " "   -3.965            -101.629 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.981            -160.699 clk_dds  " "   -2.981            -160.699 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.705            -423.897 dds_ram_wrclock  " "   -2.705            -423.897 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -14.734 dds_step_to_next_freq_sampled  " "   -1.722             -14.734 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640711798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.280 " "Worst-case hold slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.280 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.280              -0.280 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk_system  " "    0.379               0.000 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 dds_ram_wrclock  " "    0.412               0.000 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 dds_step_to_next_freq_sampled  " "    0.465               0.000 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 clk_dds  " "    0.651               0.000 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640711819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428640711828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428640711839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -614.592 dds_ram_wrclock  " "   -3.201            -614.592 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -92.194 clk_system  " "   -1.487             -92.194 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 dds_step_to_next_freq_sampled  " "   -1.487             -17.844 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.639               0.000 clk_dds  " "    3.639               0.000 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.660               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.660               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640711853 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428640712187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428640712211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428640712690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428640712915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428640712915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.515 " "Worst-case setup slack is -5.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.515           -2490.842 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.515           -2490.842 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.705             -91.323 clk_system  " "   -3.705             -91.323 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758            -146.264 clk_dds  " "   -2.758            -146.264 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591            -401.377 dds_ram_wrclock  " "   -2.591            -401.377 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469             -12.354 dds_step_to_next_freq_sampled  " "   -1.469             -12.354 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640712928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.366 " "Worst-case hold slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -0.366 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.366              -0.366 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk_system  " "    0.400               0.000 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 dds_step_to_next_freq_sampled  " "    0.417               0.000 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 dds_ram_wrclock  " "    0.458               0.000 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 clk_dds  " "    0.580               0.000 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640712955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428640712969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428640712983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -614.592 dds_ram_wrclock  " "   -3.201            -614.592 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -92.194 clk_system  " "   -1.487             -92.194 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 dds_step_to_next_freq_sampled  " "   -1.487             -17.844 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.638               0.000 clk_dds  " "    3.638               0.000 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.629               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.629               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640712996 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428640713368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428640713640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428640713640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.138 " "Worst-case setup slack is -1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138             -10.997 clk_system  " "   -1.138             -10.997 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.972             -46.278 clk_dds  " "   -0.972             -46.278 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915            -126.821 dds_ram_wrclock  " "   -0.915            -126.821 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.600 dds_step_to_next_freq_sampled  " "   -0.187              -0.600 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.051              -0.051 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640713658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.037 " "Worst-case hold slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.037 clk_system  " "   -0.037              -0.037 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.015               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 dds_step_to_next_freq_sampled  " "    0.194               0.000 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 dds_ram_wrclock  " "    0.340               0.000 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk_dds  " "    0.347               0.000 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640713687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428640713704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428640713722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -192.000 dds_ram_wrclock  " "   -1.000            -192.000 dds_ram_wrclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -62.000 clk_system  " "   -1.000             -62.000 clk_system " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 dds_step_to_next_freq_sampled  " "   -1.000             -12.000 dds_step_to_next_freq_sampled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.210               0.000 clk_dds  " "    3.210               0.000 clk_dds " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.746               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.746               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428640713740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428640714625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428640714625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428640714858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 13:38:34 2015 " "Processing ended: Fri Apr 10 13:38:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428640714858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428640714858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428640714858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428640714858 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428640715584 ""}
