Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 27 19:34:38 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file aclock_timing_summary_routed.rpt -pb aclock_timing_summary_routed.pb -rpx aclock_timing_summary_routed.rpx -warn_on_violation
| Design       : aclock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.808        0.000                      0                  122        0.185        0.000                      0                  122        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.808        0.000                      0                  122        0.185        0.000                      0                  122        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.450ns (47.145%)  route 2.747ns (52.855%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    counter_reg[20]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    counter_reg[24]_i_1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.270 r  counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.270    counter_reg[26]_i_1_n_6
    SLICE_X9Y22          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.436    14.777    clk1_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.062    15.078    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 2.339ns (45.992%)  route 2.747ns (54.008%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    counter_reg[20]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    counter_reg[24]_i_1_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.159 r  counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.159    counter_reg[26]_i_1_n_7
    SLICE_X9Y22          FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.436    14.777    clk1_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.062    15.078    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.336ns (45.960%)  route 2.747ns (54.040%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    counter_reg[20]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.156 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.156    counter_reg[24]_i_1_n_6
    SLICE_X9Y21          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.438    14.779    clk1_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.062    15.080    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.315ns (45.735%)  route 2.747ns (54.264%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    counter_reg[20]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.135 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.135    counter_reg[24]_i_1_n_4
    SLICE_X9Y21          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.438    14.779    clk1_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.062    15.080    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.241ns (44.930%)  route 2.747ns (55.070%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    counter_reg[20]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.061 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.061    counter_reg[24]_i_1_n_5
    SLICE_X9Y21          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.438    14.779    clk1_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.062    15.080    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.225ns (44.753%)  route 2.747ns (55.247%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    counter_reg[20]_i_1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.045 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.045    counter_reg[24]_i_1_n_7
    SLICE_X9Y21          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.438    14.779    clk1_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.062    15.080    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.222ns (44.720%)  route 2.747ns (55.280%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.042 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.042    counter_reg[20]_i_1_n_6
    SLICE_X9Y20          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.439    14.780    clk1_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.062    15.081    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.201ns (44.485%)  route 2.747ns (55.515%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.021 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.021    counter_reg[20]_i_1_n_4
    SLICE_X9Y20          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.439    14.780    clk1_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.062    15.081    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.127ns (43.642%)  route 2.747ns (56.358%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.947 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.947    counter_reg[20]_i_1_n_5
    SLICE_X9Y20          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.439    14.780    clk1_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.062    15.081    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.111ns (43.457%)  route 2.747ns (56.543%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.552     5.073    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     5.591 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.542     6.133    counter_reg_n_0_[0]
    SLICE_X8Y22          LUT3 (Prop_lut3_I2_O)        0.124     6.257 r  counter[24]_i_7/O
                         net (fo=6, routed)           1.275     7.532    counter[24]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.656 r  counter[4]_i_7/O
                         net (fo=4, routed)           0.437     8.093    counter[4]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.217 r  counter[4]_i_6/O
                         net (fo=1, routed)           0.493     8.710    counter[1]
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.366 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    counter_reg[4]_i_1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    counter_reg[8]_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    counter_reg[12]_i_1_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    counter_reg[16]_i_1_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.931 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.931    counter_reg[20]_i_1_n_7
    SLICE_X9Y20          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.439    14.780    clk1_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.062    15.081    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.556     1.439    clk1_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 f  counter_reg[25]/Q
                         net (fo=6, routed)           0.132     1.712    counter_reg_n_0_[25]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    counter[0]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.823     1.950    clk1_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.120     1.572    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 M_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.767%)  route 0.160ns (46.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk1_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  M_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  M_out1_reg[2]/Q
                         net (fo=10, routed)          0.160     1.767    M_out1_OBUF[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  M_out1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.812    M_out1[3]_i_2_n_0
    SLICE_X6Y22          FDRE                                         r  M_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    clk1_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  M_out1_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120     1.599    M_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 M_out0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.141%)  route 0.145ns (43.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk1_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  M_out0_reg[1]/Q
                         net (fo=10, routed)          0.145     1.754    M_out0_OBUF[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  M_out0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    M_out0[0]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk1_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092     1.560    M_out0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 M_out0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk1_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  M_out0_reg[1]/Q
                         net (fo=10, routed)          0.148     1.757    M_out0_OBUF[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  M_out0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    M_out0[1]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk1_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092     1.560    M_out0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 M_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.339%)  route 0.143ns (40.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk1_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  M_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  M_out1_reg[3]/Q
                         net (fo=10, routed)          0.143     1.773    M_out1_OBUF[3]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  M_out1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    M_out1[2]_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  M_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    clk1_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  M_out1_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.091     1.570    M_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 M_out0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    clk1_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  M_out0_reg[2]/Q
                         net (fo=10, routed)          0.158     1.767    M_out0_OBUF[2]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  M_out0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    M_out0[2]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk1_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  M_out0_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092     1.560    M_out0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line310/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line310/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.086%)  route 0.201ns (51.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    nolabel_line310/CLK
    SLICE_X0Y23          FDCE                                         r  nolabel_line310/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line310/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.201     1.808    nolabel_line310/s[1]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  nolabel_line310/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    nolabel_line310/digit[1]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  nolabel_line310/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line310/CLK
    SLICE_X7Y23          FDRE                                         r  nolabel_line310/digit_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.092     1.590    nolabel_line310/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 h_out0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    clk1_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  h_out0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  h_out0_reg[2]/Q
                         net (fo=8, routed)           0.168     1.775    h_out0_reg_n_0_[2]
    SLICE_X7Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  h_out0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    h_out0[2]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  h_out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.852     1.979    clk1_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  h_out0_reg[2]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.091     1.557    h_out0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line310/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line310/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.962%)  route 0.202ns (52.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    nolabel_line310/CLK
    SLICE_X0Y23          FDCE                                         r  nolabel_line310/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line310/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.202     1.809    nolabel_line310/s[1]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  nolabel_line310/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    nolabel_line310/digit[0]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  nolabel_line310/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    nolabel_line310/CLK
    SLICE_X7Y23          FDRE                                         r  nolabel_line310/digit_reg[0]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.091     1.589    nolabel_line310/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 S_out0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S_out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.940%)  route 0.193ns (48.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.584     1.467    clk1_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  S_out0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  S_out0_reg[1]/Q
                         net (fo=8, routed)           0.193     1.825    p_1_in[1]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  S_out0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    S_out0[2]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  S_out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.854     1.981    clk1_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  S_out0_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.120     1.602    S_out0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk1_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Alarm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y21    h_out0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y25    H_out0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    h_out0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    H_out0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y21    h_out0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    H_out0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    h_out0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    H_out1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Alarm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y21    h_out0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    H_out0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    h_out0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y21    h_out0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    H_out0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    h_out0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    H_out1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    h_out1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    H_out1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Alarm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25    H_out0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    h_out0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    H_out0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    h_out0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    H_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    h_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    H_out1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    M_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    M_out1_reg[1]/C



