

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size b7f8db827dc7c582a8c3658d7c17cb63  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x557a7628e49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_384_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76296270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76296500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76296790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76296a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76296cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76296f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a762971d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76297460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a762976e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76297960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76297be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76297e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a762980e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76298360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a762985e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557a76298860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76298a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76298ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76298ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a762990e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a76299fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a7629a1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a7629a400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a7629a620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a7629a840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557a7629aa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a76532100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a76532140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a76532180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a765321c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a76531380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a765320e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a7629d900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a7629d920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a765320e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a7629d904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557a765320f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffdd5630540..

GPGPU-Sim PTX: cudaLaunch for 0x0x557a7628e49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 126342
gpu_sim_insn = 88694784
gpu_ipc =     702.0214
gpu_tot_sim_cycle = 126342
gpu_tot_sim_insn = 88694784
gpu_tot_ipc =     702.0214
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4652% 
gpu_tot_occupancy = 12.4652% 
max_total_param_size = 0
gpu_stall_dramfull = 19746
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.3369
partiton_level_parallism_total  =       9.3369
partiton_level_parallism_util =      21.0998
partiton_level_parallism_util_total  =      21.0998
L2_BW  =     338.2214 GB/Sec
L2_BW_total  =     338.2214 GB/Sec
gpu_total_sim_rate=139457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 183
	L1D_cache_core[1]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[2]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 742
	L1D_cache_core[3]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[5]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 923
	L1D_cache_core[6]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[7]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1015
	L1D_cache_core[8]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1003
	L1D_cache_core[9]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[10]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1376
	L1D_cache_core[11]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[12]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[13]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307
	L1D_cache_core[14]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1184
	L1D_cache_core[15]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[16]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1103
	L1D_cache_core[17]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1411
	L1D_cache_core[18]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1233
	L1D_cache_core[19]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 611
	L1D_cache_core[20]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[21]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[22]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[23]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 461
	L1D_cache_core[24]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 615
	L1D_cache_core[25]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[26]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1176
	L1D_cache_core[27]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[28]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250
	L1D_cache_core[29]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
	L1D_cache_core[30]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[31]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[32]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[33]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 614
	L1D_cache_core[34]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1614
	L1D_cache_core[35]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1218
	L1D_cache_core[36]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625
	L1D_cache_core[37]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1204
	L1D_cache_core[38]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 482
	L1D_cache_core[39]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1156
	L1D_cache_core[40]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1599
	L1D_cache_core[41]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 527
	L1D_cache_core[42]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1974
	L1D_cache_core[43]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1164
	L1D_cache_core[44]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[45]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[46]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1238
	L1D_cache_core[47]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[48]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[49]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1675
	L1D_cache_core[50]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1367
	L1D_cache_core[51]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1079
	L1D_cache_core[53]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_cache_core[54]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[55]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[56]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[57]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[58]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[59]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[60]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1658
	L1D_cache_core[61]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[62]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[63]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 751
	L1D_cache_core[64]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1209
	L1D_cache_core[65]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345
	L1D_cache_core[66]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[67]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 545
	L1D_cache_core[68]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 695
	L1D_cache_core[69]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1125
	L1D_cache_core[70]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 723
	L1D_cache_core[71]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[72]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1391
	L1D_cache_core[73]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 484
	L1D_cache_core[74]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1434
	L1D_cache_core[75]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[76]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1044
	L1D_cache_core[77]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[78]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 977
	L1D_cache_core[79]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 886
	L1D_total_cache_accesses = 1179648
	L1D_total_cache_misses = 1179648
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 64198
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.166
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 983040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25123
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 39075
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
7422, 7422, 7422, 7422, 7422, 7422, 7422, 7422, 
gpgpu_n_tot_thrd_icount = 91201536
gpgpu_n_tot_w_icount = 2850048
gpgpu_n_stall_shd_mem = 1585718
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983040
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1966080
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 8454144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 540672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 423936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1161782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12626496	W0_Idle:1580589	W0_Scoreboard:6662907	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2850048
single_issue_nums: WS0:712512	WS1:712512	WS2:712512	WS3:712512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7864320 {8:983040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39321600 {40:983040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 2295 
max_icnt2mem_latency = 2091 
maxmrqlatency = 722 
max_icnt2sh_latency = 649 
averagemflatency = 718 
avg_icnt2mem_latency = 458 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 45 
mrq_lat_table:49270 	27691 	14097 	10950 	24901 	103897 	34593 	16845 	5467 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47846 	333971 	572123 	224388 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	67776 	100157 	136404 	176022 	222756 	382621 	93747 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	340394 	136002 	126270 	135855 	150137 	164421 	104508 	21592 	469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	47 	58 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        28        28        32        16        16        24        16        16        20        20        20        16        16        20 
dram[1]:        24        20        20        16        44        16        16        28        20        16        16        16        16        16        16        20 
dram[2]:        28        16        20        20        12        12        12        12        16        20        28        20        16        12        16        20 
dram[3]:        24        24        40        20        16        24        16        20        20        16        16        20        16        20        16        20 
dram[4]:        20        12        32        12        16        16        24        20        16        16        16        16        12        20        20        12 
dram[5]:        12        12        20        44        24        16        16        16        20        20        20        12        16        16        12        12 
dram[6]:        20        20        20        28        24        12        24        20        16        20        16        20        12        16        16        12 
dram[7]:        20        16        20        16        20        20        16        16        16        20        12        20        20        16        16        16 
dram[8]:        32        32        12        16        16        20        16        16        20        16        20        20        12        16        20        20 
dram[9]:        40        16        16        20        20        24        12        16        16        20        16        16        16        12        16        16 
dram[10]:        24        24        20        17        24        24        20        16        12        16        20        20        16        12        16        44 
dram[11]:        24        24        24        20        16        24        16        12        16        12        20        20        24        16        16        16 
dram[12]:        16        16        20        24        16        12        24        20        12        16        16        16        20        16        20        20 
dram[13]:        24        16        20        20        28        12        40        44        12        16        20        14        20        20        12        16 
dram[14]:        32        12        20        20        16        16        16        20        16        28        20        24        20        20        20        16 
dram[15]:        16        40        24        16        16        24        12        12        20        16        12        12        16        16        20        20 
dram[16]:        20        20        28        12        16        20        16        16        20        16        20        16        16        20        16        16 
dram[17]:        20        16        12        24        40        20        20        16        20        16        16        16        16        16        20        16 
dram[18]:        16        16        20        32        20        16        20        12        16        20        20        16        16        24        16        16 
dram[19]:        20        32        40        20        24        16        12        16        16        12        16        20        20        20        16        16 
dram[20]:        20        12        32        20        16        20        20        20        24        20        20        12        16        16        16        16 
dram[21]:        16        32        28        16        16        28        24        20        32        16        16        16        16        16        12        12 
dram[22]:        24        24        20        20        20        24        20        16        20        16        16        16        40        12        16        24 
dram[23]:        24        20        20        24        24        28        16        16        12        20        16        20        24        24        20        16 
dram[24]:        32        16        12        20        20        16        24        24        20        16        20        16        20        16        16        12 
dram[25]:        40        20        28        24        16        20        24        16        20        16        16        16        16        16        16        20 
dram[26]:        20        16        24        12        20        20        20        20        20        24        16        16        16        16        16        44 
dram[27]:        24        20        16        24        16        20        20        20        12        12        20        20        13        16        20        16 
dram[28]:        28        16        20        28        16        16        20        20        16        16        16        12        24        12        12        12 
dram[29]:        28        16        16        24        32        24        20        16        16        16        14        13        40        16        16        16 
dram[30]:        32        20        20        24        12        16        20        16        20        16        16        20        16        16        24        16 
dram[31]:        40        20        32        16        20        24        16        12        16        16        16        12        20        24        20        20 
maximum service time to same row:
dram[0]:     13681     21254     16105     15978     13982     14206     13979     13772     14395     13041     16157     13529     13900     13921     14208     14150 
dram[1]:     14287     14072     13939     13886     13763     14533     14058     13515     13729     13214     13058     13469     14082     13571     13436     14470 
dram[2]:     14169     21575     12913     13920     14162     13575     13949     13399     13328     14364     15942     14698     13463     14408     13829     13307 
dram[3]:     14044     14001     14078     13084     15812     13346     12624     13511     12822     14712     13569     12737     13326     14171     14391     13746 
dram[4]:     14088     14286     14391     13869     13670     13774     13958     14568     12555     13254     13082     13689     13974     12931     13436     13571 
dram[5]:     13280     14530     14142     13906     13999     15706     13327     13870     14343     14069     13568     13198     13926     14080     14341     14174 
dram[6]:     14467     21613     14276     14241     13436     13191     14362     13515     13188     14146     12768     13302     14411     14311     13699     13616 
dram[7]:     14071     14210     13805     22108     16033     13821     13937     13271     13954     12868     13182     14698     12950     12935     14082     13315 
dram[8]:     14130     18592     14230     15980     14382     14041     13630     14010     12765     13102     13871     13783     13497     14039     13391     21078 
dram[9]:     14273     14058     14423     13762     13856     16006     12620     13058     14287     21981     13748     12396     14579     13962     14287     14057 
dram[10]:     15138     14073     14031     13298     13645     14209     13573     13886     14347     13457     13194     14340     13896     13154     13735     21497 
dram[11]:     13574     14096     13583     14439     13589     13976     12927     14094     13730     13677     12427     13308     14086     13459     13417     14435 
dram[12]:     13993     13827     14356     14018     15358     14002     14216     13146     14322     13162     13138     12901     14528     13914     13956     13699 
dram[13]:     14091     13763     13738     13942     16109     14012     14320     21256     14629     13149     13620     13560     14126     12972     14124     13474 
dram[14]:     13712     14039     21477     15878     14108     15998     12718     13824     12580     13361     14142     13110     14017     14420     13430     13568 
dram[15]:     14694     14716     13928     13914     13969     15931     13588     14558     13105     14302     13563     13553     13926     12747     13291     14029 
dram[16]:     14043     15966     15956     14362     13572     13744     13736     13864     13295     12929     13034     13019     13142     13429     13857     13972 
dram[17]:     21488     14267     13134     13954     13978     13611     12668     13796     14684     13652     14226     12766     13696     14598     13877     14147 
dram[18]:     15965     15925     14789     14261     14170     13809     14166     13425     12945     12680     13275     13171     14263     13965     14280     13536 
dram[19]:     14307     13953     12984     13888     22167     15636     13834     13761     13982     13343     13435     14141     13497     13703     14519     13736 
dram[20]:     13840     22324     21905     13954     14342     14354     12717     13865     14655     14682     13657     13407     13845     13909     14217     14388 
dram[21]:     14043     18624     16427     14055     13740     13941     21157     13932     13102     12813     13323     13564     13909     13656     14121     13643 
dram[22]:     21595     14178     13924     14415     13998     13890     14451     13451     14353     13503     13448     13210     13496     13893     14128     13752 
dram[23]:     16226     14300     13619     14184     13386     13931     13948     13462     14189     13146     12954     13282     14825     14269     13809     13423 
dram[24]:     21983     13540     21454     15975     14733     13648     13877     13330     14031     14055     13549     12802     14250     13071     14877     14052 
dram[25]:     14800     13848     14203     13079     13991     14047     14105     13857     13094     14228     13556     14215     14172     14059     14080     14111 
dram[26]:     13951     14281     13962     13148     13629     13525     13427     14507     13291     13394     14085     13109     13240     13979     13853     16040 
dram[27]:     14978     16911     14014     14251     13544     14274     13620     13996     13339     14198     13129     13275     13323     13249     13688     14444 
dram[28]:     21730     13531     14468     18849     15821     15832     14620     14243     13138     13753     13763     13303     14381     14238     14213     14328 
dram[29]:     31946     15666     13933     13842     21574     13539     14271     13225     13685     14548     13485     13020     21824     14123     14213     13722 
dram[30]:     14969     20757     15862     15750     15306     14064     13452     14218     13416     14123     13137     13424     14244     13681     13812     13987 
dram[31]:     13597     14222     13752     13111     20799     16279     13408     13385     13446     12837     13936     13195     14156     14478     13852     13720 
average row accesses per activate:
dram[0]:  4.476191  5.192307  4.745763  5.326733  5.567307  5.135135  5.381818  5.283019  4.725806  4.963636  4.842975  5.166667  4.612903  4.990826  4.650000  5.037037 
dram[1]:  4.862069  5.294117  4.628099  4.846847  5.370370  5.000000  5.238938  5.656566  5.095652  4.875000  4.688000  4.894737  4.612903  4.990826  5.000000  5.333333 
dram[2]:  5.600000  5.352941  5.090909  5.084112  5.481132  5.308411  4.852459  5.063063  4.825000  4.807017  4.587302  5.632653  5.107143  4.666667  4.484127  4.747826 
dram[3]:  5.185185  5.405941  5.283019  5.440000  5.225225  5.409524  4.558139  5.245283  4.715447  4.900901  4.737705  5.177570  5.017544  5.639175  4.476191  5.200000 
dram[4]:  5.017857  4.963303  4.912281  5.173077  5.537736  5.203704  5.862745  7.128205  4.582677  4.807017  4.640000  4.869565  4.576000  4.666667  4.569106  4.747826 
dram[5]:  5.017857  5.000000  5.000000  5.434343  5.880000  4.722689  5.387387  5.852632  4.974359  4.981818  4.793388  4.705883  5.017544  4.831859  4.973451  4.918919 
dram[6]:  5.490196  5.494949  5.045045  5.551021  5.471698  4.871795  5.137931  5.214953  4.200000  4.771930  4.360902  4.775862  4.837607  5.009174  4.912281  4.387097 
dram[7]:  5.384615  5.333333  5.137615  5.230769  5.178571  5.220183  5.050848  5.072727  4.170213  4.683761  4.677419  5.036364  4.756302  4.747826  4.878261  4.649573 
dram[8]:  4.644628  5.366337  4.616667  5.604167  5.122807  6.021978  5.182609  5.396226  5.122807  4.884956  4.764228  5.121495  4.688525  4.945455  4.612903  5.102804 
dram[9]:  5.252337  5.474748  4.902655  5.604167  5.261261  5.480000  4.768000  5.247706  4.866667  4.928571  4.542635  4.981818  4.758333  4.857143  4.434109  5.055555 
dram[10]:  4.982143  5.386138  5.456311  5.454545  5.302752  5.978261  4.822581  4.823529  4.427481  4.227273  4.731707  4.981818  4.921739  5.046729  4.650406  5.169811 
dram[11]:  5.072727  5.494949  5.676768  5.294117  5.557693  5.739583  4.671875  4.519685  5.178571  4.464000  4.890756  5.121495  4.837607  5.094340  4.612903  5.480000 
dram[12]:  4.573771  4.981818  5.470588  5.625000  5.160714  5.359223  6.622222  6.021053  4.672000  4.938053  4.409091  5.320388  4.871795  4.771930  4.896552  5.230769 
dram[13]:  4.982143  4.981818  4.852174  5.684210  5.722772  5.307693  6.622222  5.663366  4.527132  4.689075  4.850000  4.765217  4.750000  5.386138  4.580645  5.281553 
dram[14]:  5.099099  4.689655  5.222222  5.625000  5.132743  5.129630  5.000000  4.973913  4.826446  4.561984  4.965517  4.644068  4.694215  4.918919  4.353846  5.320388 
dram[15]:  4.756302  4.945455  5.475728  5.192307  5.132743  5.711340  4.957983  5.079646  4.656000  5.018182  4.313433  4.936937  4.238806  4.666667  4.779661  5.535354 
dram[16]:  5.245283  5.056604  5.090909  4.479339  4.932773  5.271028  5.786408  5.423077  4.924370  4.741379  5.086957  5.092593  4.672131  5.400000  4.773109  5.132075 
dram[17]:  4.877193  5.009346  4.912281  4.882883  5.060345  5.320755  4.925620  5.361905  4.480916  5.045872  4.680000  4.910714  4.663934  5.113207  4.677686  4.945455 
dram[18]:  5.852632  5.463918  5.214953  5.912088  5.725490  5.352381  4.698413  5.026549  4.409091  4.652543  4.859504  5.257143  4.503937  5.190476  4.484375  4.972477 
dram[19]:  5.295238  5.955056  5.314286  5.489796  5.407407  5.403846  4.481203  5.107143  4.582677  4.892857  4.941176  4.884956  4.766667  5.009174  4.704918  5.211538 
dram[20]:  5.264151  4.750000  5.283019  5.121495  5.068965  5.390476  5.843137  5.734694  4.442748  5.018182  4.754098  5.188679  4.864407  5.211538  4.287879  5.132075 
dram[21]:  5.166667  5.541667  5.333333  4.963636  4.666667  5.442307  5.518518  6.197802  4.890756  4.800000  4.027778  5.445545  4.555555  5.262136  4.964912  5.132075 
dram[22]:  4.920354  5.242718  5.595960  5.230769  5.068965  5.017857  5.303571  5.259259  4.725806  4.892857  5.060870  4.817391  5.442307  5.454545  4.400000  5.132075 
dram[23]:  5.346154  5.454545  5.431373  5.230769  5.495327  5.252337  4.790323  5.461538  4.578125  5.027523  4.809917  5.073394  5.442307  5.400000  4.468750  4.945455 
dram[24]:  5.090909  4.867257  4.451613  5.165049  5.376147  5.770833  5.172414  5.836735  4.754098  4.892857  4.592000  5.082569  4.948276  5.084112  4.871795  5.747368 
dram[25]:  5.600000  4.910714  4.972973  5.428571  5.309091  5.893617  5.103448  5.447619  5.178571  5.121495  4.727273  4.817391  4.743802  5.180953  4.948276  5.808511 
dram[26]:  5.314286  5.018182  5.810526  5.046729  5.196429  6.247191  4.580153  5.026549  5.168141  4.605042  4.519380  4.954955  4.645161  5.084112  4.779661  5.420000 
dram[27]:  4.982143  5.257143  5.064220  5.510204  5.290909  5.731959  4.800000  5.071429  4.458015  4.724138  4.723577  5.339806  4.608000  5.180953  4.639344  5.161905 
dram[28]:  4.793103  5.129630  5.398058  5.546392  5.416667  5.956989  5.940594  6.443182  4.546875  5.238095  4.257353  4.800000  4.830509  4.900901  4.895652  5.009174 
dram[29]:  5.295238  4.775862  5.148148  5.326733  5.518868  5.207547  5.825243  5.339622  4.656000  5.018182  4.496124  4.972973  4.758333  4.945455  5.063063  5.687500 
dram[30]:  5.137615  4.954955  5.504951  5.510417  4.906780  5.442307  4.909836  5.044248  4.891667  4.600000  4.403101  5.000000  4.608000  5.386138  4.904348  5.339806 
dram[31]:  5.090909  5.009091  5.148148  5.617021  4.898305  5.400000  4.615385  5.181818  4.488550  4.717949  4.655738  5.188679  4.721312  5.333333  4.496000  5.188679 
average row locality = 287923/57190 = 5.034499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       544       544       540       540       512       508       512       512       512       512       512       512 
dram[4]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[5]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[6]:       512       512       512       512       544       544       544       544       512       508       512       512       512       512       512       512 
dram[7]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[8]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[9]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[10]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[11]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[12]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[13]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[14]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[15]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[16]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[17]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[18]:       512       512       512       512       544       544       540       540       512       512       512       512       512       512       512       512 
dram[19]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[20]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[21]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[22]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[23]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[24]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[25]:       512       512       512       512       544       544       536       544       512       512       512       512       512       512       512       512 
dram[26]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[27]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[28]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[29]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[30]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
dram[31]:       512       512       512       512       544       544       544       544       512       512       512       512       512       512       512       512 
total dram reads = 266208
bank skew: 544/508 = 1.07
chip skew: 8320/8308 = 1.00
number of total write accesses:
dram[0]:       208       112       192       104       140       104       192        64       296       136       296       184       240       128       196       128 
dram[1]:       208       112       192       104       144       104       192        64       296       136       296       184       240       128       192       128 
dram[2]:       192       136       192       128       148        96       192        76       268       144       264       160       240       136       212       136 
dram[3]:       192       136       192       128       144        96       192        68       272       144       264       168       240       140       208       136 
dram[4]:       200       116       192       104       172        72       216        48       280       144       272       192       240       136       200       136 
dram[5]:       200       112       192       104       176        72       216        48       280       144       272       192       240       136       200       136 
dram[6]:       192       128       192       128       144       104       208        56       304       144       272       168       216       136       200       128 
dram[7]:       192       128       192       128       144       100       208        56       304       144       272       168       216       136       204       128 
dram[8]:       200       120       168       104       160        16       208       112       288       160       296       144       240       128       240       136 
dram[9]:       200       120       168       104       160        16       208       112       288       160       296       144       240       128       240       136 
dram[10]:       184       128       200       112       136        24       216       120       272       184       280       144       216       112       240       144 
dram[11]:       184       128       200       112       136        28       216       120       272       184       280       144       216       112       240       144 
dram[12]:       184       144       184       112       136        32       208       112       288       184       280       144       232       128       224       128 
dram[13]:       184       144       184       112       136        32       208       112       288       184       280       144       232       128       224       128 
dram[14]:       216       128       208       112       144        40       184       112       288       160       256       144       224       136       216       144 
dram[15]:       216       128       208       112       144        40       184       120       280       160       264       144       224       136       208       144 
dram[16]:       176        96       192       120       172        80       208        80       296       152       292       152       232       112       224       128 
dram[17]:       176        96       192       120       172        80       208        80       300       152       292       152       228       120       216       128 
dram[18]:       176        72       184       104       160        72       208       112       280       148       304       160       240       132       248       120 
dram[19]:       176        72       184       104       160        72       208       112       280       144       304       160       240       136       248       120 
dram[20]:       184        80       192       144       176        88       208        72       280       160       272       152       248       120       216       128 
dram[21]:       184        80       192       136       176        88       208        80       280       160       272       152       248       120       216       128 
dram[22]:       176       112       168       128       176        72       200        96       296       144       280       176       216       112       240       128 
dram[23]:       176       112       168       128       176        72       200        96       296       144       280       176       216       112       240       128 
dram[24]:       192       152       160        80       168        40       224       112       272       144       248       168       248       128       232       136 
dram[25]:       192       152       160        80       160        40       224       112       272       144       240       168       248       128       248       136 
dram[26]:       184       160       160       112       152        48       224        96       288       144       288       152       256       128       208       120 
dram[27]:       184       160       160       112       152        48       224        96       288       144       280       152       256       128       216       120 
dram[28]:       176       168       176       104       164        40       224        92       280       152       268       160       232       128       204       136 
dram[29]:       176       168       176       104       164        32       224        88       280       160       272       160       236       128       200       136 
dram[30]:       192       152       176        68       140        88       220       104       300       160       224       152       256       128       208       152 
dram[31]:       192       156       176        64       136        92       224       104       304       160       224       152       256       128       200       152 
total dram writes = 86932
bank skew: 304/16 = 19.00
chip skew: 2720/2704 = 1.01
average mf latency per bank:
dram[0]:       3754      4007      4102      4310      3944      4136      2817      3428       842      1077       936      1061      1037      1131      1214      1150
dram[1]:       3776      3892      4165      4688      4366      4126      3062      3509       871      1059       977      1041      1051      1144      1175      1178
dram[2]:       3656      4371      4073      4131      3883      4293      2794      3282       904      1018       953      1074      1054      1104      1184      1158
dram[3]:       3511      3939      3903      4584      3948      4231      2886      3408       875      1025       987      1037      1060      1116      1181      1157
dram[4]:       3785      3921      4078      4388      4022      4218      2831      3824       886      1049       966       986      1024      1124      1175      1166
dram[5]:       3834      4332      4162      4251      3701      4357      2775      3499       875      1053       964       992      1031      1092      1178      1161
dram[6]:       3801      3841      4095      4931      3966      4357      2896      3279       855      1011       988      1058      1085      1151      1158      1192
dram[7]:       3716      4241      3998      4402      3835      4362      2896      3446       833      1023       975      1065      1085      1122      1201      1147
dram[8]:       3787      4261      4104      4632      3960      4843      2929      3163       887       984       946      1126      1063      1132      1121      1153
dram[9]:       3882      4282      4365      4636      3815      4522      2767      3265       850       966       963      1095      1027      1115      1112      1173
dram[10]:       3649      4160      3864      4291      4027      5102      2826      2924       871       948       980      1140      1112      1156      1107      1139
dram[11]:       3807      3939      4162      4542      4040      4810      2869      3008       889       954      1012      1146      1084      1163      1110      1191
dram[12]:       3872      4024      3980      5134      3968      4467      2783      3184       859       913       971      1127      1063      1094      1150      1185
dram[13]:       3587      4143      3846      4488      4007      5010      2954      3164       847       929       957      1137      1058      1132      1154      1167
dram[14]:       3703      3957      4178      4142      4040      4377      2825      3198       831       970       990      1109      1054      1089      1156      1139
dram[15]:       3377      3997      3941      4214      4131      4700      2865      3079       839       935      1003      1103      1065      1107      1175      1129
dram[16]:       3675      4103      4107      4619      3854      4780      2827      3536       838      1005       940      1083      1063      1176      1122      1156
dram[17]:       3654      4522      3919      4187      3557      4425      2812      3237       877       982       961      1067      1015      1130      1163      1168
dram[18]:       3848      4294      4094      4736      4124      4392      2827      3212       900       984       931      1084      1046      1112      1081      1259
dram[19]:       4176      4405      4015      4285      4003      4320      2779      3007       880       971       920      1066      1033      1096      1062      1232
dram[20]:       3759      4382      3811      4030      3556      4237      2779      3201       858       932       969      1052      1017      1136      1144      1199
dram[21]:       3751      4149      3927      4515      4037      4305      2889      3621       879       962       990      1112      1035      1152      1123      1202
dram[22]:       3855      4372      4289      4217      3649      4282      2910      3126       860       965       979      1024      1038      1165      1104      1198
dram[23]:       3635      3963      4539      4226      3885      4357      3057      3275       835      1007       975      1026      1064      1185      1109      1174
dram[24]:       4108      3790      4375      4778      4266      4511      2615      3162       886      1019       987      1050      1017      1148      1098      1235
dram[25]:       3953      3777      4042      4761      3962      4488      2811      3112       878      1025      1034      1038      1036      1123      1092      1186
dram[26]:       3628      3795      4334      4581      3816      4870      2721      3125       840       999       960      1068      1018      1146      1154      1175
dram[27]:       3665      4297      4046      4471      3757      4957      2720      3049       855       993       977      1064      1011      1186      1124      1202
dram[28]:       3701      3881      3862      4565      3798      4579      3014      3068       848       971       971      1067      1048      1139      1144      1126
dram[29]:       3814      3834      4273      4695      3972      4490      2763      3299       877      1010       982      1036      1069      1152      1157      1168
dram[30]:       3662      3981      4055      4825      3902      4468      2641      3233       824       956      1038      1048      1035      1143      1145      1147
dram[31]:       3806      3776      4099      4888      4054      4400      2649      3308       832       969      1060      1048      1024      1141      1160      1183
maximum mf latency per bank:
dram[0]:       2074      1802      1656      1582      1531      1530      1472      1481      1399      1352      1296      1398      1408      1311      1725      1326
dram[1]:       2171      1377      1796      2265      1959      1940      1770      1928      1384      1351      1301      1386      1401      1312      1740      1335
dram[2]:       2220      2263      2260      1496      1498      1910      1634      1789      1439      1311      1417      1449      1457      1318      1472      1291
dram[3]:       1532      1401      1516      1796      1497      1743      1914      1972      1441      1296      1410      1437      1453      1319      1474      1306
dram[4]:       2164      1396      1805      1516      1834      1591      1766      1974      1370      1377      1397      1278      1459      1153      1628      1298
dram[5]:       2220      1816      2232      1501      1543      1643      1426      1376      1376      1408      1403      1285      1459      1175      1644      1307
dram[6]:       1637      1409      1652      1791      1613      1943      1926      1406      1444      1310      1465      1232      1334      1214      1671      1329
dram[7]:       1830      2246      2268      2242      1528      1917      1987      1413      1439      1347      1470      1249      1283      1208      1688      1331
dram[8]:       2198      2252      1683      1460      1678      1915      1954      1595      1199      1200      1440      1529      1452      1215      1475      1350
dram[9]:       1933      2221      2239      2243      1711      1395      1414      1948      1199      1200      1441      1530      1434      1214      1472      1347
dram[10]:       1481      2136      1644      1458      1932      1842      1985      1472      1197      1191      1441      1501      1588      1253      1418      1452
dram[11]:       2163      1441      1805      2258      1761      1941      1753      1926      1160      1196      1436      1510      1554      1269      1418      1413
dram[12]:       1947      2220      1608      2253      1603      1521      1444      1782      1060      1246      1430      1542      1504      1272      1423      1262
dram[13]:       1491      2258      1612      1809      1677      1936      1994      1546      1168      1212      1424      1539      1485      1271      1423      1241
dram[14]:       2164      1479      1808      1389      1763      1468      1746      1981      1126      1448      1465      1433      1502      1238      1466      1354
dram[15]:       1538      1786      2252      1386      1917      1651      1526      1847      1159      1446      1455      1413      1510      1235      1470      1370
dram[16]:       1573      2113      1804      2238      1922      1960      1837      1961      1316      1152      1284      1084      1473      1401      1541      1496
dram[17]:       1576      1883      1594      1550      1573      1618      1915      1475      1316      1042      1301      1175      1474      1405      1567      1507
dram[18]:       1524      1389      1513      1784      1827      1488      1777      1965      1157      1068      1223      1158      1495      1315      1414      1558
dram[19]:       2059      2201      2239      1604      1709      1483      1868      1515      1164      1083      1162      1184      1491      1287      1418      1556
dram[20]:       1978      1600      1489      1558      1549      1614      1665      1495      1164      1095      1236      1220      1418      1470      1532      1556
dram[21]:       2202      1421      1489      2223      1953      1975      1680      1945      1163       997      1212      1241      1417      1470      1537      1528
dram[22]:       2048      2245      2260      1551      1486      1953      1874      1471      1257      1058      1365      1311      1477      1415      1480      1483
dram[23]:       1397      1429      1798      1682      1693      1757      1940      1957      1270      1129      1371      1366      1485      1436      1507      1500
dram[24]:       2199      1578      2253      1658      1835      1487      1521      1793      1281      1093      1354      1187      1425      1524      1497      1564
dram[25]:       2038      1567      1478      1801      1640      1484      1920      1968      1265      1205      1345      1195      1443      1525      1494      1569
dram[26]:       1473      1556      1792      2238      1735      1974      1806      1935      1145      1204      1515      1124      1405      1554      1492      1370
dram[27]:       1489      2295      1551      1446      1718      1952      1923      1890      1145      1267      1523      1225      1431      1547      1492      1380
dram[28]:       2031      2289      1532      1805      1649      1953      1926      1517      1132      1168      1373      1182      1450      1521      1502      1548
dram[29]:       1609      2213      2250      2243      1741      1459      1483      1523      1136      1126      1378      1068      1450      1509      1512      1532
dram[30]:       1522      2080      1518      1445      1931      1832      1532      1876      1139      1245      1420      1234      1481      1598      1583      1448
dram[31]:       2204      1539      1655      2235      1787      1977      1555      1938      1119      1057      1389      1155      1493      1597      1569      1443
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81971 n_act=1804 n_pre=1788 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2706 bw_util=0.1162
n_activity=24282 dram_eff=0.4541
bk0: 512a 88991i bk1: 512a 90261i bk2: 512a 89181i bk3: 512a 89973i bk4: 544a 90367i bk5: 544a 89791i bk6: 544a 89740i bk7: 544a 90125i bk8: 512a 88314i bk9: 512a 89816i bk10: 512a 88218i bk11: 512a 89287i bk12: 512a 88446i bk13: 512a 89874i bk14: 512a 88926i bk15: 512a 89890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799489
Row_Buffer_Locality_read = 0.825962
Row_Buffer_Locality_write = 0.474151
Bank_Level_Parallism = 4.283080
Bank_Level_Parallism_Col = 3.264492
Bank_Level_Parallism_Ready = 1.781698
write_to_read_ratio_blp_rw_average = 0.264850
GrpLevelPara = 2.145728 

BW Util details:
bwutil = 0.116225 
total_CMD = 94868 
util_bw = 11026 
Wasted_Col = 9019 
Wasted_Row = 2295 
Idle = 72528 

BW Util Bottlenecks: 
RCDc_limit = 8922 
RCDWRc_limit = 1465 
WTRc_limit = 2039 
RTWc_limit = 6652 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 4944 
WTRc_limit_alone = 1869 
RTWc_limit_alone = 6193 

Commands details: 
total_CMD = 94868 
n_nop = 81971 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2706 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 9000 
total_req = 11026 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 11026 
Row_Bus_Util =  0.037863 
CoL_Bus_Util = 0.116225 
Either_Row_CoL_Bus_Util = 0.135947 
Issued_on_Two_Bus_Simul_Util = 0.018141 
issued_two_Eff = 0.133442 
queue_avg = 3.178986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17899
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81980 n_act=1797 n_pre=1781 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24471 dram_eff=0.4511
bk0: 512a 89573i bk1: 512a 90189i bk2: 512a 89224i bk3: 512a 90046i bk4: 544a 90150i bk5: 544a 90187i bk6: 544a 89872i bk7: 544a 90154i bk8: 512a 88791i bk9: 512a 88996i bk10: 512a 88303i bk11: 512a 89903i bk12: 512a 88599i bk13: 512a 89690i bk14: 512a 89629i bk15: 512a 89794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800333
Row_Buffer_Locality_read = 0.824279
Row_Buffer_Locality_write = 0.507353
Bank_Level_Parallism = 4.213676
Bank_Level_Parallism_Col = 3.175621
Bank_Level_Parallism_Ready = 1.737138
write_to_read_ratio_blp_rw_average = 0.261519
GrpLevelPara = 2.139620 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 9053 
Wasted_Row = 2165 
Idle = 72610 

BW Util Bottlenecks: 
RCDc_limit = 8830 
RCDWRc_limit = 1357 
WTRc_limit = 2306 
RTWc_limit = 5581 
CCDLc_limit = 5447 
rwq = 0 
CCDLc_limit_alone = 4820 
WTRc_limit_alone = 2083 
RTWc_limit_alone = 5177 

Commands details: 
total_CMD = 94868 
n_nop = 81980 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1797 
n_pre = 1781 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3578 
issued_total_col = 11040 
Row_Bus_Util =  0.037716 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.135852 
Issued_on_Two_Bus_Simul_Util = 0.018236 
issued_two_Eff = 0.134233 
queue_avg = 2.940053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81929 n_act=1792 n_pre=1777 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1163
n_activity=24892 dram_eff=0.4432
bk0: 512a 90392i bk1: 512a 90301i bk2: 512a 89881i bk3: 512a 90043i bk4: 544a 90119i bk5: 544a 90083i bk6: 544a 89279i bk7: 544a 90297i bk8: 512a 88468i bk9: 512a 89269i bk10: 512a 88919i bk11: 512a 90183i bk12: 512a 88885i bk13: 512a 89747i bk14: 512a 89039i bk15: 512a 89267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800756
Row_Buffer_Locality_read = 0.826563
Row_Buffer_Locality_write = 0.484536
Bank_Level_Parallism = 4.066938
Bank_Level_Parallism_Col = 3.124849
Bank_Level_Parallism_Ready = 1.720721
write_to_read_ratio_blp_rw_average = 0.249800
GrpLevelPara = 2.120171 

BW Util details:
bwutil = 0.116288 
total_CMD = 94868 
util_bw = 11032 
Wasted_Col = 9115 
Wasted_Row = 2650 
Idle = 72071 

BW Util Bottlenecks: 
RCDc_limit = 9137 
RCDWRc_limit = 1362 
WTRc_limit = 2019 
RTWc_limit = 5288 
CCDLc_limit = 5345 
rwq = 0 
CCDLc_limit_alone = 4822 
WTRc_limit_alone = 1859 
RTWc_limit_alone = 4925 

Commands details: 
total_CMD = 94868 
n_nop = 81929 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1792 
n_pre = 1777 
n_ref = 0 
n_req = 9000 
total_req = 11032 

Dual Bus Interface Util: 
issued_total_row = 3569 
issued_total_col = 11032 
Row_Bus_Util =  0.037621 
CoL_Bus_Util = 0.116288 
Either_Row_CoL_Bus_Util = 0.136390 
Issued_on_Two_Bus_Simul_Util = 0.017519 
issued_two_Eff = 0.128449 
queue_avg = 3.092160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82000 n_act=1770 n_pre=1755 n_ref_event=0 n_req=8988 n_rd=8308 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1162
n_activity=25018 dram_eff=0.4405
bk0: 512a 89899i bk1: 512a 90056i bk2: 512a 89976i bk3: 512a 90227i bk4: 544a 90135i bk5: 544a 90083i bk6: 540a 89135i bk7: 540a 90236i bk8: 512a 88236i bk9: 508a 89098i bk10: 512a 88921i bk11: 512a 89898i bk12: 512a 88995i bk13: 512a 89551i bk14: 512a 88910i bk15: 512a 89963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802938
Row_Buffer_Locality_read = 0.828117
Row_Buffer_Locality_write = 0.494845
Bank_Level_Parallism = 4.065134
Bank_Level_Parallism_Col = 3.136523
Bank_Level_Parallism_Ready = 1.755626
write_to_read_ratio_blp_rw_average = 0.255811
GrpLevelPara = 2.092139 

BW Util details:
bwutil = 0.116161 
total_CMD = 94868 
util_bw = 11020 
Wasted_Col = 9444 
Wasted_Row = 2550 
Idle = 71854 

BW Util Bottlenecks: 
RCDc_limit = 9196 
RCDWRc_limit = 1298 
WTRc_limit = 2061 
RTWc_limit = 5826 
CCDLc_limit = 5588 
rwq = 0 
CCDLc_limit_alone = 4998 
WTRc_limit_alone = 1883 
RTWc_limit_alone = 5414 

Commands details: 
total_CMD = 94868 
n_nop = 82000 
Read = 8308 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1770 
n_pre = 1755 
n_ref = 0 
n_req = 8988 
total_req = 11020 

Dual Bus Interface Util: 
issued_total_row = 3525 
issued_total_col = 11020 
Row_Bus_Util =  0.037157 
CoL_Bus_Util = 0.116161 
Either_Row_CoL_Bus_Util = 0.135641 
Issued_on_Two_Bus_Simul_Util = 0.017677 
issued_two_Eff = 0.130323 
queue_avg = 3.119745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81958 n_act=1794 n_pre=1778 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24349 dram_eff=0.4534
bk0: 512a 89818i bk1: 512a 90051i bk2: 512a 89466i bk3: 512a 90412i bk4: 544a 90344i bk5: 544a 89874i bk6: 544a 89468i bk7: 544a 91721i bk8: 512a 88576i bk9: 512a 89072i bk10: 512a 88172i bk11: 512a 89351i bk12: 512a 88563i bk13: 512a 89176i bk14: 512a 88744i bk15: 512a 89336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800667
Row_Buffer_Locality_read = 0.825240
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 4.255097
Bank_Level_Parallism_Col = 3.213566
Bank_Level_Parallism_Ready = 1.720199
write_to_read_ratio_blp_rw_average = 0.263275
GrpLevelPara = 2.154290 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 8968 
Wasted_Row = 2258 
Idle = 72602 

BW Util Bottlenecks: 
RCDc_limit = 9010 
RCDWRc_limit = 1299 
WTRc_limit = 2031 
RTWc_limit = 6282 
CCDLc_limit = 5467 
rwq = 0 
CCDLc_limit_alone = 4927 
WTRc_limit_alone = 1856 
RTWc_limit_alone = 5917 

Commands details: 
total_CMD = 94868 
n_nop = 81958 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1794 
n_pre = 1778 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3572 
issued_total_col = 11040 
Row_Bus_Util =  0.037652 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.136084 
Issued_on_Two_Bus_Simul_Util = 0.017941 
issued_two_Eff = 0.131836 
queue_avg = 3.284258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82080 n_act=1774 n_pre=1758 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=23652 dram_eff=0.4668
bk0: 512a 89799i bk1: 512a 89921i bk2: 512a 89752i bk3: 512a 90147i bk4: 544a 90383i bk5: 544a 90065i bk6: 544a 89538i bk7: 544a 90542i bk8: 512a 88407i bk9: 512a 89217i bk10: 512a 88475i bk11: 512a 89336i bk12: 512a 88511i bk13: 512a 89373i bk14: 512a 89456i bk15: 512a 89759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802889
Row_Buffer_Locality_read = 0.825841
Row_Buffer_Locality_write = 0.522059
Bank_Level_Parallism = 4.340936
Bank_Level_Parallism_Col = 3.271559
Bank_Level_Parallism_Ready = 1.777899
write_to_read_ratio_blp_rw_average = 0.259546
GrpLevelPara = 2.147066 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 8617 
Wasted_Row = 2045 
Idle = 73166 

BW Util Bottlenecks: 
RCDc_limit = 8594 
RCDWRc_limit = 1119 
WTRc_limit = 1933 
RTWc_limit = 5148 
CCDLc_limit = 5635 
rwq = 0 
CCDLc_limit_alone = 5127 
WTRc_limit_alone = 1747 
RTWc_limit_alone = 4826 

Commands details: 
total_CMD = 94868 
n_nop = 82080 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1774 
n_pre = 1758 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3532 
issued_total_col = 11040 
Row_Bus_Util =  0.037231 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.134798 
Issued_on_Two_Bus_Simul_Util = 0.018805 
issued_two_Eff = 0.139506 
queue_avg = 3.124689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81988 n_act=1823 n_pre=1807 n_ref_event=0 n_req=8996 n_rd=8316 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1162
n_activity=24687 dram_eff=0.4467
bk0: 512a 89850i bk1: 512a 90352i bk2: 512a 89707i bk3: 512a 89984i bk4: 544a 90167i bk5: 544a 89702i bk6: 544a 89577i bk7: 544a 90313i bk8: 512a 87513i bk9: 508a 89727i bk10: 512a 88686i bk11: 512a 89314i bk12: 512a 88452i bk13: 512a 89044i bk14: 512a 89330i bk15: 512a 88956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797309
Row_Buffer_Locality_read = 0.823112
Row_Buffer_Locality_write = 0.480826
Bank_Level_Parallism = 4.278764
Bank_Level_Parallism_Col = 3.231457
Bank_Level_Parallism_Ready = 1.728419
write_to_read_ratio_blp_rw_average = 0.262927
GrpLevelPara = 2.150002 

BW Util details:
bwutil = 0.116246 
total_CMD = 94868 
util_bw = 11028 
Wasted_Col = 9136 
Wasted_Row = 2321 
Idle = 72383 

BW Util Bottlenecks: 
RCDc_limit = 9151 
RCDWRc_limit = 1316 
WTRc_limit = 1745 
RTWc_limit = 6596 
CCDLc_limit = 5653 
rwq = 0 
CCDLc_limit_alone = 5075 
WTRc_limit_alone = 1620 
RTWc_limit_alone = 6143 

Commands details: 
total_CMD = 94868 
n_nop = 81988 
Read = 8316 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1823 
n_pre = 1807 
n_ref = 0 
n_req = 8996 
total_req = 11028 

Dual Bus Interface Util: 
issued_total_row = 3630 
issued_total_col = 11028 
Row_Bus_Util =  0.038264 
CoL_Bus_Util = 0.116246 
Either_Row_CoL_Bus_Util = 0.135768 
Issued_on_Two_Bus_Simul_Util = 0.018742 
issued_two_Eff = 0.138043 
queue_avg = 3.296834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82003 n_act=1826 n_pre=1810 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2709 bw_util=0.1163
n_activity=24511 dram_eff=0.45
bk0: 512a 90114i bk1: 512a 90344i bk2: 512a 89719i bk3: 512a 90328i bk4: 544a 90204i bk5: 544a 90271i bk6: 544a 89694i bk7: 544a 90597i bk8: 512a 87960i bk9: 512a 89314i bk10: 512a 88231i bk11: 512a 89380i bk12: 512a 88699i bk13: 512a 89582i bk14: 512a 89590i bk15: 512a 89388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797066
Row_Buffer_Locality_read = 0.824880
Row_Buffer_Locality_write = 0.455752
Bank_Level_Parallism = 4.142623
Bank_Level_Parallism_Col = 3.136095
Bank_Level_Parallism_Ready = 1.699519
write_to_read_ratio_blp_rw_average = 0.259371
GrpLevelPara = 2.135236 

BW Util details:
bwutil = 0.116256 
total_CMD = 94868 
util_bw = 11029 
Wasted_Col = 9018 
Wasted_Row = 2516 
Idle = 72305 

BW Util Bottlenecks: 
RCDc_limit = 8873 
RCDWRc_limit = 1444 
WTRc_limit = 1714 
RTWc_limit = 5748 
CCDLc_limit = 5315 
rwq = 0 
CCDLc_limit_alone = 4830 
WTRc_limit_alone = 1604 
RTWc_limit_alone = 5373 

Commands details: 
total_CMD = 94868 
n_nop = 82003 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2709 
n_act = 1826 
n_pre = 1810 
n_ref = 0 
n_req = 9000 
total_req = 11029 

Dual Bus Interface Util: 
issued_total_row = 3636 
issued_total_col = 11029 
Row_Bus_Util =  0.038327 
CoL_Bus_Util = 0.116256 
Either_Row_CoL_Bus_Util = 0.135609 
Issued_on_Two_Bus_Simul_Util = 0.018974 
issued_two_Eff = 0.139914 
queue_avg = 2.991736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99174
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81935 n_act=1784 n_pre=1768 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2719 bw_util=0.1164
n_activity=24561 dram_eff=0.4495
bk0: 512a 89395i bk1: 512a 90399i bk2: 512a 89456i bk3: 512a 90356i bk4: 544a 89663i bk5: 544a 90791i bk6: 544a 89613i bk7: 544a 89805i bk8: 512a 88616i bk9: 512a 89509i bk10: 512a 88669i bk11: 512a 89556i bk12: 512a 88869i bk13: 512a 89347i bk14: 512a 88368i bk15: 512a 90252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801778
Row_Buffer_Locality_read = 0.828365
Row_Buffer_Locality_write = 0.476471
Bank_Level_Parallism = 4.205445
Bank_Level_Parallism_Col = 3.197469
Bank_Level_Parallism_Ready = 1.797174
write_to_read_ratio_blp_rw_average = 0.251421
GrpLevelPara = 2.107481 

BW Util details:
bwutil = 0.116362 
total_CMD = 94868 
util_bw = 11039 
Wasted_Col = 9049 
Wasted_Row = 2317 
Idle = 72463 

BW Util Bottlenecks: 
RCDc_limit = 8869 
RCDWRc_limit = 1318 
WTRc_limit = 2214 
RTWc_limit = 5498 
CCDLc_limit = 5464 
rwq = 0 
CCDLc_limit_alone = 4829 
WTRc_limit_alone = 1995 
RTWc_limit_alone = 5082 

Commands details: 
total_CMD = 94868 
n_nop = 81935 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2719 
n_act = 1784 
n_pre = 1768 
n_ref = 0 
n_req = 9000 
total_req = 11039 

Dual Bus Interface Util: 
issued_total_row = 3552 
issued_total_col = 11039 
Row_Bus_Util =  0.037441 
CoL_Bus_Util = 0.116362 
Either_Row_CoL_Bus_Util = 0.136326 
Issued_on_Two_Bus_Simul_Util = 0.017477 
issued_two_Eff = 0.128199 
queue_avg = 3.110817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81896 n_act=1800 n_pre=1784 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.1163
n_activity=25061 dram_eff=0.4404
bk0: 512a 89734i bk1: 512a 90629i bk2: 512a 90558i bk3: 512a 90471i bk4: 544a 90326i bk5: 544a 90723i bk6: 544a 89036i bk7: 544a 90061i bk8: 512a 88128i bk9: 512a 89463i bk10: 512a 88432i bk11: 512a 89598i bk12: 512a 88672i bk13: 512a 89637i bk14: 512a 89108i bk15: 512a 89939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799978
Row_Buffer_Locality_read = 0.826803
Row_Buffer_Locality_write = 0.471281
Bank_Level_Parallism = 4.045725
Bank_Level_Parallism_Col = 3.065990
Bank_Level_Parallism_Ready = 1.692008
write_to_read_ratio_blp_rw_average = 0.260079
GrpLevelPara = 2.090487 

BW Util details:
bwutil = 0.116330 
total_CMD = 94868 
util_bw = 11036 
Wasted_Col = 9229 
Wasted_Row = 2567 
Idle = 72036 

BW Util Bottlenecks: 
RCDc_limit = 8932 
RCDWRc_limit = 1407 
WTRc_limit = 1745 
RTWc_limit = 5438 
CCDLc_limit = 5379 
rwq = 0 
CCDLc_limit_alone = 4893 
WTRc_limit_alone = 1600 
RTWc_limit_alone = 5097 

Commands details: 
total_CMD = 94868 
n_nop = 81896 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 1800 
n_pre = 1784 
n_ref = 0 
n_req = 9000 
total_req = 11036 

Dual Bus Interface Util: 
issued_total_row = 3584 
issued_total_col = 11036 
Row_Bus_Util =  0.037779 
CoL_Bus_Util = 0.116330 
Either_Row_CoL_Bus_Util = 0.136737 
Issued_on_Two_Bus_Simul_Util = 0.017372 
issued_two_Eff = 0.127043 
queue_avg = 3.021799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0218
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 126348 -   mf: uid=3803934, sid4294967295:w4294967295, part=10, addr=0xc0c5a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126248), 
Ready @ 126354 -   mf: uid=3803938, sid4294967295:w4294967295, part=10, addr=0xc0c5a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126254), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81959 n_act=1806 n_pre=1790 n_ref_event=0 n_req=8998 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1163
n_activity=24620 dram_eff=0.4481
bk0: 512a 89574i bk1: 512a 90238i bk2: 512a 90303i bk3: 512a 90435i bk4: 544a 90048i bk5: 544a 90960i bk6: 544a 89600i bk7: 544a 89709i bk8: 512a 88023i bk9: 512a 88006i bk10: 512a 88243i bk11: 512a 89825i bk12: 512a 88858i bk13: 512a 89592i bk14: 512a 88530i bk15: 512a 89935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799289
Row_Buffer_Locality_read = 0.826322
Row_Buffer_Locality_write = 0.467552
Bank_Level_Parallism = 4.217098
Bank_Level_Parallism_Col = 3.192549
Bank_Level_Parallism_Ready = 1.736675
write_to_read_ratio_blp_rw_average = 0.271669
GrpLevelPara = 2.149782 

BW Util details:
bwutil = 0.116288 
total_CMD = 94868 
util_bw = 11032 
Wasted_Col = 9170 
Wasted_Row = 2327 
Idle = 72339 

BW Util Bottlenecks: 
RCDc_limit = 8903 
RCDWRc_limit = 1532 
WTRc_limit = 1657 
RTWc_limit = 6862 
CCDLc_limit = 5183 
rwq = 0 
CCDLc_limit_alone = 4633 
WTRc_limit_alone = 1549 
RTWc_limit_alone = 6420 

Commands details: 
total_CMD = 94868 
n_nop = 81959 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1806 
n_pre = 1790 
n_ref = 0 
n_req = 8998 
total_req = 11032 

Dual Bus Interface Util: 
issued_total_row = 3596 
issued_total_col = 11032 
Row_Bus_Util =  0.037905 
CoL_Bus_Util = 0.116288 
Either_Row_CoL_Bus_Util = 0.136073 
Issued_on_Two_Bus_Simul_Util = 0.018120 
issued_two_Eff = 0.133163 
queue_avg = 3.193427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19343
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 126346 -   mf: uid=3803932, sid4294967295:w4294967295, part=11, addr=0xc0c5a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126246), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81942 n_act=1774 n_pre=1759 n_ref_event=0 n_req=8999 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1163
n_activity=24944 dram_eff=0.4423
bk0: 512a 89767i bk1: 512a 90187i bk2: 512a 90223i bk3: 512a 89954i bk4: 544a 89639i bk5: 544a 90878i bk6: 544a 89517i bk7: 544a 89547i bk8: 512a 88917i bk9: 512a 88571i bk10: 512a 88439i bk11: 512a 89815i bk12: 512a 88942i bk13: 512a 88928i bk14: 512a 88589i bk15: 512a 90060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802756
Row_Buffer_Locality_read = 0.826803
Row_Buffer_Locality_write = 0.508100
Bank_Level_Parallism = 4.138889
Bank_Level_Parallism_Col = 3.188632
Bank_Level_Parallism_Ready = 1.746012
write_to_read_ratio_blp_rw_average = 0.258751
GrpLevelPara = 2.120675 

BW Util details:
bwutil = 0.116288 
total_CMD = 94868 
util_bw = 11032 
Wasted_Col = 9383 
Wasted_Row = 2517 
Idle = 71936 

BW Util Bottlenecks: 
RCDc_limit = 8959 
RCDWRc_limit = 1321 
WTRc_limit = 2193 
RTWc_limit = 6041 
CCDLc_limit = 5671 
rwq = 0 
CCDLc_limit_alone = 5070 
WTRc_limit_alone = 2023 
RTWc_limit_alone = 5610 

Commands details: 
total_CMD = 94868 
n_nop = 81942 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1774 
n_pre = 1759 
n_ref = 0 
n_req = 8999 
total_req = 11032 

Dual Bus Interface Util: 
issued_total_row = 3533 
issued_total_col = 11032 
Row_Bus_Util =  0.037241 
CoL_Bus_Util = 0.116288 
Either_Row_CoL_Bus_Util = 0.136252 
Issued_on_Two_Bus_Simul_Util = 0.017277 
issued_two_Eff = 0.126799 
queue_avg = 3.087764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08776
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82003 n_act=1754 n_pre=1738 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24653 dram_eff=0.4478
bk0: 512a 89368i bk1: 512a 89802i bk2: 512a 89997i bk3: 512a 90092i bk4: 544a 90231i bk5: 544a 90855i bk6: 544a 90546i bk7: 544a 90154i bk8: 512a 88458i bk9: 512a 89188i bk10: 512a 88155i bk11: 512a 89413i bk12: 512a 89057i bk13: 512a 89747i bk14: 512a 88674i bk15: 512a 90286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805111
Row_Buffer_Locality_read = 0.829808
Row_Buffer_Locality_write = 0.502941
Bank_Level_Parallism = 4.137078
Bank_Level_Parallism_Col = 3.163814
Bank_Level_Parallism_Ready = 1.729438
write_to_read_ratio_blp_rw_average = 0.266306
GrpLevelPara = 2.129581 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 9077 
Wasted_Row = 2330 
Idle = 72421 

BW Util Bottlenecks: 
RCDc_limit = 8881 
RCDWRc_limit = 1282 
WTRc_limit = 1512 
RTWc_limit = 6576 
CCDLc_limit = 5578 
rwq = 0 
CCDLc_limit_alone = 4986 
WTRc_limit_alone = 1398 
RTWc_limit_alone = 6098 

Commands details: 
total_CMD = 94868 
n_nop = 82003 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 11040 
Row_Bus_Util =  0.036809 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.135609 
Issued_on_Two_Bus_Simul_Util = 0.017572 
issued_two_Eff = 0.129576 
queue_avg = 3.133385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13339
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81958 n_act=1759 n_pre=1743 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24949 dram_eff=0.4425
bk0: 512a 89179i bk1: 512a 89671i bk2: 512a 89932i bk3: 512a 90373i bk4: 544a 90107i bk5: 544a 90527i bk6: 544a 90544i bk7: 544a 90436i bk8: 512a 88408i bk9: 512a 89455i bk10: 512a 88705i bk11: 512a 89341i bk12: 512a 89147i bk13: 512a 90049i bk14: 512a 88798i bk15: 512a 90401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804556
Row_Buffer_Locality_read = 0.830168
Row_Buffer_Locality_write = 0.491176
Bank_Level_Parallism = 4.039731
Bank_Level_Parallism_Col = 3.090141
Bank_Level_Parallism_Ready = 1.719384
write_to_read_ratio_blp_rw_average = 0.270549
GrpLevelPara = 2.121004 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 9210 
Wasted_Row = 2478 
Idle = 72140 

BW Util Bottlenecks: 
RCDc_limit = 8843 
RCDWRc_limit = 1428 
WTRc_limit = 2001 
RTWc_limit = 5956 
CCDLc_limit = 5480 
rwq = 0 
CCDLc_limit_alone = 4810 
WTRc_limit_alone = 1790 
RTWc_limit_alone = 5497 

Commands details: 
total_CMD = 94868 
n_nop = 81958 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1759 
n_pre = 1743 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3502 
issued_total_col = 11040 
Row_Bus_Util =  0.036914 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.136084 
Issued_on_Two_Bus_Simul_Util = 0.017203 
issued_two_Eff = 0.126414 
queue_avg = 2.949899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9499
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 126354 -   mf: uid=3803939, sid4294967295:w4294967295, part=14, addr=0xc0dfdd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126254), 
Ready @ 126361 -   mf: uid=3803944, sid4294967295:w4294967295, part=14, addr=0xc0dfdd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126261), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81961 n_act=1826 n_pre=1810 n_ref_event=0 n_req=8998 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1163
n_activity=24983 dram_eff=0.4416
bk0: 512a 89486i bk1: 512a 89693i bk2: 512a 89652i bk3: 512a 90466i bk4: 544a 89504i bk5: 544a 90368i bk6: 544a 89592i bk7: 544a 89890i bk8: 512a 88378i bk9: 512a 88893i bk10: 512a 88919i bk11: 512a 89049i bk12: 512a 88421i bk13: 512a 89226i bk14: 512a 88665i bk15: 512a 89973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797066
Row_Buffer_Locality_read = 0.823317
Row_Buffer_Locality_write = 0.474926
Bank_Level_Parallism = 4.265846
Bank_Level_Parallism_Col = 3.229645
Bank_Level_Parallism_Ready = 1.797408
write_to_read_ratio_blp_rw_average = 0.256824
GrpLevelPara = 2.147928 

BW Util details:
bwutil = 0.116288 
total_CMD = 94868 
util_bw = 11032 
Wasted_Col = 9274 
Wasted_Row = 2365 
Idle = 72197 

BW Util Bottlenecks: 
RCDc_limit = 9087 
RCDWRc_limit = 1449 
WTRc_limit = 2236 
RTWc_limit = 6531 
CCDLc_limit = 5465 
rwq = 0 
CCDLc_limit_alone = 4873 
WTRc_limit_alone = 2047 
RTWc_limit_alone = 6128 

Commands details: 
total_CMD = 94868 
n_nop = 81961 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1826 
n_pre = 1810 
n_ref = 0 
n_req = 8998 
total_req = 11032 

Dual Bus Interface Util: 
issued_total_row = 3636 
issued_total_col = 11032 
Row_Bus_Util =  0.038327 
CoL_Bus_Util = 0.116288 
Either_Row_CoL_Bus_Util = 0.136052 
Issued_on_Two_Bus_Simul_Util = 0.018563 
issued_two_Eff = 0.136438 
queue_avg = 3.222467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22247
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 126361 -   mf: uid=3803945, sid4294967295:w4294967295, part=15, addr=0xc0dfdc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126261), 
Ready @ 126368 -   mf: uid=3803948, sid4294967295:w4294967295, part=15, addr=0xc0dfdc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126268), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81926 n_act=1826 n_pre=1810 n_ref_event=0 n_req=8998 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2712 bw_util=0.1163
n_activity=24417 dram_eff=0.4518
bk0: 512a 89362i bk1: 512a 90131i bk2: 512a 90048i bk3: 512a 90387i bk4: 544a 89968i bk5: 544a 90599i bk6: 544a 89673i bk7: 544a 89610i bk8: 512a 88316i bk9: 512a 89568i bk10: 512a 87810i bk11: 512a 89729i bk12: 512a 88804i bk13: 512a 89369i bk14: 512a 88884i bk15: 512a 90006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797066
Row_Buffer_Locality_read = 0.823558
Row_Buffer_Locality_write = 0.471976
Bank_Level_Parallism = 4.185703
Bank_Level_Parallism_Col = 3.178575
Bank_Level_Parallism_Ready = 1.711838
write_to_read_ratio_blp_rw_average = 0.255119
GrpLevelPara = 2.121043 

BW Util details:
bwutil = 0.116288 
total_CMD = 94868 
util_bw = 11032 
Wasted_Col = 9114 
Wasted_Row = 2460 
Idle = 72262 

BW Util Bottlenecks: 
RCDc_limit = 9203 
RCDWRc_limit = 1348 
WTRc_limit = 1955 
RTWc_limit = 6009 
CCDLc_limit = 5623 
rwq = 0 
CCDLc_limit_alone = 5016 
WTRc_limit_alone = 1783 
RTWc_limit_alone = 5574 

Commands details: 
total_CMD = 94868 
n_nop = 81926 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2712 
n_act = 1826 
n_pre = 1810 
n_ref = 0 
n_req = 8998 
total_req = 11032 

Dual Bus Interface Util: 
issued_total_row = 3636 
issued_total_col = 11032 
Row_Bus_Util =  0.038327 
CoL_Bus_Util = 0.116288 
Either_Row_CoL_Bus_Util = 0.136421 
Issued_on_Two_Bus_Simul_Util = 0.018194 
issued_two_Eff = 0.133364 
queue_avg = 3.168792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16879
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 126348 -   mf: uid=3803935, sid4294967295:w4294967295, part=16, addr=0xc0e7f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126248), 
Ready @ 126354 -   mf: uid=3803940, sid4294967295:w4294967295, part=16, addr=0xc0e7f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126254), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81959 n_act=1781 n_pre=1765 n_ref_event=0 n_req=8998 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2709 bw_util=0.1163
n_activity=24772 dram_eff=0.4452
bk0: 512a 89946i bk1: 512a 89829i bk2: 512a 90242i bk3: 512a 89611i bk4: 544a 89691i bk5: 544a 90480i bk6: 544a 90341i bk7: 544a 90386i bk8: 512a 88579i bk9: 512a 89228i bk10: 512a 89098i bk11: 512a 89692i bk12: 512a 88957i bk13: 512a 89758i bk14: 512a 89054i bk15: 512a 89869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802067
Row_Buffer_Locality_read = 0.826923
Row_Buffer_Locality_write = 0.497050
Bank_Level_Parallism = 4.062800
Bank_Level_Parallism_Col = 3.091496
Bank_Level_Parallism_Ready = 1.708224
write_to_read_ratio_blp_rw_average = 0.257274
GrpLevelPara = 2.111194 

BW Util details:
bwutil = 0.116256 
total_CMD = 94868 
util_bw = 11029 
Wasted_Col = 9227 
Wasted_Row = 2419 
Idle = 72193 

BW Util Bottlenecks: 
RCDc_limit = 9013 
RCDWRc_limit = 1317 
WTRc_limit = 1710 
RTWc_limit = 5634 
CCDLc_limit = 5388 
rwq = 0 
CCDLc_limit_alone = 4872 
WTRc_limit_alone = 1601 
RTWc_limit_alone = 5227 

Commands details: 
total_CMD = 94868 
n_nop = 81959 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2709 
n_act = 1781 
n_pre = 1765 
n_ref = 0 
n_req = 8998 
total_req = 11029 

Dual Bus Interface Util: 
issued_total_row = 3546 
issued_total_col = 11029 
Row_Bus_Util =  0.037378 
CoL_Bus_Util = 0.116256 
Either_Row_CoL_Bus_Util = 0.136073 
Issued_on_Two_Bus_Simul_Util = 0.017561 
issued_two_Eff = 0.129057 
queue_avg = 3.053601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0536
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 126346 -   mf: uid=3803933, sid4294967295:w4294967295, part=17, addr=0xc0e7f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126246), 
Ready @ 126352 -   mf: uid=3803937, sid4294967295:w4294967295, part=17, addr=0xc0e67180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126252), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81938 n_act=1830 n_pre=1814 n_ref_event=0 n_req=8998 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2707 bw_util=0.1162
n_activity=24159 dram_eff=0.4564
bk0: 512a 89887i bk1: 512a 90190i bk2: 512a 89782i bk3: 512a 89858i bk4: 544a 89648i bk5: 544a 90331i bk6: 544a 89635i bk7: 544a 90138i bk8: 512a 88075i bk9: 512a 88882i bk10: 512a 88674i bk11: 512a 89950i bk12: 512a 88558i bk13: 512a 90099i bk14: 512a 88736i bk15: 512a 89803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796599
Row_Buffer_Locality_read = 0.822115
Row_Buffer_Locality_write = 0.483013
Bank_Level_Parallism = 4.262589
Bank_Level_Parallism_Col = 3.233754
Bank_Level_Parallism_Ready = 1.748980
write_to_read_ratio_blp_rw_average = 0.252818
GrpLevelPara = 2.145355 

BW Util details:
bwutil = 0.116235 
total_CMD = 94868 
util_bw = 11027 
Wasted_Col = 8784 
Wasted_Row = 2391 
Idle = 72666 

BW Util Bottlenecks: 
RCDc_limit = 8931 
RCDWRc_limit = 1416 
WTRc_limit = 1999 
RTWc_limit = 5463 
CCDLc_limit = 5307 
rwq = 0 
CCDLc_limit_alone = 4738 
WTRc_limit_alone = 1870 
RTWc_limit_alone = 5023 

Commands details: 
total_CMD = 94868 
n_nop = 81938 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2707 
n_act = 1830 
n_pre = 1814 
n_ref = 0 
n_req = 8998 
total_req = 11027 

Dual Bus Interface Util: 
issued_total_row = 3644 
issued_total_col = 11027 
Row_Bus_Util =  0.038411 
CoL_Bus_Util = 0.116235 
Either_Row_CoL_Bus_Util = 0.136295 
Issued_on_Two_Bus_Simul_Util = 0.018352 
issued_two_Eff = 0.134648 
queue_avg = 3.197601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1976
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81916 n_act=1781 n_pre=1765 n_ref_event=0 n_req=8992 n_rd=8312 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1163
n_activity=24630 dram_eff=0.4479
bk0: 512a 90196i bk1: 512a 90560i bk2: 512a 89933i bk3: 512a 90434i bk4: 544a 90191i bk5: 544a 90396i bk6: 540a 89278i bk7: 540a 90304i bk8: 512a 88565i bk9: 512a 88923i bk10: 512a 88908i bk11: 512a 89554i bk12: 512a 88181i bk13: 512a 89778i bk14: 512a 88308i bk15: 512a 90246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801935
Row_Buffer_Locality_read = 0.826877
Row_Buffer_Locality_write = 0.497059
Bank_Level_Parallism = 4.112205
Bank_Level_Parallism_Col = 3.120971
Bank_Level_Parallism_Ready = 1.725707
write_to_read_ratio_blp_rw_average = 0.270250
GrpLevelPara = 2.105455 

BW Util details:
bwutil = 0.116288 
total_CMD = 94868 
util_bw = 11032 
Wasted_Col = 9214 
Wasted_Row = 2400 
Idle = 72222 

BW Util Bottlenecks: 
RCDc_limit = 9101 
RCDWRc_limit = 1420 
WTRc_limit = 1455 
RTWc_limit = 6370 
CCDLc_limit = 5209 
rwq = 0 
CCDLc_limit_alone = 4585 
WTRc_limit_alone = 1295 
RTWc_limit_alone = 5906 

Commands details: 
total_CMD = 94868 
n_nop = 81916 
Read = 8312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1781 
n_pre = 1765 
n_ref = 0 
n_req = 8992 
total_req = 11032 

Dual Bus Interface Util: 
issued_total_row = 3546 
issued_total_col = 11032 
Row_Bus_Util =  0.037378 
CoL_Bus_Util = 0.116288 
Either_Row_CoL_Bus_Util = 0.136527 
Issued_on_Two_Bus_Simul_Util = 0.017140 
issued_two_Eff = 0.125540 
queue_avg = 3.160570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16057
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81979 n_act=1780 n_pre=1764 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24511 dram_eff=0.4504
bk0: 512a 90045i bk1: 512a 90290i bk2: 512a 90153i bk3: 512a 90493i bk4: 544a 89836i bk5: 544a 90442i bk6: 544a 89206i bk7: 544a 89861i bk8: 512a 88477i bk9: 512a 89399i bk10: 512a 88600i bk11: 512a 89451i bk12: 512a 88426i bk13: 512a 89445i bk14: 512a 88780i bk15: 512a 90161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802222
Row_Buffer_Locality_read = 0.827163
Row_Buffer_Locality_write = 0.497059
Bank_Level_Parallism = 4.168059
Bank_Level_Parallism_Col = 3.164644
Bank_Level_Parallism_Ready = 1.700544
write_to_read_ratio_blp_rw_average = 0.269516
GrpLevelPara = 2.117517 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 9070 
Wasted_Row = 2400 
Idle = 72358 

BW Util Bottlenecks: 
RCDc_limit = 8864 
RCDWRc_limit = 1340 
WTRc_limit = 1820 
RTWc_limit = 6118 
CCDLc_limit = 5391 
rwq = 0 
CCDLc_limit_alone = 4840 
WTRc_limit_alone = 1710 
RTWc_limit_alone = 5677 

Commands details: 
total_CMD = 94868 
n_nop = 81979 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1780 
n_pre = 1764 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3544 
issued_total_col = 11040 
Row_Bus_Util =  0.037357 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.135862 
Issued_on_Two_Bus_Simul_Util = 0.017867 
issued_two_Eff = 0.131507 
queue_avg = 3.017835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01784
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82009 n_act=1781 n_pre=1765 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24202 dram_eff=0.4562
bk0: 512a 89663i bk1: 512a 89887i bk2: 512a 90067i bk3: 512a 89852i bk4: 544a 89614i bk5: 544a 90304i bk6: 544a 89862i bk7: 544a 90507i bk8: 512a 88450i bk9: 512a 89411i bk10: 512a 88801i bk11: 512a 89754i bk12: 512a 88650i bk13: 512a 90098i bk14: 512a 88438i bk15: 512a 89194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802111
Row_Buffer_Locality_read = 0.827524
Row_Buffer_Locality_write = 0.491176
Bank_Level_Parallism = 4.273431
Bank_Level_Parallism_Col = 3.279376
Bank_Level_Parallism_Ready = 1.802355
write_to_read_ratio_blp_rw_average = 0.262596
GrpLevelPara = 2.169063 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 8674 
Wasted_Row = 2361 
Idle = 72793 

BW Util Bottlenecks: 
RCDc_limit = 8619 
RCDWRc_limit = 1303 
WTRc_limit = 1941 
RTWc_limit = 5556 
CCDLc_limit = 5308 
rwq = 0 
CCDLc_limit_alone = 4744 
WTRc_limit_alone = 1736 
RTWc_limit_alone = 5197 

Commands details: 
total_CMD = 94868 
n_nop = 82009 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1781 
n_pre = 1765 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3546 
issued_total_col = 11040 
Row_Bus_Util =  0.037378 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.135546 
Issued_on_Two_Bus_Simul_Util = 0.018204 
issued_two_Eff = 0.134303 
queue_avg = 3.093762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09376
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82009 n_act=1776 n_pre=1760 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2719 bw_util=0.1164
n_activity=24695 dram_eff=0.447
bk0: 512a 89963i bk1: 512a 90743i bk2: 512a 90216i bk3: 512a 89954i bk4: 544a 89336i bk5: 544a 90343i bk6: 544a 89555i bk7: 544a 90633i bk8: 512a 88567i bk9: 512a 89654i bk10: 512a 87647i bk11: 512a 89749i bk12: 512a 88341i bk13: 512a 89689i bk14: 512a 88748i bk15: 512a 89999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802667
Row_Buffer_Locality_read = 0.827163
Row_Buffer_Locality_write = 0.502941
Bank_Level_Parallism = 4.177435
Bank_Level_Parallism_Col = 3.198380
Bank_Level_Parallism_Ready = 1.735846
write_to_read_ratio_blp_rw_average = 0.254595
GrpLevelPara = 2.126468 

BW Util details:
bwutil = 0.116362 
total_CMD = 94868 
util_bw = 11039 
Wasted_Col = 8970 
Wasted_Row = 2433 
Idle = 72426 

BW Util Bottlenecks: 
RCDc_limit = 8801 
RCDWRc_limit = 1235 
WTRc_limit = 1857 
RTWc_limit = 5704 
CCDLc_limit = 5388 
rwq = 0 
CCDLc_limit_alone = 4811 
WTRc_limit_alone = 1674 
RTWc_limit_alone = 5310 

Commands details: 
total_CMD = 94868 
n_nop = 82009 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2719 
n_act = 1776 
n_pre = 1760 
n_ref = 0 
n_req = 9000 
total_req = 11039 

Dual Bus Interface Util: 
issued_total_row = 3536 
issued_total_col = 11039 
Row_Bus_Util =  0.037273 
CoL_Bus_Util = 0.116362 
Either_Row_CoL_Bus_Util = 0.135546 
Issued_on_Two_Bus_Simul_Util = 0.018088 
issued_two_Eff = 0.133447 
queue_avg = 3.200510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20051
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81997 n_act=1772 n_pre=1756 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2709 bw_util=0.1163
n_activity=24248 dram_eff=0.4548
bk0: 512a 89490i bk1: 512a 90194i bk2: 512a 90624i bk3: 512a 90257i bk4: 544a 89480i bk5: 544a 90265i bk6: 544a 89354i bk7: 544a 90277i bk8: 512a 88383i bk9: 512a 89212i bk10: 512a 88890i bk11: 512a 89284i bk12: 512a 88819i bk13: 512a 90252i bk14: 512a 88345i bk15: 512a 89738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803067
Row_Buffer_Locality_read = 0.827404
Row_Buffer_Locality_write = 0.504425
Bank_Level_Parallism = 4.193809
Bank_Level_Parallism_Col = 3.170243
Bank_Level_Parallism_Ready = 1.719830
write_to_read_ratio_blp_rw_average = 0.265551
GrpLevelPara = 2.141054 

BW Util details:
bwutil = 0.116256 
total_CMD = 94868 
util_bw = 11029 
Wasted_Col = 9257 
Wasted_Row = 2133 
Idle = 72449 

BW Util Bottlenecks: 
RCDc_limit = 9010 
RCDWRc_limit = 1409 
WTRc_limit = 2121 
RTWc_limit = 6591 
CCDLc_limit = 5664 
rwq = 0 
CCDLc_limit_alone = 4944 
WTRc_limit_alone = 1923 
RTWc_limit_alone = 6069 

Commands details: 
total_CMD = 94868 
n_nop = 81997 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2709 
n_act = 1772 
n_pre = 1756 
n_ref = 0 
n_req = 9000 
total_req = 11029 

Dual Bus Interface Util: 
issued_total_row = 3528 
issued_total_col = 11029 
Row_Bus_Util =  0.037189 
CoL_Bus_Util = 0.116256 
Either_Row_CoL_Bus_Util = 0.135673 
Issued_on_Two_Bus_Simul_Util = 0.017772 
issued_two_Eff = 0.130992 
queue_avg = 3.162489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16249
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82001 n_act=1760 n_pre=1744 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2707 bw_util=0.1162
n_activity=24551 dram_eff=0.4491
bk0: 512a 89545i bk1: 512a 90810i bk2: 512a 90233i bk3: 512a 89989i bk4: 544a 89969i bk5: 544a 90225i bk6: 544a 89001i bk7: 544a 89923i bk8: 512a 88191i bk9: 512a 89819i bk10: 512a 88734i bk11: 512a 89300i bk12: 512a 89156i bk13: 512a 90366i bk14: 512a 88172i bk15: 512a 89682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804379
Row_Buffer_Locality_read = 0.829928
Row_Buffer_Locality_write = 0.490399
Bank_Level_Parallism = 4.174933
Bank_Level_Parallism_Col = 3.211136
Bank_Level_Parallism_Ready = 1.756416
write_to_read_ratio_blp_rw_average = 0.274392
GrpLevelPara = 2.126661 

BW Util details:
bwutil = 0.116235 
total_CMD = 94868 
util_bw = 11027 
Wasted_Col = 9091 
Wasted_Row = 2342 
Idle = 72408 

BW Util Bottlenecks: 
RCDc_limit = 8627 
RCDWRc_limit = 1387 
WTRc_limit = 1567 
RTWc_limit = 6763 
CCDLc_limit = 5310 
rwq = 0 
CCDLc_limit_alone = 4773 
WTRc_limit_alone = 1449 
RTWc_limit_alone = 6344 

Commands details: 
total_CMD = 94868 
n_nop = 82001 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2707 
n_act = 1760 
n_pre = 1744 
n_ref = 0 
n_req = 9000 
total_req = 11027 

Dual Bus Interface Util: 
issued_total_row = 3504 
issued_total_col = 11027 
Row_Bus_Util =  0.036936 
CoL_Bus_Util = 0.116235 
Either_Row_CoL_Bus_Util = 0.135631 
Issued_on_Two_Bus_Simul_Util = 0.017540 
issued_two_Eff = 0.129323 
queue_avg = 3.141481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14148
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 126354 -   mf: uid=3803941, sid4294967295:w4294967295, part=24, addr=0xc0de0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126254), 
Ready @ 126360 -   mf: uid=3803943, sid4294967295:w4294967295, part=24, addr=0xc0fa9180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126260), 
Ready @ 126368 -   mf: uid=3803946, sid4294967295:w4294967295, part=24, addr=0xc0de0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126268), 
Ready @ 126373 -   mf: uid=3803950, sid4294967295:w4294967295, part=24, addr=0xc0fa9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126273), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82005 n_act=1772 n_pre=1756 n_ref_event=0 n_req=8996 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.1162
n_activity=24237 dram_eff=0.4548
bk0: 512a 90080i bk1: 512a 89784i bk2: 512a 89103i bk3: 512a 90212i bk4: 544a 89924i bk5: 544a 90366i bk6: 544a 89071i bk7: 544a 90347i bk8: 512a 88686i bk9: 512a 89524i bk10: 512a 88171i bk11: 512a 89172i bk12: 512a 88988i bk13: 512a 89525i bk14: 512a 88836i bk15: 512a 90093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803024
Row_Buffer_Locality_read = 0.827284
Row_Buffer_Locality_write = 0.504438
Bank_Level_Parallism = 4.277058
Bank_Level_Parallism_Col = 3.311978
Bank_Level_Parallism_Ready = 1.751179
write_to_read_ratio_blp_rw_average = 0.263720
GrpLevelPara = 2.160393 

BW Util details:
bwutil = 0.116204 
total_CMD = 94868 
util_bw = 11024 
Wasted_Col = 8760 
Wasted_Row = 2428 
Idle = 72656 

BW Util Bottlenecks: 
RCDc_limit = 8637 
RCDWRc_limit = 1344 
WTRc_limit = 2118 
RTWc_limit = 5985 
CCDLc_limit = 5378 
rwq = 0 
CCDLc_limit_alone = 4747 
WTRc_limit_alone = 1923 
RTWc_limit_alone = 5549 

Commands details: 
total_CMD = 94868 
n_nop = 82005 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 1772 
n_pre = 1756 
n_ref = 0 
n_req = 8996 
total_req = 11024 

Dual Bus Interface Util: 
issued_total_row = 3528 
issued_total_col = 11024 
Row_Bus_Util =  0.037189 
CoL_Bus_Util = 0.116204 
Either_Row_CoL_Bus_Util = 0.135588 
Issued_on_Two_Bus_Simul_Util = 0.017804 
issued_two_Eff = 0.131307 
queue_avg = 3.116372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11637
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 126348 -   mf: uid=3803936, sid4294967295:w4294967295, part=25, addr=0xc0fa9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126248), 
Ready @ 126356 -   mf: uid=3803942, sid4294967295:w4294967295, part=25, addr=0xc0fa9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126256), 
Ready @ 126368 -   mf: uid=3803947, sid4294967295:w4294967295, part=25, addr=0xc0de0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126268), 
Ready @ 126374 -   mf: uid=3803951, sid4294967295:w4294967295, part=25, addr=0xc0de0e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126274), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82079 n_act=1737 n_pre=1721 n_ref_event=0 n_req=8988 n_rd=8312 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.1161
n_activity=24753 dram_eff=0.445
bk0: 512a 90173i bk1: 512a 89904i bk2: 512a 89742i bk3: 512a 90884i bk4: 544a 90197i bk5: 544a 90161i bk6: 536a 89155i bk7: 544a 90136i bk8: 512a 88883i bk9: 512a 89563i bk10: 512a 88427i bk11: 512a 88994i bk12: 512a 88697i bk13: 512a 89685i bk14: 512a 88780i bk15: 512a 89971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806742
Row_Buffer_Locality_read = 0.830606
Row_Buffer_Locality_write = 0.513314
Bank_Level_Parallism = 4.170710
Bank_Level_Parallism_Col = 3.243356
Bank_Level_Parallism_Ready = 1.789397
write_to_read_ratio_blp_rw_average = 0.252793
GrpLevelPara = 2.122974 

BW Util details:
bwutil = 0.116119 
total_CMD = 94868 
util_bw = 11016 
Wasted_Col = 8918 
Wasted_Row = 2490 
Idle = 72444 

BW Util Bottlenecks: 
RCDc_limit = 8525 
RCDWRc_limit = 1245 
WTRc_limit = 1810 
RTWc_limit = 5508 
CCDLc_limit = 5367 
rwq = 0 
CCDLc_limit_alone = 4798 
WTRc_limit_alone = 1664 
RTWc_limit_alone = 5085 

Commands details: 
total_CMD = 94868 
n_nop = 82079 
Read = 8312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 1737 
n_pre = 1721 
n_ref = 0 
n_req = 8988 
total_req = 11016 

Dual Bus Interface Util: 
issued_total_row = 3458 
issued_total_col = 11016 
Row_Bus_Util =  0.036451 
CoL_Bus_Util = 0.116119 
Either_Row_CoL_Bus_Util = 0.134808 
Issued_on_Two_Bus_Simul_Util = 0.017762 
issued_two_Eff = 0.131754 
queue_avg = 3.160570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16057
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82001 n_act=1783 n_pre=1767 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2713 bw_util=0.1163
n_activity=25057 dram_eff=0.4403
bk0: 512a 89813i bk1: 512a 89660i bk2: 512a 90501i bk3: 512a 89912i bk4: 544a 89944i bk5: 544a 90430i bk6: 544a 88759i bk7: 544a 89541i bk8: 512a 88373i bk9: 512a 89317i bk10: 512a 88145i bk11: 512a 89550i bk12: 512a 88129i bk13: 512a 89954i bk14: 512a 89053i bk15: 512a 89900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801867
Row_Buffer_Locality_read = 0.826563
Row_Buffer_Locality_write = 0.499264
Bank_Level_Parallism = 4.227684
Bank_Level_Parallism_Col = 3.293039
Bank_Level_Parallism_Ready = 1.829874
write_to_read_ratio_blp_rw_average = 0.264702
GrpLevelPara = 2.151405 

BW Util details:
bwutil = 0.116298 
total_CMD = 94868 
util_bw = 11033 
Wasted_Col = 9085 
Wasted_Row = 2567 
Idle = 72183 

BW Util Bottlenecks: 
RCDc_limit = 8775 
RCDWRc_limit = 1324 
WTRc_limit = 1947 
RTWc_limit = 5928 
CCDLc_limit = 5337 
rwq = 0 
CCDLc_limit_alone = 4725 
WTRc_limit_alone = 1770 
RTWc_limit_alone = 5493 

Commands details: 
total_CMD = 94868 
n_nop = 82001 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2713 
n_act = 1783 
n_pre = 1767 
n_ref = 0 
n_req = 9000 
total_req = 11033 

Dual Bus Interface Util: 
issued_total_row = 3550 
issued_total_col = 11033 
Row_Bus_Util =  0.037420 
CoL_Bus_Util = 0.116298 
Either_Row_CoL_Bus_Util = 0.135631 
Issued_on_Two_Bus_Simul_Util = 0.018088 
issued_two_Eff = 0.133364 
queue_avg = 3.215320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21532
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81983 n_act=1798 n_pre=1782 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.1163
n_activity=24323 dram_eff=0.4537
bk0: 512a 90075i bk1: 512a 89930i bk2: 512a 89639i bk3: 512a 90494i bk4: 544a 89945i bk5: 544a 90794i bk6: 544a 88875i bk7: 544a 89726i bk8: 512a 87950i bk9: 512a 89142i bk10: 512a 88204i bk11: 512a 89730i bk12: 512a 88343i bk13: 512a 89906i bk14: 512a 88898i bk15: 512a 89785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800200
Row_Buffer_Locality_read = 0.825601
Row_Buffer_Locality_write = 0.488954
Bank_Level_Parallism = 4.284348
Bank_Level_Parallism_Col = 3.271927
Bank_Level_Parallism_Ready = 1.757430
write_to_read_ratio_blp_rw_average = 0.262417
GrpLevelPara = 2.167269 

BW Util details:
bwutil = 0.116330 
total_CMD = 94868 
util_bw = 11036 
Wasted_Col = 8849 
Wasted_Row = 2394 
Idle = 72589 

BW Util Bottlenecks: 
RCDc_limit = 8812 
RCDWRc_limit = 1286 
WTRc_limit = 1734 
RTWc_limit = 6100 
CCDLc_limit = 5270 
rwq = 0 
CCDLc_limit_alone = 4696 
WTRc_limit_alone = 1590 
RTWc_limit_alone = 5670 

Commands details: 
total_CMD = 94868 
n_nop = 81983 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 1798 
n_pre = 1782 
n_ref = 0 
n_req = 9000 
total_req = 11036 

Dual Bus Interface Util: 
issued_total_row = 3580 
issued_total_col = 11036 
Row_Bus_Util =  0.037737 
CoL_Bus_Util = 0.116330 
Either_Row_CoL_Bus_Util = 0.135820 
Issued_on_Two_Bus_Simul_Util = 0.018246 
issued_two_Eff = 0.134342 
queue_avg = 3.171712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17171
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 126369 -   mf: uid=3803949, sid4294967295:w4294967295, part=28, addr=0xc0e47000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126269), 
Ready @ 126376 -   mf: uid=3803953, sid4294967295:w4294967295, part=28, addr=0xc0e47080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126276), 
Ready @ 126388 -   mf: uid=3803956, sid4294967295:w4294967295, part=28, addr=0xc0fa9580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126288), 
Ready @ 126396 -   mf: uid=3803958, sid4294967295:w4294967295, part=28, addr=0xc0fa9500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126296), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82064 n_act=1751 n_pre=1735 n_ref_event=0 n_req=8996 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.1162
n_activity=24461 dram_eff=0.4507
bk0: 512a 89387i bk1: 512a 89919i bk2: 512a 90069i bk3: 512a 90629i bk4: 544a 90059i bk5: 544a 90986i bk6: 544a 89430i bk7: 544a 90284i bk8: 512a 88312i bk9: 512a 89760i bk10: 512a 88331i bk11: 512a 89272i bk12: 512a 88372i bk13: 512a 89424i bk14: 512a 88717i bk15: 512a 89698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805358
Row_Buffer_Locality_read = 0.830048
Row_Buffer_Locality_write = 0.501479
Bank_Level_Parallism = 4.232618
Bank_Level_Parallism_Col = 3.231285
Bank_Level_Parallism_Ready = 1.755715
write_to_read_ratio_blp_rw_average = 0.254726
GrpLevelPara = 2.142719 

BW Util details:
bwutil = 0.116204 
total_CMD = 94868 
util_bw = 11024 
Wasted_Col = 8922 
Wasted_Row = 2318 
Idle = 72604 

BW Util Bottlenecks: 
RCDc_limit = 8545 
RCDWRc_limit = 1299 
WTRc_limit = 2068 
RTWc_limit = 5567 
CCDLc_limit = 5307 
rwq = 0 
CCDLc_limit_alone = 4703 
WTRc_limit_alone = 1875 
RTWc_limit_alone = 5156 

Commands details: 
total_CMD = 94868 
n_nop = 82064 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 1751 
n_pre = 1735 
n_ref = 0 
n_req = 8996 
total_req = 11024 

Dual Bus Interface Util: 
issued_total_row = 3486 
issued_total_col = 11024 
Row_Bus_Util =  0.036746 
CoL_Bus_Util = 0.116204 
Either_Row_CoL_Bus_Util = 0.134966 
Issued_on_Two_Bus_Simul_Util = 0.017983 
issued_two_Eff = 0.133240 
queue_avg = 3.316345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31634
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 126374 -   mf: uid=3803952, sid4294967295:w4294967295, part=29, addr=0xc0fa9480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126274), 
Ready @ 126380 -   mf: uid=3803954, sid4294967295:w4294967295, part=29, addr=0xc0e47100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126280), 
Ready @ 126388 -   mf: uid=3803955, sid4294967295:w4294967295, part=29, addr=0xc0fa9400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126288), 
Ready @ 126393 -   mf: uid=3803957, sid4294967295:w4294967295, part=29, addr=0xc0e47180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (126293), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82081 n_act=1762 n_pre=1747 n_ref_event=0 n_req=8996 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.1162
n_activity=23829 dram_eff=0.4625
bk0: 512a 90263i bk1: 512a 89841i bk2: 512a 89598i bk3: 512a 90487i bk4: 544a 90225i bk5: 544a 90526i bk6: 544a 89369i bk7: 544a 90095i bk8: 512a 88535i bk9: 512a 89223i bk10: 512a 88379i bk11: 512a 89285i bk12: 512a 88230i bk13: 512a 89594i bk14: 512a 88839i bk15: 512a 90306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804024
Row_Buffer_Locality_read = 0.830048
Row_Buffer_Locality_write = 0.483728
Bank_Level_Parallism = 4.325288
Bank_Level_Parallism_Col = 3.279276
Bank_Level_Parallism_Ready = 1.796461
write_to_read_ratio_blp_rw_average = 0.269857
GrpLevelPara = 2.171074 

BW Util details:
bwutil = 0.116161 
total_CMD = 94868 
util_bw = 11020 
Wasted_Col = 8630 
Wasted_Row = 2103 
Idle = 73115 

BW Util Bottlenecks: 
RCDc_limit = 8295 
RCDWRc_limit = 1387 
WTRc_limit = 1711 
RTWc_limit = 6102 
CCDLc_limit = 5423 
rwq = 0 
CCDLc_limit_alone = 4895 
WTRc_limit_alone = 1559 
RTWc_limit_alone = 5726 

Commands details: 
total_CMD = 94868 
n_nop = 82081 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 1762 
n_pre = 1747 
n_ref = 0 
n_req = 8996 
total_req = 11020 

Dual Bus Interface Util: 
issued_total_row = 3509 
issued_total_col = 11020 
Row_Bus_Util =  0.036988 
CoL_Bus_Util = 0.116161 
Either_Row_CoL_Bus_Util = 0.134787 
Issued_on_Two_Bus_Simul_Util = 0.018362 
issued_two_Eff = 0.136232 
queue_avg = 3.196452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19645
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=81987 n_act=1797 n_pre=1781 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24589 dram_eff=0.449
bk0: 512a 89678i bk1: 512a 89553i bk2: 512a 90197i bk3: 512a 90654i bk4: 544a 89622i bk5: 544a 90432i bk6: 544a 89332i bk7: 544a 89840i bk8: 512a 89086i bk9: 512a 89213i bk10: 512a 88678i bk11: 512a 89210i bk12: 512a 88170i bk13: 512a 89967i bk14: 512a 88905i bk15: 512a 90041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800333
Row_Buffer_Locality_read = 0.826803
Row_Buffer_Locality_write = 0.476471
Bank_Level_Parallism = 4.226116
Bank_Level_Parallism_Col = 3.215909
Bank_Level_Parallism_Ready = 1.767029
write_to_read_ratio_blp_rw_average = 0.254077
GrpLevelPara = 2.173993 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 8793 
Wasted_Row = 2483 
Idle = 72552 

BW Util Bottlenecks: 
RCDc_limit = 8675 
RCDWRc_limit = 1329 
WTRc_limit = 2040 
RTWc_limit = 5226 
CCDLc_limit = 5062 
rwq = 0 
CCDLc_limit_alone = 4582 
WTRc_limit_alone = 1843 
RTWc_limit_alone = 4943 

Commands details: 
total_CMD = 94868 
n_nop = 81987 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1797 
n_pre = 1781 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3578 
issued_total_col = 11040 
Row_Bus_Util =  0.037716 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.135778 
Issued_on_Two_Bus_Simul_Util = 0.018310 
issued_two_Eff = 0.134850 
queue_avg = 3.154499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1545
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94868 n_nop=82016 n_act=1816 n_pre=1800 n_ref_event=0 n_req=9000 n_rd=8320 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.1164
n_activity=24675 dram_eff=0.4474
bk0: 512a 89867i bk1: 512a 89874i bk2: 512a 89438i bk3: 512a 90875i bk4: 544a 89831i bk5: 544a 90302i bk6: 544a 89098i bk7: 544a 90129i bk8: 512a 88428i bk9: 512a 89201i bk10: 512a 89323i bk11: 512a 89685i bk12: 512a 88551i bk13: 512a 89652i bk14: 512a 88826i bk15: 512a 89818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798222
Row_Buffer_Locality_read = 0.825120
Row_Buffer_Locality_write = 0.469118
Bank_Level_Parallism = 4.209890
Bank_Level_Parallism_Col = 3.215175
Bank_Level_Parallism_Ready = 1.774094
write_to_read_ratio_blp_rw_average = 0.248365
GrpLevelPara = 2.148983 

BW Util details:
bwutil = 0.116372 
total_CMD = 94868 
util_bw = 11040 
Wasted_Col = 8732 
Wasted_Row = 2554 
Idle = 72542 

BW Util Bottlenecks: 
RCDc_limit = 8584 
RCDWRc_limit = 1375 
WTRc_limit = 1879 
RTWc_limit = 5353 
CCDLc_limit = 5203 
rwq = 0 
CCDLc_limit_alone = 4723 
WTRc_limit_alone = 1768 
RTWc_limit_alone = 4984 

Commands details: 
total_CMD = 94868 
n_nop = 82016 
Read = 8320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 1816 
n_pre = 1800 
n_ref = 0 
n_req = 9000 
total_req = 11040 

Dual Bus Interface Util: 
issued_total_row = 3616 
issued_total_col = 11040 
Row_Bus_Util =  0.038116 
CoL_Bus_Util = 0.116372 
Either_Row_CoL_Bus_Util = 0.135472 
Issued_on_Two_Bus_Simul_Util = 0.019016 
issued_two_Eff = 0.140367 
queue_avg = 3.048784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1398, Reservation_fails = 2357
L2_cache_bank[1]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1371, Reservation_fails = 1682
L2_cache_bank[2]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1377, Reservation_fails = 1483
L2_cache_bank[3]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1468, Reservation_fails = 1629
L2_cache_bank[4]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1552, Reservation_fails = 1510
L2_cache_bank[5]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1411, Reservation_fails = 1452
L2_cache_bank[6]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1359, Reservation_fails = 1433
L2_cache_bank[7]: Access = 18432, Miss = 7220, Miss_rate = 0.392, Pending_hits = 1375, Reservation_fails = 1701
L2_cache_bank[8]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1358, Reservation_fails = 1049
L2_cache_bank[9]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1407, Reservation_fails = 1821
L2_cache_bank[10]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1436, Reservation_fails = 1240
L2_cache_bank[11]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1374, Reservation_fails = 569
L2_cache_bank[12]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1471, Reservation_fails = 856
L2_cache_bank[13]: Access = 18432, Miss = 7228, Miss_rate = 0.392, Pending_hits = 1407, Reservation_fails = 1672
L2_cache_bank[14]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1507, Reservation_fails = 2330
L2_cache_bank[15]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1442, Reservation_fails = 1393
L2_cache_bank[16]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1428, Reservation_fails = 1856
L2_cache_bank[17]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1333, Reservation_fails = 1338
L2_cache_bank[18]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1510, Reservation_fails = 968
L2_cache_bank[19]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1516, Reservation_fails = 1483
L2_cache_bank[20]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1529, Reservation_fails = 1697
L2_cache_bank[21]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1509, Reservation_fails = 1158
L2_cache_bank[22]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1416, Reservation_fails = 1134
L2_cache_bank[23]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1519, Reservation_fails = 1547
L2_cache_bank[24]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1448, Reservation_fails = 1642
L2_cache_bank[25]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1541, Reservation_fails = 1721
L2_cache_bank[26]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1591, Reservation_fails = 2314
L2_cache_bank[27]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1409, Reservation_fails = 1234
L2_cache_bank[28]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1492, Reservation_fails = 936
L2_cache_bank[29]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1638, Reservation_fails = 1580
L2_cache_bank[30]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1511, Reservation_fails = 1677
L2_cache_bank[31]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1408, Reservation_fails = 1104
L2_cache_bank[32]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1375, Reservation_fails = 1195
L2_cache_bank[33]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1596, Reservation_fails = 1419
L2_cache_bank[34]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1442, Reservation_fails = 1439
L2_cache_bank[35]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1380, Reservation_fails = 1030
L2_cache_bank[36]: Access = 18432, Miss = 7228, Miss_rate = 0.392, Pending_hits = 1355, Reservation_fails = 1512
L2_cache_bank[37]: Access = 18432, Miss = 7228, Miss_rate = 0.392, Pending_hits = 1306, Reservation_fails = 1215
L2_cache_bank[38]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1595, Reservation_fails = 1624
L2_cache_bank[39]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1417, Reservation_fails = 1315
L2_cache_bank[40]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1416, Reservation_fails = 1013
L2_cache_bank[41]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1422, Reservation_fails = 845
L2_cache_bank[42]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1425, Reservation_fails = 875
L2_cache_bank[43]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1274, Reservation_fails = 1337
L2_cache_bank[44]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1419, Reservation_fails = 1418
L2_cache_bank[45]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1347, Reservation_fails = 1039
L2_cache_bank[46]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1384, Reservation_fails = 1748
L2_cache_bank[47]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1454, Reservation_fails = 930
L2_cache_bank[48]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1468, Reservation_fails = 1504
L2_cache_bank[49]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1362, Reservation_fails = 1422
L2_cache_bank[50]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1454, Reservation_fails = 1470
L2_cache_bank[51]: Access = 18432, Miss = 7224, Miss_rate = 0.392, Pending_hits = 1368, Reservation_fails = 1256
L2_cache_bank[52]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1435, Reservation_fails = 1295
L2_cache_bank[53]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1428, Reservation_fails = 1369
L2_cache_bank[54]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1461, Reservation_fails = 1651
L2_cache_bank[55]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1321, Reservation_fails = 980
L2_cache_bank[56]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1491, Reservation_fails = 1088
L2_cache_bank[57]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1394, Reservation_fails = 1252
L2_cache_bank[58]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1388, Reservation_fails = 1369
L2_cache_bank[59]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1496, Reservation_fails = 1261
L2_cache_bank[60]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1353, Reservation_fails = 1156
L2_cache_bank[61]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1456, Reservation_fails = 1199
L2_cache_bank[62]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1453, Reservation_fails = 929
L2_cache_bank[63]: Access = 18432, Miss = 7232, Miss_rate = 0.392, Pending_hits = 1379, Reservation_fails = 1389
L2_total_cache_accesses = 1179648
L2_total_cache_misses = 462816
L2_total_cache_miss_rate = 0.3923
L2_total_cache_pending_hits = 91825
L2_total_cache_reservation_fails = 88110
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 91825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 199656
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 88110
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.033
average_pipeline_duty_cycle=4452.861328
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4433088
	Total NON REG=615936
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218016
	Total NON REG=307968
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223552
	Total NON REG=307968
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4434304
	Total NON REG=615936
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217856
	Total NON REG=307968
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219360
	Total NON REG=307968
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4430592
	Total NON REG=615936
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222016
	Total NON REG=307968
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222848
	Total NON REG=307968
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219520
	Total NON REG=307968
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2225504
	Total NON REG=307968
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217600
	Total NON REG=307968
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220224
	Total NON REG=307968
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4428736
	Total NON REG=615936
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219584
	Total NON REG=307968
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221856
	Total NON REG=307968
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224256
	Total NON REG=307968
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219008
	Total NON REG=307968
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223584
	Total NON REG=307968
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220768
	Total NON REG=307968
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4433312
	Total NON REG=615936
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220640
	Total NON REG=307968
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4432192
	Total NON REG=615936
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222656
	Total NON REG=307968
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222048
	Total NON REG=307968
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220576
	Total NON REG=307968
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223872
	Total NON REG=307968
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220480
	Total NON REG=307968
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223936
	Total NON REG=307968
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2225952
	Total NON REG=307968
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4432160
	Total NON REG=615936
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4435168
	Total NON REG=615936
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222112
	Total NON REG=307968
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220320
	Total NON REG=307968
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223616
	Total NON REG=307968
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220800
	Total NON REG=307968
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219072
	Total NON REG=307968
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222080
	Total NON REG=307968
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219360
	Total NON REG=307968
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222144
	Total NON REG=307968
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224960
	Total NON REG=307968
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221536
	Total NON REG=307968
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222432
	Total NON REG=307968
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223520
	Total NON REG=307968
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219456
	Total NON REG=307968
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219008
	Total NON REG=307968
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222048
	Total NON REG=307968
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4435616
	Total NON REG=615936
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220864
	Total NON REG=307968
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222688
	Total NON REG=307968
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222688
	Total NON REG=307968
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4431392
	Total NON REG=615936
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221440
	Total NON REG=307968
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220640
	Total NON REG=307968
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4435840
	Total NON REG=615936
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221408
	Total NON REG=307968
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220352
	Total NON REG=307968
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222464
	Total NON REG=307968
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219488
	Total NON REG=307968
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4437632
	Total NON REG=615936
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221216
	Total NON REG=307968
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2226176
	Total NON REG=307968
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4439456
	Total NON REG=615936
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221280
	Total NON REG=307968
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222688
	Total NON REG=307968
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4435008
	Total NON REG=615936
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222016
	Total NON REG=307968
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220224
	Total NON REG=307968
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221760
	Total NON REG=307968
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222112
	Total NON REG=307968
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218112
	Total NON REG=307968
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2225376
	Total NON REG=307968
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221440
	Total NON REG=307968
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4431648
	Total NON REG=615936
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221856
	Total NON REG=307968
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4431136
	Total NON REG=615936
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218784
	Total NON REG=307968
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219616
	Total NON REG=307968
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218752
	Total NON REG=307968
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221984
	Total NON REG=307968


==========Power Metrics -- Memory==========
Total memory controller accesses: 266208
Total memory controller reads: 266208
Total memory controller writes: 0
!!!Total Shared memory access: 286720
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 983040
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 25123
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 39075
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 625007
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 91825
	Cache_stats[GLOBAL_ACC_R][MISS] = 66552
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 88110
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 199656
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 49152
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

icnt_total_pkts_mem_to_simt=1179648
icnt_total_pkts_simt_to_mem=1179648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1179648
Req_Network_cycles = 126342
Req_Network_injected_packets_per_cycle =       9.3369 
Req_Network_conflicts_per_cycle =       8.4198
Req_Network_conflicts_per_cycle_util =      19.1461
Req_Bank_Level_Parallism =      21.2316
Req_Network_in_buffer_full_per_cycle =       0.6117
Req_Network_in_buffer_avg_util =      50.2679
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3421

Reply_Network_injected_packets_num = 1179648
Reply_Network_cycles = 126342
Reply_Network_injected_packets_per_cycle =        9.3369
Reply_Network_conflicts_per_cycle =        9.8599
Reply_Network_conflicts_per_cycle_util =      22.1876
Reply_Bank_Level_Parallism =      21.0107
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.3103
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1167
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 36 sec (636 sec)
gpgpu_simulation_rate = 139457 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 5717171x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
