|effect
i2c_clk <= i2c:i2c1.i2c_clk
i2c_dat <= i2c:i2c1.i2c_dat
dacdat <= dac:dac1.dacdat
clk <= clk~0.DB_MAX_OUTPUT_PORT_TYPE
clkfast => clkfast~0.IN1
clkfast2 => clkfast2~0.IN1
reset_dirty => reset_dirty~0.IN1
bclk => bclk~0.IN2
adclrc => adclrc~0.IN2
adcdat => adcdat~0.IN1
daclrc => daclrc~0.IN1
distortionon => distortionon~0.IN1
choruson => choruson~0.IN1
vibratoon => vibratoon~0.IN1


|effect|clk12m:clk12m1
areset => areset~0.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|effect|clk12m:clk12m1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|effect|i2c:i2c1
i2c_clk <= clk_slow[4].DB_MAX_OUTPUT_PORT_TYPE
i2c_dat <= i2c_dat~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => clk_slow[4].CLK
clk => clk_slow[3].CLK
clk => clk_slow[2].CLK
clk => clk_slow[1].CLK
clk => clk_slow[0].CLK
reset => reset_tmp[0].DATAIN


|effect|adc:adc1
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bclk => reg_count[4].CLK
bclk => reg_count[3].CLK
bclk => reg_count[2].CLK
bclk => reg_count[1].CLK
bclk => reg_count[0].CLK
bclk => data_tmp[15].CLK
bclk => data_tmp[14].CLK
bclk => data_tmp[13].CLK
bclk => data_tmp[12].CLK
bclk => data_tmp[11].CLK
bclk => data_tmp[10].CLK
bclk => data_tmp[9].CLK
bclk => data_tmp[8].CLK
bclk => data_tmp[7].CLK
bclk => data_tmp[6].CLK
bclk => data_tmp[5].CLK
bclk => data_tmp[4].CLK
bclk => data_tmp[3].CLK
bclk => data_tmp[2].CLK
bclk => data_tmp[1].CLK
bclk => data_tmp[0].CLK
bclk => data[15]~reg0.CLK
bclk => data[14]~reg0.CLK
bclk => data[13]~reg0.CLK
bclk => data[12]~reg0.CLK
bclk => data[11]~reg0.CLK
bclk => data[10]~reg0.CLK
bclk => data[9]~reg0.CLK
bclk => data[8]~reg0.CLK
bclk => data[7]~reg0.CLK
bclk => data[6]~reg0.CLK
bclk => data[5]~reg0.CLK
bclk => data[4]~reg0.CLK
bclk => data[3]~reg0.CLK
bclk => data[2]~reg0.CLK
bclk => data[1]~reg0.CLK
bclk => data[0]~reg0.CLK
bclk => adclrc_tmp[1].CLK
bclk => adclrc_tmp[0].CLK
adclrc => adclrc_tmp[0].DATAIN
adcdat => data_tmp~15.DATAB
adcdat => data_tmp~14.DATAB
adcdat => data_tmp~13.DATAB
adcdat => data_tmp~12.DATAB
adcdat => data_tmp~11.DATAB
adcdat => data_tmp~10.DATAB
adcdat => data_tmp~9.DATAB
adcdat => data_tmp~8.DATAB
adcdat => data_tmp~7.DATAB
adcdat => data_tmp~6.DATAB
adcdat => data_tmp~5.DATAB
adcdat => data_tmp~4.DATAB
adcdat => data_tmp~3.DATAB
adcdat => data_tmp~2.DATAB
adcdat => data_tmp~1.DATAB
adcdat => data_tmp~0.DATAB
record => data~31.OUTPUTSELECT
record => data~30.OUTPUTSELECT
record => data~29.OUTPUTSELECT
record => data~28.OUTPUTSELECT
record => data~27.OUTPUTSELECT
record => data~26.OUTPUTSELECT
record => data~25.OUTPUTSELECT
record => data~24.OUTPUTSELECT
record => data~23.OUTPUTSELECT
record => data~22.OUTPUTSELECT
record => data~21.OUTPUTSELECT
record => data~20.OUTPUTSELECT
record => data~19.OUTPUTSELECT
record => data~18.OUTPUTSELECT
record => data~17.OUTPUTSELECT
record => data~16.OUTPUTSELECT
record => reg_count~14.OUTPUTSELECT
record => reg_count~13.OUTPUTSELECT
record => reg_count~12.OUTPUTSELECT
record => reg_count~11.OUTPUTSELECT
record => reg_count~10.OUTPUTSELECT
record => data_tmp~47.OUTPUTSELECT
record => data_tmp~46.OUTPUTSELECT
record => data_tmp~45.OUTPUTSELECT
record => data_tmp~44.OUTPUTSELECT
record => data_tmp~43.OUTPUTSELECT
record => data_tmp~42.OUTPUTSELECT
record => data_tmp~41.OUTPUTSELECT
record => data_tmp~40.OUTPUTSELECT
record => data_tmp~39.OUTPUTSELECT
record => data_tmp~38.OUTPUTSELECT
record => data_tmp~37.OUTPUTSELECT
record => data_tmp~36.OUTPUTSELECT
record => data_tmp~35.OUTPUTSELECT
record => data_tmp~34.OUTPUTSELECT
record => data_tmp~33.OUTPUTSELECT
record => data_tmp~32.OUTPUTSELECT
reset => reg_count~19.OUTPUTSELECT
reset => reg_count~18.OUTPUTSELECT
reset => reg_count~17.OUTPUTSELECT
reset => reg_count~16.OUTPUTSELECT
reset => reg_count~15.OUTPUTSELECT
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
reset => data[0]~reg0.ENA
reset => adclrc_tmp[1].ENA
reset => adclrc_tmp[0].ENA
reset => data[8]~reg0.ENA
reset => data[9]~reg0.ENA
reset => data[10]~reg0.ENA
reset => data[11]~reg0.ENA
reset => data[12]~reg0.ENA
reset => data[13]~reg0.ENA
reset => data[14]~reg0.ENA
reset => data[15]~reg0.ENA
reset => data_tmp[0].ENA
reset => data_tmp[1].ENA
reset => data_tmp[2].ENA
reset => data_tmp[3].ENA
reset => data_tmp[4].ENA
reset => data_tmp[5].ENA
reset => data_tmp[6].ENA
reset => data_tmp[7].ENA
reset => data_tmp[8].ENA
reset => data_tmp[9].ENA
reset => data_tmp[10].ENA
reset => data_tmp[11].ENA
reset => data_tmp[12].ENA
reset => data_tmp[13].ENA
reset => data_tmp[14].ENA
reset => data_tmp[15].ENA


|effect|dac:dac1
dacdat <= dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE
play => counter~15.OUTPUTSELECT
play => counter~16.OUTPUTSELECT
play => counter~17.OUTPUTSELECT
play => counter~18.OUTPUTSELECT
play => counter~19.OUTPUTSELECT
play => dacdat~2.OUTPUTSELECT
play => dacdat~1.OUTPUTSELECT
play => counter~14.OUTPUTSELECT
play => counter~13.OUTPUTSELECT
play => counter~12.OUTPUTSELECT
play => counter~11.OUTPUTSELECT
play => counter~10.OUTPUTSELECT
bclk => counter[4].CLK
bclk => counter[3].CLK
bclk => counter[2].CLK
bclk => counter[1].CLK
bclk => counter[0].CLK
bclk => dacdat~reg0.CLK
daclrc => always0~1.IN0
daclrc => always0~0.IN0
reset => counter~24.OUTPUTSELECT
reset => counter~23.OUTPUTSELECT
reset => counter~22.OUTPUTSELECT
reset => counter~21.OUTPUTSELECT
reset => counter~20.OUTPUTSELECT
reset => dacdat~reg0.ENA
data[0] => Mux0.IN19
data[1] => Mux0.IN18
data[2] => Mux0.IN17
data[3] => Mux0.IN16
data[4] => Mux0.IN15
data[5] => Mux0.IN14
data[6] => Mux0.IN13
data[7] => Mux0.IN12
data[8] => Mux0.IN11
data[9] => Mux0.IN10
data[10] => Mux0.IN9
data[11] => Mux0.IN8
data[12] => Mux0.IN7
data[13] => Mux0.IN6
data[14] => Mux0.IN5
data[15] => Mux0.IN4


|effect|distortion:distortion1
dataout[0] <= dataout~15.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout~14.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout~13.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout~12.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout~11.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout~10.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout~9.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout~8.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout~7.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout~6.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout~5.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout~4.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout~3.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout~2.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout~1.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout~0.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => dataout~15.DATAA
datain[0] => data_tmp~15.DATAA
datain[0] => LessThan1.IN32
datain[0] => LessThan0.IN16
datain[1] => dataout~14.DATAA
datain[1] => data_tmp~14.DATAA
datain[1] => LessThan1.IN31
datain[1] => LessThan0.IN15
datain[2] => dataout~13.DATAA
datain[2] => data_tmp~13.DATAA
datain[2] => LessThan1.IN30
datain[2] => LessThan0.IN14
datain[3] => dataout~12.DATAA
datain[3] => data_tmp~12.DATAA
datain[3] => LessThan1.IN29
datain[3] => LessThan0.IN13
datain[4] => dataout~11.DATAA
datain[4] => data_tmp~11.DATAA
datain[4] => LessThan1.IN28
datain[4] => LessThan0.IN12
datain[5] => dataout~10.DATAA
datain[5] => data_tmp~10.DATAA
datain[5] => LessThan1.IN27
datain[5] => LessThan0.IN11
datain[6] => dataout~9.DATAA
datain[6] => data_tmp~9.DATAA
datain[6] => LessThan1.IN26
datain[6] => LessThan0.IN10
datain[7] => dataout~8.DATAA
datain[7] => data_tmp~8.DATAA
datain[7] => LessThan1.IN25
datain[7] => LessThan0.IN9
datain[8] => dataout~7.DATAA
datain[8] => data_tmp~7.DATAA
datain[8] => LessThan1.IN24
datain[8] => LessThan0.IN8
datain[9] => dataout~6.DATAA
datain[9] => data_tmp~6.DATAA
datain[9] => LessThan1.IN23
datain[9] => LessThan0.IN7
datain[10] => dataout~5.DATAA
datain[10] => data_tmp~5.DATAA
datain[10] => LessThan1.IN22
datain[10] => LessThan0.IN6
datain[11] => dataout~4.DATAA
datain[11] => data_tmp~4.DATAA
datain[11] => LessThan1.IN21
datain[11] => LessThan0.IN5
datain[12] => dataout~3.DATAA
datain[12] => data_tmp~3.DATAA
datain[12] => LessThan1.IN20
datain[12] => LessThan0.IN4
datain[13] => dataout~2.DATAA
datain[13] => data_tmp~2.DATAA
datain[13] => LessThan1.IN19
datain[13] => LessThan0.IN3
datain[14] => dataout~1.DATAA
datain[14] => data_tmp~1.DATAA
datain[14] => LessThan1.IN18
datain[14] => LessThan0.IN2
datain[15] => dataout~0.DATAA
datain[15] => data_tmp~0.DATAA
datain[15] => LessThan1.IN17
datain[15] => LessThan0.IN1
on => dataout~15.OUTPUTSELECT
on => dataout~14.OUTPUTSELECT
on => dataout~13.OUTPUTSELECT
on => dataout~12.OUTPUTSELECT
on => dataout~11.OUTPUTSELECT
on => dataout~10.OUTPUTSELECT
on => dataout~9.OUTPUTSELECT
on => dataout~8.OUTPUTSELECT
on => dataout~7.OUTPUTSELECT
on => dataout~6.OUTPUTSELECT
on => dataout~5.OUTPUTSELECT
on => dataout~4.OUTPUTSELECT
on => dataout~3.OUTPUTSELECT
on => dataout~2.OUTPUTSELECT
on => dataout~1.OUTPUTSELECT
on => dataout~0.OUTPUTSELECT
threshold[0] => data_tmp~31.DATAB
threshold[0] => LessThan0.IN32
threshold[0] => Add0.IN17
threshold[1] => data_tmp~30.DATAB
threshold[1] => LessThan0.IN31
threshold[1] => Add0.IN16
threshold[2] => data_tmp~29.DATAB
threshold[2] => LessThan0.IN30
threshold[2] => Add0.IN15
threshold[3] => data_tmp~28.DATAB
threshold[3] => LessThan0.IN29
threshold[3] => Add0.IN14
threshold[4] => data_tmp~27.DATAB
threshold[4] => LessThan0.IN28
threshold[4] => Add0.IN13
threshold[5] => data_tmp~26.DATAB
threshold[5] => LessThan0.IN27
threshold[5] => Add0.IN12
threshold[6] => data_tmp~25.DATAB
threshold[6] => LessThan0.IN26
threshold[6] => Add0.IN11
threshold[7] => data_tmp~24.DATAB
threshold[7] => LessThan0.IN25
threshold[7] => Add0.IN10
threshold[8] => data_tmp~23.DATAB
threshold[8] => LessThan0.IN24
threshold[8] => Add0.IN9
threshold[9] => data_tmp~22.DATAB
threshold[9] => LessThan0.IN23
threshold[9] => Add0.IN8
threshold[10] => data_tmp~21.DATAB
threshold[10] => LessThan0.IN22
threshold[10] => Add0.IN7
threshold[11] => data_tmp~20.DATAB
threshold[11] => LessThan0.IN21
threshold[11] => Add0.IN6
threshold[12] => data_tmp~19.DATAB
threshold[12] => LessThan0.IN20
threshold[12] => Add0.IN5
threshold[13] => data_tmp~18.DATAB
threshold[13] => LessThan0.IN19
threshold[13] => Add0.IN4
threshold[14] => data_tmp~17.DATAB
threshold[14] => LessThan0.IN18
threshold[14] => Add0.IN3
threshold[15] => data_tmp~16.DATAB
threshold[15] => LessThan0.IN17
threshold[15] => Add0.IN2
gain[0] => Mult0.IN31
gain[1] => Mult0.IN30
gain[2] => Mult0.IN29
gain[3] => Mult0.IN28
gain[4] => Mult0.IN27
gain[5] => Mult0.IN26
gain[6] => Mult0.IN25
gain[7] => Mult0.IN24
gain[8] => Mult0.IN23
gain[9] => Mult0.IN22
gain[10] => Mult0.IN21
gain[11] => Mult0.IN20
gain[12] => Mult0.IN19
gain[13] => Mult0.IN18
gain[14] => Mult0.IN17
gain[15] => Mult0.IN16


|effect|cpueffect:cpueffect1
clk_50 => clk_50~0.IN5
cpu_clk <= cpu_clk~0.DB_MAX_OUTPUT_PORT_TYPE
reset_n => reset_n_sources~0.IN1
in_port_to_the_adclrc => in_port_to_the_adclrc~0.IN1
in_port_to_the_chorus_on => in_port_to_the_chorus_on~0.IN1
in_port_to_the_clk => in_port_to_the_clk~0.IN1
in_port_to_the_datain[0] => in_port_to_the_datain[0]~15.IN1
in_port_to_the_datain[1] => in_port_to_the_datain[1]~14.IN1
in_port_to_the_datain[2] => in_port_to_the_datain[2]~13.IN1
in_port_to_the_datain[3] => in_port_to_the_datain[3]~12.IN1
in_port_to_the_datain[4] => in_port_to_the_datain[4]~11.IN1
in_port_to_the_datain[5] => in_port_to_the_datain[5]~10.IN1
in_port_to_the_datain[6] => in_port_to_the_datain[6]~9.IN1
in_port_to_the_datain[7] => in_port_to_the_datain[7]~8.IN1
in_port_to_the_datain[8] => in_port_to_the_datain[8]~7.IN1
in_port_to_the_datain[9] => in_port_to_the_datain[9]~6.IN1
in_port_to_the_datain[10] => in_port_to_the_datain[10]~5.IN1
in_port_to_the_datain[11] => in_port_to_the_datain[11]~4.IN1
in_port_to_the_datain[12] => in_port_to_the_datain[12]~3.IN1
in_port_to_the_datain[13] => in_port_to_the_datain[13]~2.IN1
in_port_to_the_datain[14] => in_port_to_the_datain[14]~1.IN1
in_port_to_the_datain[15] => in_port_to_the_datain[15]~0.IN1
out_port_from_the_dataout[0] <= dataout:the_dataout.out_port
out_port_from_the_dataout[1] <= dataout:the_dataout.out_port
out_port_from_the_dataout[2] <= dataout:the_dataout.out_port
out_port_from_the_dataout[3] <= dataout:the_dataout.out_port
out_port_from_the_dataout[4] <= dataout:the_dataout.out_port
out_port_from_the_dataout[5] <= dataout:the_dataout.out_port
out_port_from_the_dataout[6] <= dataout:the_dataout.out_port
out_port_from_the_dataout[7] <= dataout:the_dataout.out_port
out_port_from_the_dataout[8] <= dataout:the_dataout.out_port
out_port_from_the_dataout[9] <= dataout:the_dataout.out_port
out_port_from_the_dataout[10] <= dataout:the_dataout.out_port
out_port_from_the_dataout[11] <= dataout:the_dataout.out_port
out_port_from_the_dataout[12] <= dataout:the_dataout.out_port
out_port_from_the_dataout[13] <= dataout:the_dataout.out_port
out_port_from_the_dataout[14] <= dataout:the_dataout.out_port
out_port_from_the_dataout[15] <= dataout:the_dataout.out_port
in_port_to_the_vibrato_on => in_port_to_the_vibrato_on~0.IN1


|effect|cpueffect:cpueffect1|adclrc_s1_arbitrator:the_adclrc_s1
adclrc_s1_readdata => adclrc_s1_readdata_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_adclrc_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => adclrc_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => adclrc_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN12
cpu_0_data_master_address_to_slave[6] => Equal0.IN1
cpu_0_data_master_address_to_slave[7] => Equal0.IN11
cpu_0_data_master_address_to_slave[8] => Equal0.IN10
cpu_0_data_master_address_to_slave[9] => Equal0.IN9
cpu_0_data_master_address_to_slave[10] => Equal0.IN8
cpu_0_data_master_address_to_slave[11] => Equal0.IN7
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN6
cpu_0_data_master_address_to_slave[14] => Equal0.IN5
cpu_0_data_master_address_to_slave[15] => Equal0.IN4
cpu_0_data_master_address_to_slave[16] => Equal0.IN3
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_adclrc_s1~0.IN0
cpu_0_data_master_read => adclrc_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_adclrc_s1~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_adclrc_s1~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_adclrc_s1~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_adclrc_s1~0.IN1
reset_n => adclrc_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_adclrc_s1_end_xfer~reg0.PRESET
adclrc_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
adclrc_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
adclrc_s1_readdata_from_sa <= adclrc_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
adclrc_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_adclrc_s1 <= cpu_0_data_master_qualified_request_adclrc_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_adclrc_s1 <= cpu_0_data_master_qualified_request_adclrc_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_adclrc_s1 <= cpu_0_data_master_read_data_valid_adclrc_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_adclrc_s1 <= cpu_0_data_master_requests_adclrc_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_adclrc_s1_end_xfer <= d1_adclrc_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|adclrc:the_adclrc
address[0] => Equal0.IN30
address[1] => Equal0.IN31
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|chorus_on_s1_arbitrator:the_chorus_on_s1
chorus_on_s1_readdata => chorus_on_s1_readdata_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_chorus_on_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => chorus_on_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => chorus_on_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN1
cpu_0_data_master_address_to_slave[6] => Equal0.IN12
cpu_0_data_master_address_to_slave[7] => Equal0.IN11
cpu_0_data_master_address_to_slave[8] => Equal0.IN10
cpu_0_data_master_address_to_slave[9] => Equal0.IN9
cpu_0_data_master_address_to_slave[10] => Equal0.IN8
cpu_0_data_master_address_to_slave[11] => Equal0.IN7
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN6
cpu_0_data_master_address_to_slave[14] => Equal0.IN5
cpu_0_data_master_address_to_slave[15] => Equal0.IN4
cpu_0_data_master_address_to_slave[16] => Equal0.IN3
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_chorus_on_s1~0.IN0
cpu_0_data_master_read => chorus_on_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_chorus_on_s1~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_chorus_on_s1~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_chorus_on_s1~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_chorus_on_s1~0.IN1
reset_n => chorus_on_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_chorus_on_s1_end_xfer~reg0.PRESET
chorus_on_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
chorus_on_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
chorus_on_s1_readdata_from_sa <= chorus_on_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
chorus_on_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_chorus_on_s1 <= cpu_0_data_master_qualified_request_chorus_on_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_chorus_on_s1 <= cpu_0_data_master_qualified_request_chorus_on_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_chorus_on_s1 <= cpu_0_data_master_read_data_valid_chorus_on_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_chorus_on_s1 <= cpu_0_data_master_requests_chorus_on_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_chorus_on_s1_end_xfer <= d1_chorus_on_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|chorus_on:the_chorus_on
address[0] => Equal0.IN30
address[1] => Equal0.IN31
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|clk_s1_arbitrator:the_clk_s1
clk => d1_reasons_to_wait.CLK
clk => d1_clk_s1_end_xfer~reg0.CLK
clk_s1_readdata => clk_s1_readdata_from_sa.DATAIN
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => clk_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => clk_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN12
cpu_0_data_master_address_to_slave[5] => Equal0.IN11
cpu_0_data_master_address_to_slave[6] => Equal0.IN0
cpu_0_data_master_address_to_slave[7] => Equal0.IN10
cpu_0_data_master_address_to_slave[8] => Equal0.IN9
cpu_0_data_master_address_to_slave[9] => Equal0.IN8
cpu_0_data_master_address_to_slave[10] => Equal0.IN7
cpu_0_data_master_address_to_slave[11] => Equal0.IN6
cpu_0_data_master_address_to_slave[12] => Equal0.IN1
cpu_0_data_master_address_to_slave[13] => Equal0.IN5
cpu_0_data_master_address_to_slave[14] => Equal0.IN4
cpu_0_data_master_address_to_slave[15] => Equal0.IN3
cpu_0_data_master_address_to_slave[16] => Equal0.IN2
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_clk_s1~0.IN0
cpu_0_data_master_read => clk_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_clk_s1~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_clk_s1~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_clk_s1~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_clk_s1~0.IN1
reset_n => clk_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_clk_s1_end_xfer~reg0.PRESET
clk_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
clk_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
clk_s1_readdata_from_sa <= clk_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
clk_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_clk_s1 <= cpu_0_data_master_qualified_request_clk_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_clk_s1 <= cpu_0_data_master_qualified_request_clk_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_clk_s1 <= cpu_0_data_master_read_data_valid_clk_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_clk_s1 <= cpu_0_data_master_requests_clk_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_clk_s1_end_xfer <= d1_clk_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|clk:the_clk
address[0] => Equal0.IN30
address[1] => Equal0.IN31
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address~8.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address~7.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address~6.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address~5.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address~4.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address~3.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address~2.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address~1.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address~0.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN27
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN2
cpu_0_data_master_address_to_slave[14] => Equal0.IN1
cpu_0_data_master_address_to_slave[15] => Equal0.IN0
cpu_0_data_master_address_to_slave[16] => Equal0.IN26
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable~3.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable~2.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable~1.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable~0.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess~0.DATAB
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0.IN0
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module~0.IN0
cpu_0_data_master_write => cpu_0_jtag_debug_module_write~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module~0.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address~8.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address~7.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address~6.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address~5.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address~4.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address~3.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address~2.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address~1.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address~0.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN27
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN26
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0.IN0
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_0_jtag_debug_module_reset.DATAIN
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_custom_instruction_master_arbitrator:the_cpu_0_custom_instruction_master
clk => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_start => cpu_0_custom_instruction_master_start_cpu_0_fpoint_s1.DATAIN
cpu_0_fpoint_s1_done_from_sa => cpu_0_custom_instruction_master_multi_done.DATAIN
cpu_0_fpoint_s1_result_from_sa[0] => cpu_0_custom_instruction_master_multi_result[0].DATAIN
cpu_0_fpoint_s1_result_from_sa[1] => cpu_0_custom_instruction_master_multi_result[1].DATAIN
cpu_0_fpoint_s1_result_from_sa[2] => cpu_0_custom_instruction_master_multi_result[2].DATAIN
cpu_0_fpoint_s1_result_from_sa[3] => cpu_0_custom_instruction_master_multi_result[3].DATAIN
cpu_0_fpoint_s1_result_from_sa[4] => cpu_0_custom_instruction_master_multi_result[4].DATAIN
cpu_0_fpoint_s1_result_from_sa[5] => cpu_0_custom_instruction_master_multi_result[5].DATAIN
cpu_0_fpoint_s1_result_from_sa[6] => cpu_0_custom_instruction_master_multi_result[6].DATAIN
cpu_0_fpoint_s1_result_from_sa[7] => cpu_0_custom_instruction_master_multi_result[7].DATAIN
cpu_0_fpoint_s1_result_from_sa[8] => cpu_0_custom_instruction_master_multi_result[8].DATAIN
cpu_0_fpoint_s1_result_from_sa[9] => cpu_0_custom_instruction_master_multi_result[9].DATAIN
cpu_0_fpoint_s1_result_from_sa[10] => cpu_0_custom_instruction_master_multi_result[10].DATAIN
cpu_0_fpoint_s1_result_from_sa[11] => cpu_0_custom_instruction_master_multi_result[11].DATAIN
cpu_0_fpoint_s1_result_from_sa[12] => cpu_0_custom_instruction_master_multi_result[12].DATAIN
cpu_0_fpoint_s1_result_from_sa[13] => cpu_0_custom_instruction_master_multi_result[13].DATAIN
cpu_0_fpoint_s1_result_from_sa[14] => cpu_0_custom_instruction_master_multi_result[14].DATAIN
cpu_0_fpoint_s1_result_from_sa[15] => cpu_0_custom_instruction_master_multi_result[15].DATAIN
cpu_0_fpoint_s1_result_from_sa[16] => cpu_0_custom_instruction_master_multi_result[16].DATAIN
cpu_0_fpoint_s1_result_from_sa[17] => cpu_0_custom_instruction_master_multi_result[17].DATAIN
cpu_0_fpoint_s1_result_from_sa[18] => cpu_0_custom_instruction_master_multi_result[18].DATAIN
cpu_0_fpoint_s1_result_from_sa[19] => cpu_0_custom_instruction_master_multi_result[19].DATAIN
cpu_0_fpoint_s1_result_from_sa[20] => cpu_0_custom_instruction_master_multi_result[20].DATAIN
cpu_0_fpoint_s1_result_from_sa[21] => cpu_0_custom_instruction_master_multi_result[21].DATAIN
cpu_0_fpoint_s1_result_from_sa[22] => cpu_0_custom_instruction_master_multi_result[22].DATAIN
cpu_0_fpoint_s1_result_from_sa[23] => cpu_0_custom_instruction_master_multi_result[23].DATAIN
cpu_0_fpoint_s1_result_from_sa[24] => cpu_0_custom_instruction_master_multi_result[24].DATAIN
cpu_0_fpoint_s1_result_from_sa[25] => cpu_0_custom_instruction_master_multi_result[25].DATAIN
cpu_0_fpoint_s1_result_from_sa[26] => cpu_0_custom_instruction_master_multi_result[26].DATAIN
cpu_0_fpoint_s1_result_from_sa[27] => cpu_0_custom_instruction_master_multi_result[27].DATAIN
cpu_0_fpoint_s1_result_from_sa[28] => cpu_0_custom_instruction_master_multi_result[28].DATAIN
cpu_0_fpoint_s1_result_from_sa[29] => cpu_0_custom_instruction_master_multi_result[29].DATAIN
cpu_0_fpoint_s1_result_from_sa[30] => cpu_0_custom_instruction_master_multi_result[30].DATAIN
cpu_0_fpoint_s1_result_from_sa[31] => cpu_0_custom_instruction_master_multi_result[31].DATAIN
reset_n => cpu_0_custom_instruction_master_reset_n.DATAIN
cpu_0_custom_instruction_master_multi_done <= cpu_0_fpoint_s1_done_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[0] <= cpu_0_fpoint_s1_result_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[1] <= cpu_0_fpoint_s1_result_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[2] <= cpu_0_fpoint_s1_result_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[3] <= cpu_0_fpoint_s1_result_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[4] <= cpu_0_fpoint_s1_result_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[5] <= cpu_0_fpoint_s1_result_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[6] <= cpu_0_fpoint_s1_result_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[7] <= cpu_0_fpoint_s1_result_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[8] <= cpu_0_fpoint_s1_result_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[9] <= cpu_0_fpoint_s1_result_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[10] <= cpu_0_fpoint_s1_result_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[11] <= cpu_0_fpoint_s1_result_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[12] <= cpu_0_fpoint_s1_result_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[13] <= cpu_0_fpoint_s1_result_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[14] <= cpu_0_fpoint_s1_result_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[15] <= cpu_0_fpoint_s1_result_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[16] <= cpu_0_fpoint_s1_result_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[17] <= cpu_0_fpoint_s1_result_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[18] <= cpu_0_fpoint_s1_result_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[19] <= cpu_0_fpoint_s1_result_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[20] <= cpu_0_fpoint_s1_result_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[21] <= cpu_0_fpoint_s1_result_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[22] <= cpu_0_fpoint_s1_result_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[23] <= cpu_0_fpoint_s1_result_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[24] <= cpu_0_fpoint_s1_result_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[25] <= cpu_0_fpoint_s1_result_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[26] <= cpu_0_fpoint_s1_result_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[27] <= cpu_0_fpoint_s1_result_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[28] <= cpu_0_fpoint_s1_result_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[29] <= cpu_0_fpoint_s1_result_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[30] <= cpu_0_fpoint_s1_result_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_multi_result[31] <= cpu_0_fpoint_s1_result_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_custom_instruction_master_start_cpu_0_fpoint_s1 <= cpu_0_custom_instruction_master_multi_start.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_select <= <VCC>


|effect|cpueffect:cpueffect1|cpu_0_data_master_arbitrator:the_cpu_0_data_master
adclrc_s1_readdata_from_sa => cpu_0_data_master_readdata~1.IN1
chorus_on_s1_readdata_from_sa => cpu_0_data_master_readdata~3.IN1
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
clk => cpu_0_data_master_latency_counter~reg0.CLK
clk_s1_readdata_from_sa => cpu_0_data_master_readdata~7.IN1
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_granted_adclrc_s1 => cpu_0_data_master_is_granted_some_slave~0.IN0
cpu_0_data_master_granted_chorus_on_s1 => cpu_0_data_master_is_granted_some_slave~0.IN1
cpu_0_data_master_granted_clk_s1 => cpu_0_data_master_is_granted_some_slave~1.IN1
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave~2.IN1
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0~28.IN0
cpu_0_data_master_granted_cpueffect_clock_0_in => cpu_0_data_master_is_granted_some_slave~3.IN1
cpu_0_data_master_granted_datain_s1 => cpu_0_data_master_is_granted_some_slave~4.IN1
cpu_0_data_master_granted_dataout_s1 => cpu_0_data_master_is_granted_some_slave~5.IN1
cpu_0_data_master_granted_onchip_memory2_0_s1 => cpu_0_data_master_is_granted_some_slave~6.IN1
cpu_0_data_master_granted_onchip_memory2_0_s1 => r_1~23.IN0
cpu_0_data_master_granted_vibrato_on_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_qualified_request_adclrc_s1 => cpu_0_data_master_readdata~0.IN1
cpu_0_data_master_qualified_request_adclrc_s1 => r_0~0.IN1
cpu_0_data_master_qualified_request_adclrc_s1 => r_0~1.IN1
cpu_0_data_master_qualified_request_adclrc_s1 => r_0~5.IN0
cpu_0_data_master_qualified_request_chorus_on_s1 => cpu_0_data_master_readdata~2.IN1
cpu_0_data_master_qualified_request_chorus_on_s1 => r_0~8.IN1
cpu_0_data_master_qualified_request_chorus_on_s1 => r_0~10.IN1
cpu_0_data_master_qualified_request_chorus_on_s1 => r_0~14.IN1
cpu_0_data_master_qualified_request_clk_s1 => cpu_0_data_master_readdata~6.IN1
cpu_0_data_master_qualified_request_clk_s1 => r_0~17.IN1
cpu_0_data_master_qualified_request_clk_s1 => r_0~19.IN1
cpu_0_data_master_qualified_request_clk_s1 => r_0~23.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~10.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0~26.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0~28.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0~30.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0~34.IN1
cpu_0_data_master_qualified_request_cpueffect_clock_0_in => cpu_0_data_master_readdata~75.IN1
cpu_0_data_master_qualified_request_cpueffect_clock_0_in => r_0~37.IN1
cpu_0_data_master_qualified_request_cpueffect_clock_0_in => r_1~0.IN0
cpu_0_data_master_qualified_request_datain_s1 => cpu_0_data_master_readdata~124.IN1
cpu_0_data_master_qualified_request_datain_s1 => r_1~3.IN1
cpu_0_data_master_qualified_request_datain_s1 => r_1~5.IN1
cpu_0_data_master_qualified_request_datain_s1 => r_1~9.IN1
cpu_0_data_master_qualified_request_dataout_s1 => cpu_0_data_master_readdata~173.IN1
cpu_0_data_master_qualified_request_dataout_s1 => r_1~12.IN1
cpu_0_data_master_qualified_request_dataout_s1 => r_1~14.IN1
cpu_0_data_master_qualified_request_dataout_s1 => r_1~18.IN1
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1~21.IN0
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1~23.IN1
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1~26.IN1
cpu_0_data_master_qualified_request_vibrato_on_s1 => cpu_0_data_master_readdata~286.IN1
cpu_0_data_master_qualified_request_vibrato_on_s1 => r_1~30.IN1
cpu_0_data_master_qualified_request_vibrato_on_s1 => r_1~32.IN1
cpu_0_data_master_qualified_request_vibrato_on_s1 => r_1~36.IN1
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter~0.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~286.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~173.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~124.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~75.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~10.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~6.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~2.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata~0.IN0
cpu_0_data_master_read => r_1~33.IN0
cpu_0_data_master_read => r_1~27.IN0
cpu_0_data_master_read => r_1~15.IN0
cpu_0_data_master_read => r_1~6.IN0
cpu_0_data_master_read => r_0~31.IN0
cpu_0_data_master_read => r_0~20.IN0
cpu_0_data_master_read => r_0~11.IN0
cpu_0_data_master_read => r_0~2.IN0
cpu_0_data_master_read => r_0~1.IN0
cpu_0_data_master_read => r_0~10.IN0
cpu_0_data_master_read => r_0~19.IN0
cpu_0_data_master_read => r_0~30.IN0
cpu_0_data_master_read => r_1~5.IN0
cpu_0_data_master_read => r_1~14.IN0
cpu_0_data_master_read => r_1~32.IN0
cpu_0_data_master_read_data_valid_adclrc_s1 => cpu_0_data_master_readdatavalid~1.IN1
cpu_0_data_master_read_data_valid_chorus_on_s1 => cpu_0_data_master_readdatavalid~4.IN1
cpu_0_data_master_read_data_valid_clk_s1 => cpu_0_data_master_readdatavalid~7.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid~10.IN1
cpu_0_data_master_read_data_valid_cpueffect_clock_0_in => cpu_0_data_master_readdatavalid~13.IN1
cpu_0_data_master_read_data_valid_datain_s1 => cpu_0_data_master_readdatavalid~16.IN1
cpu_0_data_master_read_data_valid_dataout_s1 => cpu_0_data_master_readdatavalid~19.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~23.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~21.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~18.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~15.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~12.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~9.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~6.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~3.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid~0.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~253.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~252.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~251.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~250.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~249.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~248.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~247.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~246.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~245.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~244.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~243.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~242.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~241.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~240.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~239.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~238.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~237.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~236.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~235.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~234.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~233.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~232.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~231.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~230.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~229.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~228.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~227.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~226.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~225.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~224.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~223.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata~222.IN0
cpu_0_data_master_read_data_valid_vibrato_on_s1 => cpu_0_data_master_readdatavalid~24.IN1
cpu_0_data_master_requests_adclrc_s1 => r_0~0.IN0
cpu_0_data_master_requests_chorus_on_s1 => r_0~8.IN0
cpu_0_data_master_requests_clk_s1 => r_0~17.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0~26.IN0
cpu_0_data_master_requests_cpueffect_clock_0_in => r_0~37.IN0
cpu_0_data_master_requests_datain_s1 => r_1~3.IN0
cpu_0_data_master_requests_dataout_s1 => r_1~12.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => p1_cpu_0_data_master_latency_counter.DATAB
cpu_0_data_master_requests_onchip_memory2_0_s1 => r_1~21.IN1
cpu_0_data_master_requests_vibrato_on_s1 => r_1~30.IN0
cpu_0_data_master_write => r_1~37.IN0
cpu_0_data_master_write => r_1~27.IN1
cpu_0_data_master_write => r_1~19.IN0
cpu_0_data_master_write => r_1~10.IN0
cpu_0_data_master_write => r_0~35.IN0
cpu_0_data_master_write => r_0~24.IN0
cpu_0_data_master_write => r_0~15.IN0
cpu_0_data_master_write => r_0~6.IN0
cpu_0_data_master_write => r_0~5.IN1
cpu_0_data_master_write => r_0~14.IN0
cpu_0_data_master_write => r_0~23.IN0
cpu_0_data_master_write => r_0~34.IN0
cpu_0_data_master_write => r_1~9.IN0
cpu_0_data_master_write => r_1~18.IN0
cpu_0_data_master_write => r_1~36.IN0
cpu_0_data_master_writedata[0] => ~NO_FANOUT~
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata~11.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata~12.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata~13.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata~14.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata~15.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata~16.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata~17.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata~18.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata~19.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata~20.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata~21.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata~22.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata~23.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata~24.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata~25.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata~26.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata~27.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata~28.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata~29.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata~30.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata~31.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata~32.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata~33.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata~34.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata~35.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata~36.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata~37.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata~38.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata~39.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata~40.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata~41.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata~42.IN1
cpueffect_clock_0_in_readdata_from_sa[0] => cpu_0_data_master_readdata~76.IN1
cpueffect_clock_0_in_readdata_from_sa[1] => cpu_0_data_master_readdata~77.IN1
cpueffect_clock_0_in_readdata_from_sa[2] => cpu_0_data_master_readdata~78.IN1
cpueffect_clock_0_in_readdata_from_sa[3] => cpu_0_data_master_readdata~79.IN1
cpueffect_clock_0_in_readdata_from_sa[4] => cpu_0_data_master_readdata~80.IN1
cpueffect_clock_0_in_readdata_from_sa[5] => cpu_0_data_master_readdata~81.IN1
cpueffect_clock_0_in_readdata_from_sa[6] => cpu_0_data_master_readdata~82.IN1
cpueffect_clock_0_in_readdata_from_sa[7] => cpu_0_data_master_readdata~83.IN1
cpueffect_clock_0_in_readdata_from_sa[8] => cpu_0_data_master_readdata~84.IN1
cpueffect_clock_0_in_readdata_from_sa[9] => cpu_0_data_master_readdata~85.IN1
cpueffect_clock_0_in_readdata_from_sa[10] => cpu_0_data_master_readdata~86.IN1
cpueffect_clock_0_in_readdata_from_sa[11] => cpu_0_data_master_readdata~87.IN1
cpueffect_clock_0_in_readdata_from_sa[12] => cpu_0_data_master_readdata~88.IN1
cpueffect_clock_0_in_readdata_from_sa[13] => cpu_0_data_master_readdata~89.IN1
cpueffect_clock_0_in_readdata_from_sa[14] => cpu_0_data_master_readdata~90.IN1
cpueffect_clock_0_in_readdata_from_sa[15] => cpu_0_data_master_readdata~91.IN1
cpueffect_clock_0_in_waitrequest_from_sa => r_1~1.IN1
d1_adclrc_s1_end_xfer => r_0~2.IN1
d1_chorus_on_s1_end_xfer => r_0~11.IN1
d1_clk_s1_end_xfer => r_0~20.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0~31.IN1
d1_cpueffect_clock_0_in_end_xfer => ~NO_FANOUT~
d1_datain_s1_end_xfer => r_1~6.IN1
d1_dataout_s1_end_xfer => r_1~15.IN1
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
d1_vibrato_on_s1_end_xfer => r_1~33.IN1
datain_s1_readdata_from_sa[0] => cpu_0_data_master_readdata~125.IN1
datain_s1_readdata_from_sa[1] => cpu_0_data_master_readdata~126.IN1
datain_s1_readdata_from_sa[2] => cpu_0_data_master_readdata~127.IN1
datain_s1_readdata_from_sa[3] => cpu_0_data_master_readdata~128.IN1
datain_s1_readdata_from_sa[4] => cpu_0_data_master_readdata~129.IN1
datain_s1_readdata_from_sa[5] => cpu_0_data_master_readdata~130.IN1
datain_s1_readdata_from_sa[6] => cpu_0_data_master_readdata~131.IN1
datain_s1_readdata_from_sa[7] => cpu_0_data_master_readdata~132.IN1
datain_s1_readdata_from_sa[8] => cpu_0_data_master_readdata~133.IN1
datain_s1_readdata_from_sa[9] => cpu_0_data_master_readdata~134.IN1
datain_s1_readdata_from_sa[10] => cpu_0_data_master_readdata~135.IN1
datain_s1_readdata_from_sa[11] => cpu_0_data_master_readdata~136.IN1
datain_s1_readdata_from_sa[12] => cpu_0_data_master_readdata~137.IN1
datain_s1_readdata_from_sa[13] => cpu_0_data_master_readdata~138.IN1
datain_s1_readdata_from_sa[14] => cpu_0_data_master_readdata~139.IN1
datain_s1_readdata_from_sa[15] => cpu_0_data_master_readdata~140.IN1
dataout_s1_readdata_from_sa[0] => cpu_0_data_master_readdata~174.IN1
dataout_s1_readdata_from_sa[1] => cpu_0_data_master_readdata~175.IN1
dataout_s1_readdata_from_sa[2] => cpu_0_data_master_readdata~176.IN1
dataout_s1_readdata_from_sa[3] => cpu_0_data_master_readdata~177.IN1
dataout_s1_readdata_from_sa[4] => cpu_0_data_master_readdata~178.IN1
dataout_s1_readdata_from_sa[5] => cpu_0_data_master_readdata~179.IN1
dataout_s1_readdata_from_sa[6] => cpu_0_data_master_readdata~180.IN1
dataout_s1_readdata_from_sa[7] => cpu_0_data_master_readdata~181.IN1
dataout_s1_readdata_from_sa[8] => cpu_0_data_master_readdata~182.IN1
dataout_s1_readdata_from_sa[9] => cpu_0_data_master_readdata~183.IN1
dataout_s1_readdata_from_sa[10] => cpu_0_data_master_readdata~184.IN1
dataout_s1_readdata_from_sa[11] => cpu_0_data_master_readdata~185.IN1
dataout_s1_readdata_from_sa[12] => cpu_0_data_master_readdata~186.IN1
dataout_s1_readdata_from_sa[13] => cpu_0_data_master_readdata~187.IN1
dataout_s1_readdata_from_sa[14] => cpu_0_data_master_readdata~188.IN1
dataout_s1_readdata_from_sa[15] => cpu_0_data_master_readdata~189.IN1
onchip_memory2_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata~222.IN1
onchip_memory2_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata~223.IN1
onchip_memory2_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata~224.IN1
onchip_memory2_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata~225.IN1
onchip_memory2_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata~226.IN1
onchip_memory2_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata~227.IN1
onchip_memory2_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata~228.IN1
onchip_memory2_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata~229.IN1
onchip_memory2_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata~230.IN1
onchip_memory2_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata~231.IN1
onchip_memory2_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata~232.IN1
onchip_memory2_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata~233.IN1
onchip_memory2_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata~234.IN1
onchip_memory2_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata~235.IN1
onchip_memory2_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata~236.IN1
onchip_memory2_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata~237.IN1
onchip_memory2_0_s1_readdata_from_sa[16] => cpu_0_data_master_readdata~238.IN1
onchip_memory2_0_s1_readdata_from_sa[17] => cpu_0_data_master_readdata~239.IN1
onchip_memory2_0_s1_readdata_from_sa[18] => cpu_0_data_master_readdata~240.IN1
onchip_memory2_0_s1_readdata_from_sa[19] => cpu_0_data_master_readdata~241.IN1
onchip_memory2_0_s1_readdata_from_sa[20] => cpu_0_data_master_readdata~242.IN1
onchip_memory2_0_s1_readdata_from_sa[21] => cpu_0_data_master_readdata~243.IN1
onchip_memory2_0_s1_readdata_from_sa[22] => cpu_0_data_master_readdata~244.IN1
onchip_memory2_0_s1_readdata_from_sa[23] => cpu_0_data_master_readdata~245.IN1
onchip_memory2_0_s1_readdata_from_sa[24] => cpu_0_data_master_readdata~246.IN1
onchip_memory2_0_s1_readdata_from_sa[25] => cpu_0_data_master_readdata~247.IN1
onchip_memory2_0_s1_readdata_from_sa[26] => cpu_0_data_master_readdata~248.IN1
onchip_memory2_0_s1_readdata_from_sa[27] => cpu_0_data_master_readdata~249.IN1
onchip_memory2_0_s1_readdata_from_sa[28] => cpu_0_data_master_readdata~250.IN1
onchip_memory2_0_s1_readdata_from_sa[29] => cpu_0_data_master_readdata~251.IN1
onchip_memory2_0_s1_readdata_from_sa[30] => cpu_0_data_master_readdata~252.IN1
onchip_memory2_0_s1_readdata_from_sa[31] => cpu_0_data_master_readdata~253.IN1
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_data_master_latency_counter~reg0.ACLR
vibrato_on_s1_readdata_from_sa => cpu_0_data_master_readdata~287.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_latency_counter <= cpu_0_data_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata~288.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata~289.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata~290.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata~291.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata~292.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata~293.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata~294.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata~295.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata~296.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata~297.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata~298.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata~299.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata~300.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata~301.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata~302.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata~303.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata~304.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata~305.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata~306.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata~307.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata~308.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata~309.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata~310.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata~311.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata~312.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata~313.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata~314.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata~315.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata~316.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata~317.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata~318.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata~319.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdatavalid <= cpu_0_data_master_readdatavalid~24.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
clk => cpu_0_instruction_master_latency_counter~reg0.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0~1.IN0
cpu_0_instruction_master_granted_onchip_memory2_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_onchip_memory2_0_s1 => r_1~1.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata~0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0~0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0~1.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0~3.IN1
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_1~0.IN1
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_1~1.IN1
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_1~3.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter~0.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata~0.IN0
cpu_0_instruction_master_read => r_1~4.IN0
cpu_0_instruction_master_read => r_0~4.IN0
cpu_0_instruction_master_read => r_0~3.IN0
cpu_0_instruction_master_read => r_1~3.IN0
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid~1.IN1
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdatavalid~3.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdatavalid~0.IN1
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~64.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~63.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~62.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~61.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~60.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~59.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~58.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~57.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~56.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~55.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~54.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~53.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~52.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~51.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~50.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~49.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~48.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~47.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~46.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~45.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~44.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~43.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~42.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~41.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~40.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~39.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~38.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~37.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~36.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~35.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~34.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata~33.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0~0.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => p1_cpu_0_instruction_master_latency_counter.DATAB
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => r_1~0.IN0
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata~1.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata~2.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata~3.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata~4.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata~5.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata~6.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata~7.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata~8.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata~9.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata~10.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata~11.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata~12.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata~13.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata~14.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata~15.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata~16.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata~17.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata~18.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata~19.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata~20.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata~21.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata~22.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata~23.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata~24.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata~25.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata~26.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata~27.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata~28.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata~29.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata~30.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata~31.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata~32.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0~4.IN1
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
onchip_memory2_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata~33.IN1
onchip_memory2_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata~34.IN1
onchip_memory2_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata~35.IN1
onchip_memory2_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata~36.IN1
onchip_memory2_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata~37.IN1
onchip_memory2_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata~38.IN1
onchip_memory2_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata~39.IN1
onchip_memory2_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata~40.IN1
onchip_memory2_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata~41.IN1
onchip_memory2_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata~42.IN1
onchip_memory2_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata~43.IN1
onchip_memory2_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata~44.IN1
onchip_memory2_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata~45.IN1
onchip_memory2_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata~46.IN1
onchip_memory2_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata~47.IN1
onchip_memory2_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata~48.IN1
onchip_memory2_0_s1_readdata_from_sa[16] => cpu_0_instruction_master_readdata~49.IN1
onchip_memory2_0_s1_readdata_from_sa[17] => cpu_0_instruction_master_readdata~50.IN1
onchip_memory2_0_s1_readdata_from_sa[18] => cpu_0_instruction_master_readdata~51.IN1
onchip_memory2_0_s1_readdata_from_sa[19] => cpu_0_instruction_master_readdata~52.IN1
onchip_memory2_0_s1_readdata_from_sa[20] => cpu_0_instruction_master_readdata~53.IN1
onchip_memory2_0_s1_readdata_from_sa[21] => cpu_0_instruction_master_readdata~54.IN1
onchip_memory2_0_s1_readdata_from_sa[22] => cpu_0_instruction_master_readdata~55.IN1
onchip_memory2_0_s1_readdata_from_sa[23] => cpu_0_instruction_master_readdata~56.IN1
onchip_memory2_0_s1_readdata_from_sa[24] => cpu_0_instruction_master_readdata~57.IN1
onchip_memory2_0_s1_readdata_from_sa[25] => cpu_0_instruction_master_readdata~58.IN1
onchip_memory2_0_s1_readdata_from_sa[26] => cpu_0_instruction_master_readdata~59.IN1
onchip_memory2_0_s1_readdata_from_sa[27] => cpu_0_instruction_master_readdata~60.IN1
onchip_memory2_0_s1_readdata_from_sa[28] => cpu_0_instruction_master_readdata~61.IN1
onchip_memory2_0_s1_readdata_from_sa[29] => cpu_0_instruction_master_readdata~62.IN1
onchip_memory2_0_s1_readdata_from_sa[30] => cpu_0_instruction_master_readdata~63.IN1
onchip_memory2_0_s1_readdata_from_sa[31] => cpu_0_instruction_master_readdata~64.IN1
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_instruction_master_latency_counter~reg0.ACLR
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter <= cpu_0_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata~65.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata~66.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata~67.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata~68.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata~69.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata~70.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata~71.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata~72.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata~73.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata~74.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata~75.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata~76.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata~77.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata~78.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata~79.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata~80.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata~81.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata~82.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata~83.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata~84.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata~85.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata~86.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata~87.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata~88.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata~89.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata~90.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata~91.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata~92.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata~93.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata~94.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata~95.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata~96.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0
A_ci_multi_done => A_ci_multi_stall~2.DATAB
A_ci_multi_result[0] => A_slow_inst_result_nxt[0].DATAB
A_ci_multi_result[1] => A_slow_inst_result_nxt[1].DATAB
A_ci_multi_result[2] => A_slow_inst_result_nxt[2].DATAB
A_ci_multi_result[3] => A_slow_inst_result_nxt[3].DATAB
A_ci_multi_result[4] => A_slow_inst_result_nxt[4].DATAB
A_ci_multi_result[5] => A_slow_inst_result_nxt[5].DATAB
A_ci_multi_result[6] => A_slow_inst_result_nxt[6].DATAB
A_ci_multi_result[7] => A_slow_inst_result_nxt[7].DATAB
A_ci_multi_result[8] => A_slow_inst_result_nxt[8].DATAB
A_ci_multi_result[9] => A_slow_inst_result_nxt[9].DATAB
A_ci_multi_result[10] => A_slow_inst_result_nxt[10].DATAB
A_ci_multi_result[11] => A_slow_inst_result_nxt[11].DATAB
A_ci_multi_result[12] => A_slow_inst_result_nxt[12].DATAB
A_ci_multi_result[13] => A_slow_inst_result_nxt[13].DATAB
A_ci_multi_result[14] => A_slow_inst_result_nxt[14].DATAB
A_ci_multi_result[15] => A_slow_inst_result_nxt[15].DATAB
A_ci_multi_result[16] => A_slow_inst_result_nxt[16].DATAB
A_ci_multi_result[17] => A_slow_inst_result_nxt[17].DATAB
A_ci_multi_result[18] => A_slow_inst_result_nxt[18].DATAB
A_ci_multi_result[19] => A_slow_inst_result_nxt[19].DATAB
A_ci_multi_result[20] => A_slow_inst_result_nxt[20].DATAB
A_ci_multi_result[21] => A_slow_inst_result_nxt[21].DATAB
A_ci_multi_result[22] => A_slow_inst_result_nxt[22].DATAB
A_ci_multi_result[23] => A_slow_inst_result_nxt[23].DATAB
A_ci_multi_result[24] => A_slow_inst_result_nxt[24].DATAB
A_ci_multi_result[25] => A_slow_inst_result_nxt[25].DATAB
A_ci_multi_result[26] => A_slow_inst_result_nxt[26].DATAB
A_ci_multi_result[27] => A_slow_inst_result_nxt[27].DATAB
A_ci_multi_result[28] => A_slow_inst_result_nxt[28].DATAB
A_ci_multi_result[29] => A_slow_inst_result_nxt[29].DATAB
A_ci_multi_result[30] => A_slow_inst_result_nxt[30].DATAB
A_ci_multi_result[31] => A_slow_inst_result_nxt[31].DATAB
clk => clk~0.IN10
d_irq[0] => A_ipending_reg_irq0_nxt~0.IN1
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_read_nxt~7.IN1
d_waitrequest => d_write_nxt~7.IN1
d_waitrequest => av_addr_accepted.IN0
d_waitrequest => av_rd_addr_accepted.IN1
d_waitrequest => av_wr_data_transfer.IN1
d_waitrequest => A_dc_wr_last_transfer.IN0
d_waitrequest => A_dc_wb_update_av_writedata~1.IN0
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid~0.IN1
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0]~8.IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1]~7.IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2]~6.IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3]~5.IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4]~4.IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5]~3.IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6]~2.IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7]~1.IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8]~0.IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer~0.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0]~3.IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1]~2.IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2]~1.IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3]~0.IN1
jtag_debug_module_clk => jtag_debug_module_clk~0.IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess~0.IN1
jtag_debug_module_reset => jtag_debug_module_reset~0.IN1
jtag_debug_module_select => jtag_debug_module_select~0.IN1
jtag_debug_module_write => jtag_debug_module_write~0.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0]~31.IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1]~30.IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2]~29.IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3]~28.IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4]~27.IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5]~26.IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6]~25.IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7]~24.IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8]~23.IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9]~22.IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10]~21.IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11]~20.IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12]~19.IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13]~18.IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14]~17.IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15]~16.IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16]~15.IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17]~14.IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18]~13.IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19]~12.IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20]~11.IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21]~10.IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22]~9.IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23]~8.IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24]~7.IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25]~6.IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26]~5.IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27]~4.IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28]~3.IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29]~2.IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30]~1.IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31]~0.IN1
reset_n => reset_n~0.IN3
A_ci_multi_a[0] <= A_iw_a~4.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[1] <= A_iw_a~3.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[2] <= A_iw_a~2.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[3] <= A_iw_a~1.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[4] <= A_iw_a~0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[0] <= A_iw_b~4.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[1] <= A_iw_b~3.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[2] <= A_iw_b~2.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[3] <= A_iw_b~1.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[4] <= A_iw_b~0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[0] <= A_iw_c~4.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[1] <= A_iw_c~3.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[2] <= A_iw_c~2.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[3] <= A_iw_c~1.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[4] <= A_iw_c~0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_clk_en <= A_ci_multi_stall.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[0] <= A_ci_multi_src1[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[1] <= A_ci_multi_src1[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[2] <= A_ci_multi_src1[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[3] <= A_ci_multi_src1[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[4] <= A_ci_multi_src1[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[5] <= A_ci_multi_src1[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[6] <= A_ci_multi_src1[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[7] <= A_ci_multi_src1[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[8] <= A_ci_multi_src1[8].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[9] <= A_ci_multi_src1[9].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[10] <= A_ci_multi_src1[10].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[11] <= A_ci_multi_src1[11].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[12] <= A_ci_multi_src1[12].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[13] <= A_ci_multi_src1[13].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[14] <= A_ci_multi_src1[14].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[15] <= A_ci_multi_src1[15].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[16] <= A_ci_multi_src1[16].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[17] <= A_ci_multi_src1[17].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[18] <= A_ci_multi_src1[18].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[19] <= A_ci_multi_src1[19].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[20] <= A_ci_multi_src1[20].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[21] <= A_ci_multi_src1[21].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[22] <= A_ci_multi_src1[22].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[23] <= A_ci_multi_src1[23].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[24] <= A_ci_multi_src1[24].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[25] <= A_ci_multi_src1[25].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[26] <= A_ci_multi_src1[26].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[27] <= A_ci_multi_src1[27].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[28] <= A_ci_multi_src1[28].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[29] <= A_ci_multi_src1[29].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[30] <= A_ci_multi_src1[30].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[31] <= A_ci_multi_src1[31].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[0] <= A_ci_multi_src2[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[1] <= A_ci_multi_src2[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[2] <= A_ci_multi_src2[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[3] <= A_ci_multi_src2[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[4] <= A_ci_multi_src2[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[5] <= A_ci_multi_src2[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[6] <= A_ci_multi_src2[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[7] <= A_ci_multi_src2[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[8] <= A_ci_multi_src2[8].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[9] <= A_ci_multi_src2[9].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[10] <= A_ci_multi_src2[10].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[11] <= A_ci_multi_src2[11].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[12] <= A_ci_multi_src2[12].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[13] <= A_ci_multi_src2[13].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[14] <= A_ci_multi_src2[14].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[15] <= A_ci_multi_src2[15].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[16] <= A_ci_multi_src2[16].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[17] <= A_ci_multi_src2[17].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[18] <= A_ci_multi_src2[18].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[19] <= A_ci_multi_src2[19].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[20] <= A_ci_multi_src2[20].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[21] <= A_ci_multi_src2[21].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[22] <= A_ci_multi_src2[22].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[23] <= A_ci_multi_src2[23].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[24] <= A_ci_multi_src2[24].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[25] <= A_ci_multi_src2[25].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[26] <= A_ci_multi_src2[26].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[27] <= A_ci_multi_src2[27].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[28] <= A_ci_multi_src2[28].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[29] <= A_ci_multi_src2[29].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[30] <= A_ci_multi_src2[30].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[31] <= A_ci_multi_src2[31].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_estatus <= <GND>
A_ci_multi_ipending[0] <= <GND>
A_ci_multi_ipending[1] <= <GND>
A_ci_multi_ipending[2] <= <GND>
A_ci_multi_ipending[3] <= <GND>
A_ci_multi_ipending[4] <= <GND>
A_ci_multi_ipending[5] <= <GND>
A_ci_multi_ipending[6] <= <GND>
A_ci_multi_ipending[7] <= <GND>
A_ci_multi_ipending[8] <= <GND>
A_ci_multi_ipending[9] <= <GND>
A_ci_multi_ipending[10] <= <GND>
A_ci_multi_ipending[11] <= <GND>
A_ci_multi_ipending[12] <= <GND>
A_ci_multi_ipending[13] <= <GND>
A_ci_multi_ipending[14] <= <GND>
A_ci_multi_ipending[15] <= <GND>
A_ci_multi_ipending[16] <= <GND>
A_ci_multi_ipending[17] <= <GND>
A_ci_multi_ipending[18] <= <GND>
A_ci_multi_ipending[19] <= <GND>
A_ci_multi_ipending[20] <= <GND>
A_ci_multi_ipending[21] <= <GND>
A_ci_multi_ipending[22] <= <GND>
A_ci_multi_ipending[23] <= <GND>
A_ci_multi_ipending[24] <= <GND>
A_ci_multi_ipending[25] <= <GND>
A_ci_multi_ipending[26] <= <GND>
A_ci_multi_ipending[27] <= <GND>
A_ci_multi_ipending[28] <= <GND>
A_ci_multi_ipending[29] <= <GND>
A_ci_multi_ipending[30] <= <GND>
A_ci_multi_ipending[31] <= <GND>
A_ci_multi_n[0] <= A_iw_custom_n~7.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[1] <= A_iw_custom_n~6.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[2] <= A_iw_custom_n~5.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[3] <= A_iw_custom_n~4.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[4] <= A_iw_custom_n~3.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[5] <= A_iw_custom_n~2.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[6] <= A_iw_custom_n~1.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[7] <= A_iw_custom_n~0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_readra <= A_iw_custom_readra~0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_readrb <= A_iw_custom_readrb~0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_start <= A_ci_multi_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_status <= <GND>
A_ci_multi_writerc <= A_iw_custom_writerc~0.DB_MAX_OUTPUT_PORT_TYPE
d_address[0] <= d_address[0]~13.DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1]~12.DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2]~16.DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3]~15.DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4]~14.DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5]~11.DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6]~10.DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7]~9.DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8]~8.DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9]~7.DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10]~6.DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11]~5.DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12]~4.DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13]~3.DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14]~2.DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15]~1.DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16]~0.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0]~3.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1]~2.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2]~1.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3]~0.DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read~0.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1]~5.DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12]~9.DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13]~8.DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14]~7.DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16]~5.DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read~0.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_vinst[72] => ~NO_FANOUT~
W_vinst[73] => ~NO_FANOUT~
W_vinst[74] => ~NO_FANOUT~
W_vinst[75] => ~NO_FANOUT~
W_vinst[76] => ~NO_FANOUT~
W_vinst[77] => ~NO_FANOUT~
W_vinst[78] => ~NO_FANOUT~
W_vinst[79] => ~NO_FANOUT~
W_vinst[80] => ~NO_FANOUT~
W_vinst[81] => ~NO_FANOUT~
W_vinst[82] => ~NO_FANOUT~
W_vinst[83] => ~NO_FANOUT~
W_vinst[84] => ~NO_FANOUT~
W_vinst[85] => ~NO_FANOUT~
W_vinst[86] => ~NO_FANOUT~
W_vinst[87] => ~NO_FANOUT~
W_vinst[88] => ~NO_FANOUT~
W_vinst[89] => ~NO_FANOUT~
W_vinst[90] => ~NO_FANOUT~
W_vinst[91] => ~NO_FANOUT~
W_vinst[92] => ~NO_FANOUT~
W_vinst[93] => ~NO_FANOUT~
W_vinst[94] => ~NO_FANOUT~
W_vinst[95] => ~NO_FANOUT~
W_vinst[96] => ~NO_FANOUT~
W_vinst[97] => ~NO_FANOUT~
W_vinst[98] => ~NO_FANOUT~
W_vinst[99] => ~NO_FANOUT~
W_vinst[100] => ~NO_FANOUT~
W_vinst[101] => ~NO_FANOUT~
W_vinst[102] => ~NO_FANOUT~
W_vinst[103] => ~NO_FANOUT~
W_vinst[104] => ~NO_FANOUT~
W_vinst[105] => ~NO_FANOUT~
W_vinst[106] => ~NO_FANOUT~
W_vinst[107] => ~NO_FANOUT~
W_vinst[108] => ~NO_FANOUT~
W_vinst[109] => ~NO_FANOUT~
W_vinst[110] => ~NO_FANOUT~
W_vinst[111] => ~NO_FANOUT~
W_vinst[112] => ~NO_FANOUT~
W_vinst[113] => ~NO_FANOUT~
W_vinst[114] => ~NO_FANOUT~
W_vinst[115] => ~NO_FANOUT~
W_vinst[116] => ~NO_FANOUT~
W_vinst[117] => ~NO_FANOUT~
W_vinst[118] => ~NO_FANOUT~
W_vinst[119] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~9.IN1
rdaddress[1] => rdaddress[1]~8.IN1
rdaddress[2] => rdaddress[2]~7.IN1
rdaddress[3] => rdaddress[3]~6.IN1
rdaddress[4] => rdaddress[4]~5.IN1
rdaddress[5] => rdaddress[5]~4.IN1
rdaddress[6] => rdaddress[6]~3.IN1
rdaddress[7] => rdaddress[7]~2.IN1
rdaddress[8] => rdaddress[8]~1.IN1
rdaddress[9] => rdaddress[9]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~9.IN1
wraddress[1] => wraddress[1]~8.IN1
wraddress[2] => wraddress[2]~7.IN1
wraddress[3] => wraddress[3]~6.IN1
wraddress[4] => wraddress[4]~5.IN1
wraddress[5] => wraddress[5]~4.IN1
wraddress[6] => wraddress[6]~3.IN1
wraddress[7] => wraddress[7]~2.IN1
wraddress[8] => wraddress[8]~1.IN1
wraddress[9] => wraddress[9]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => clock~0.IN1
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
rdaddress[0] => rdaddress[0]~6.IN1
rdaddress[1] => rdaddress[1]~5.IN1
rdaddress[2] => rdaddress[2]~4.IN1
rdaddress[3] => rdaddress[3]~3.IN1
rdaddress[4] => rdaddress[4]~2.IN1
rdaddress[5] => rdaddress[5]~1.IN1
rdaddress[6] => rdaddress[6]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~6.IN1
wraddress[1] => wraddress[1]~5.IN1
wraddress[2] => wraddress[2]~4.IN1
wraddress[3] => wraddress[3]~3.IN1
wraddress[4] => wraddress[4]~2.IN1
wraddress[5] => wraddress[5]~1.IN1
wraddress[6] => wraddress[6]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_f5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_f5g1:auto_generated.rden_b
data_a[0] => altsyncram_f5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_f5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_f5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_f5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_f5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_f5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_f5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_f5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_f5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_f5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_f5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_f5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_f5g1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_f5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_f5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_f5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_f5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_f5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_f5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_f5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_f5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_f5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_f5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_f5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_f5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_f5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_f5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_f5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_f5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_f5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_f5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_f5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_f5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_f5g1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_f5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => clock~0.IN1
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_8pf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8pf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_87f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_87f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_87f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_87f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_87f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_87f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_87f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_87f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_87f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_87f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_87f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_87f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_87f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_87f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_87f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_87f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_87f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_87f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_87f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_87f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_87f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_87f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_87f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_87f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_87f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_87f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_87f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_87f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_87f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_87f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_87f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_87f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_97f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_97f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_97f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_97f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_97f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_97f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_97f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_97f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_97f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_97f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_97f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_97f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_97f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_97f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_97f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_97f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_97f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_97f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_97f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_97f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_97f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_97f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_97f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_97f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_97f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_97f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_97f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_97f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_97f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_97f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_97f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_97f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress[0] => rdaddress[0]~5.IN1
rdaddress[1] => rdaddress[1]~4.IN1
rdaddress[2] => rdaddress[2]~3.IN1
rdaddress[3] => rdaddress[3]~2.IN1
rdaddress[4] => rdaddress[4]~1.IN1
rdaddress[5] => rdaddress[5]~0.IN1
wraddress[0] => wraddress[0]~5.IN1
wraddress[1] => wraddress[1]~4.IN1
wraddress[2] => wraddress[2]~3.IN1
wraddress[3] => wraddress[3]~2.IN1
wraddress[4] => wraddress[4]~1.IN1
wraddress[5] => wraddress[5]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_4bf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4bf1:auto_generated.data_a[0]
data_a[1] => altsyncram_4bf1:auto_generated.data_a[1]
data_a[2] => altsyncram_4bf1:auto_generated.data_a[2]
data_a[3] => altsyncram_4bf1:auto_generated.data_a[3]
data_a[4] => altsyncram_4bf1:auto_generated.data_a[4]
data_a[5] => altsyncram_4bf1:auto_generated.data_a[5]
data_a[6] => altsyncram_4bf1:auto_generated.data_a[6]
data_a[7] => altsyncram_4bf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4bf1:auto_generated.address_a[0]
address_a[1] => altsyncram_4bf1:auto_generated.address_a[1]
address_a[2] => altsyncram_4bf1:auto_generated.address_a[2]
address_a[3] => altsyncram_4bf1:auto_generated.address_a[3]
address_a[4] => altsyncram_4bf1:auto_generated.address_a[4]
address_a[5] => altsyncram_4bf1:auto_generated.address_a[5]
address_b[0] => altsyncram_4bf1:auto_generated.address_b[0]
address_b[1] => altsyncram_4bf1:auto_generated.address_b[1]
address_b[2] => altsyncram_4bf1:auto_generated.address_b[2]
address_b[3] => altsyncram_4bf1:auto_generated.address_b[3]
address_b[4] => altsyncram_4bf1:auto_generated.address_b[4]
address_b[5] => altsyncram_4bf1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4bf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4bf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4bf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4bf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4bf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4bf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4bf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4bf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4bf1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4bf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~8.IN1
rdaddress[1] => rdaddress[1]~7.IN1
rdaddress[2] => rdaddress[2]~6.IN1
rdaddress[3] => rdaddress[3]~5.IN1
rdaddress[4] => rdaddress[4]~4.IN1
rdaddress[5] => rdaddress[5]~3.IN1
rdaddress[6] => rdaddress[6]~2.IN1
rdaddress[7] => rdaddress[7]~1.IN1
rdaddress[8] => rdaddress[8]~0.IN1
wraddress[0] => wraddress[0]~8.IN1
wraddress[1] => wraddress[1]~7.IN1
wraddress[2] => wraddress[2]~6.IN1
wraddress[3] => wraddress[3]~5.IN1
wraddress[4] => wraddress[4]~4.IN1
wraddress[5] => wraddress[5]~3.IN1
wraddress[6] => wraddress[6]~2.IN1
wraddress[7] => wraddress[7]~1.IN1
wraddress[8] => wraddress[8]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_29f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_29f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_29f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_29f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_29f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_29f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_29f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_29f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_29f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_29f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_29f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_29f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_29f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_29f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_29f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_29f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_29f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_29f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_29f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_29f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_29f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_29f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_29f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_29f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_29f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_29f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_29f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_29f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_29f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_29f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_29f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_29f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9vc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9vc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9vc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9vc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9vc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9vc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9vc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9vc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9vc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9vc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9vc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9vc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9vc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9vc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9vc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9vc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9vc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9vc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9vc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9vc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9vc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9vc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9vc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9vc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9vc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => A_mul_src1[0]~31.IN1
A_mul_src1[1] => A_mul_src1[1]~30.IN1
A_mul_src1[2] => A_mul_src1[2]~29.IN1
A_mul_src1[3] => A_mul_src1[3]~28.IN1
A_mul_src1[4] => A_mul_src1[4]~27.IN1
A_mul_src1[5] => A_mul_src1[5]~26.IN1
A_mul_src1[6] => A_mul_src1[6]~25.IN1
A_mul_src1[7] => A_mul_src1[7]~24.IN1
A_mul_src1[8] => A_mul_src1[8]~23.IN1
A_mul_src1[9] => A_mul_src1[9]~22.IN1
A_mul_src1[10] => A_mul_src1[10]~21.IN1
A_mul_src1[11] => A_mul_src1[11]~20.IN1
A_mul_src1[12] => A_mul_src1[12]~19.IN1
A_mul_src1[13] => A_mul_src1[13]~18.IN1
A_mul_src1[14] => A_mul_src1[14]~17.IN1
A_mul_src1[15] => A_mul_src1[15]~16.IN1
A_mul_src1[16] => A_mul_src1[16]~15.IN1
A_mul_src1[17] => A_mul_src1[17]~14.IN1
A_mul_src1[18] => A_mul_src1[18]~13.IN1
A_mul_src1[19] => A_mul_src1[19]~12.IN1
A_mul_src1[20] => A_mul_src1[20]~11.IN1
A_mul_src1[21] => A_mul_src1[21]~10.IN1
A_mul_src1[22] => A_mul_src1[22]~9.IN1
A_mul_src1[23] => A_mul_src1[23]~8.IN1
A_mul_src1[24] => A_mul_src1[24]~7.IN1
A_mul_src1[25] => A_mul_src1[25]~6.IN1
A_mul_src1[26] => A_mul_src1[26]~5.IN1
A_mul_src1[27] => A_mul_src1[27]~4.IN1
A_mul_src1[28] => A_mul_src1[28]~3.IN1
A_mul_src1[29] => A_mul_src1[29]~2.IN1
A_mul_src1[30] => A_mul_src1[30]~1.IN1
A_mul_src1[31] => A_mul_src1[31]~0.IN1
A_mul_src2[0] => A_mul_src2[0]~15.IN2
A_mul_src2[1] => A_mul_src2[1]~14.IN2
A_mul_src2[2] => A_mul_src2[2]~13.IN2
A_mul_src2[3] => A_mul_src2[3]~12.IN2
A_mul_src2[4] => A_mul_src2[4]~11.IN2
A_mul_src2[5] => A_mul_src2[5]~10.IN2
A_mul_src2[6] => A_mul_src2[6]~9.IN2
A_mul_src2[7] => A_mul_src2[7]~8.IN2
A_mul_src2[8] => A_mul_src2[8]~7.IN2
A_mul_src2[9] => A_mul_src2[9]~6.IN2
A_mul_src2[10] => A_mul_src2[10]~5.IN2
A_mul_src2[11] => A_mul_src2[11]~4.IN2
A_mul_src2[12] => A_mul_src2[12]~3.IN2
A_mul_src2[13] => A_mul_src2[13]~2.IN2
A_mul_src2[14] => A_mul_src2[14]~1.IN2
A_mul_src2[15] => A_mul_src2[15]~0.IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk~0.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => A_cmp_result~0.IN1
A_ctrl_exception => A_ctrl_exception~0.IN1
A_ctrl_ld => A_ctrl_ld~0.IN1
A_ctrl_st => A_ctrl_st~0.IN1
A_en => A_en~0.IN2
A_mem_baddr[0] => A_mem_baddr[0]~16.IN1
A_mem_baddr[1] => A_mem_baddr[1]~15.IN1
A_mem_baddr[2] => A_mem_baddr[2]~14.IN1
A_mem_baddr[3] => A_mem_baddr[3]~13.IN1
A_mem_baddr[4] => A_mem_baddr[4]~12.IN1
A_mem_baddr[5] => A_mem_baddr[5]~11.IN1
A_mem_baddr[6] => A_mem_baddr[6]~10.IN1
A_mem_baddr[7] => A_mem_baddr[7]~9.IN1
A_mem_baddr[8] => A_mem_baddr[8]~8.IN1
A_mem_baddr[9] => A_mem_baddr[9]~7.IN1
A_mem_baddr[10] => A_mem_baddr[10]~6.IN1
A_mem_baddr[11] => A_mem_baddr[11]~5.IN1
A_mem_baddr[12] => A_mem_baddr[12]~4.IN1
A_mem_baddr[13] => A_mem_baddr[13]~3.IN1
A_mem_baddr[14] => A_mem_baddr[14]~2.IN1
A_mem_baddr[15] => A_mem_baddr[15]~1.IN1
A_mem_baddr[16] => A_mem_baddr[16]~0.IN1
A_op_beq => A_op_beq~0.IN1
A_op_bge => A_op_bge~0.IN1
A_op_bgeu => A_op_bgeu~0.IN1
A_op_blt => A_op_blt~0.IN1
A_op_bltu => A_op_bltu~0.IN1
A_op_bne => A_op_bne~0.IN1
A_op_br => A_op_br~0.IN1
A_op_bret => A_op_bret~0.IN1
A_op_call => A_op_call~0.IN1
A_op_callr => A_op_callr~0.IN1
A_op_eret => A_op_eret~0.IN1
A_op_jmp => A_op_jmp~0.IN1
A_op_jmpi => A_op_jmpi~0.IN1
A_op_ret => A_op_ret~0.IN1
A_pcb[0] => A_pcb[0]~16.IN1
A_pcb[1] => A_pcb[1]~15.IN1
A_pcb[2] => A_pcb[2]~14.IN1
A_pcb[3] => A_pcb[3]~13.IN1
A_pcb[4] => A_pcb[4]~12.IN1
A_pcb[5] => A_pcb[5]~11.IN1
A_pcb[6] => A_pcb[6]~10.IN1
A_pcb[7] => A_pcb[7]~9.IN1
A_pcb[8] => A_pcb[8]~8.IN1
A_pcb[9] => A_pcb[9]~7.IN1
A_pcb[10] => A_pcb[10]~6.IN1
A_pcb[11] => A_pcb[11]~5.IN1
A_pcb[12] => A_pcb[12]~4.IN1
A_pcb[13] => A_pcb[13]~3.IN1
A_pcb[14] => A_pcb[14]~2.IN1
A_pcb[15] => A_pcb[15]~1.IN1
A_pcb[16] => A_pcb[16]~0.IN1
A_st_data[0] => A_st_data[0]~31.IN1
A_st_data[1] => A_st_data[1]~30.IN1
A_st_data[2] => A_st_data[2]~29.IN1
A_st_data[3] => A_st_data[3]~28.IN1
A_st_data[4] => A_st_data[4]~27.IN1
A_st_data[5] => A_st_data[5]~26.IN1
A_st_data[6] => A_st_data[6]~25.IN1
A_st_data[7] => A_st_data[7]~24.IN1
A_st_data[8] => A_st_data[8]~23.IN1
A_st_data[9] => A_st_data[9]~22.IN1
A_st_data[10] => A_st_data[10]~21.IN1
A_st_data[11] => A_st_data[11]~20.IN1
A_st_data[12] => A_st_data[12]~19.IN1
A_st_data[13] => A_st_data[13]~18.IN1
A_st_data[14] => A_st_data[14]~17.IN1
A_st_data[15] => A_st_data[15]~16.IN1
A_st_data[16] => A_st_data[16]~15.IN1
A_st_data[17] => A_st_data[17]~14.IN1
A_st_data[18] => A_st_data[18]~13.IN1
A_st_data[19] => A_st_data[19]~12.IN1
A_st_data[20] => A_st_data[20]~11.IN1
A_st_data[21] => A_st_data[21]~10.IN1
A_st_data[22] => A_st_data[22]~9.IN1
A_st_data[23] => A_st_data[23]~8.IN1
A_st_data[24] => A_st_data[24]~7.IN1
A_st_data[25] => A_st_data[25]~6.IN1
A_st_data[26] => A_st_data[26]~5.IN1
A_st_data[27] => A_st_data[27]~4.IN1
A_st_data[28] => A_st_data[28]~3.IN1
A_st_data[29] => A_st_data[29]~2.IN1
A_st_data[30] => A_st_data[30]~1.IN1
A_st_data[31] => A_st_data[31]~0.IN1
A_valid => A_valid~0.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0]~31.IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1]~30.IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2]~29.IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3]~28.IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4]~27.IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5]~26.IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6]~25.IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7]~24.IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8]~23.IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9]~22.IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10]~21.IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11]~20.IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12]~19.IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13]~18.IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14]~17.IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15]~16.IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16]~15.IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17]~14.IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18]~13.IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19]~12.IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20]~11.IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21]~10.IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22]~9.IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23]~8.IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24]~7.IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25]~6.IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26]~5.IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27]~4.IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28]~3.IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29]~2.IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30]~1.IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31]~0.IN2
D_en => D_en~0.IN1
E_en => E_en~0.IN1
E_valid => E_valid~0.IN1
F_pc[0] => F_pc[0]~14.IN1
F_pc[1] => F_pc[1]~13.IN1
F_pc[2] => F_pc[2]~12.IN1
F_pc[3] => F_pc[3]~11.IN1
F_pc[4] => F_pc[4]~10.IN1
F_pc[5] => F_pc[5]~9.IN1
F_pc[6] => F_pc[6]~8.IN1
F_pc[7] => F_pc[7]~7.IN1
F_pc[8] => F_pc[8]~6.IN1
F_pc[9] => F_pc[9]~5.IN1
F_pc[10] => F_pc[10]~4.IN1
F_pc[11] => F_pc[11]~3.IN1
F_pc[12] => F_pc[12]~2.IN1
F_pc[13] => F_pc[13]~1.IN1
F_pc[14] => F_pc[14]~0.IN1
M_en => M_en~0.IN1
address[0] => address[0]~8.IN2
address[1] => address[1]~7.IN2
address[2] => address[2]~6.IN2
address[3] => address[3]~5.IN2
address[4] => address[4]~4.IN2
address[5] => address[5]~3.IN2
address[6] => address[6]~2.IN2
address[7] => address[7]~1.IN2
address[8] => address[8]~0.IN2
begintransfer => begintransfer~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => chipselect~0.IN2
clk => clk~0.IN12
debugaccess => debugaccess~0.IN2
hbreak_enabled => hbreak_enabled~0.IN1
reset => reset~0.IN1
reset_n => reset_n~0.IN8
test_ending => test_ending~0.IN1
test_has_ended => test_has_ended~0.IN1
write => write~0.IN2
writedata[0] => writedata[0]~31.IN2
writedata[1] => writedata[1]~30.IN2
writedata[2] => writedata[2]~29.IN2
writedata[3] => writedata[3]~28.IN2
writedata[4] => writedata[4]~27.IN2
writedata[5] => writedata[5]~26.IN2
writedata[6] => writedata[6]~25.IN2
writedata[7] => writedata[7]~24.IN2
writedata[8] => writedata[8]~23.IN2
writedata[9] => writedata[9]~22.IN2
writedata[10] => writedata[10]~21.IN2
writedata[11] => writedata[11]~20.IN2
writedata[12] => writedata[12]~19.IN2
writedata[13] => writedata[13]~18.IN2
writedata[14] => writedata[14]~17.IN2
writedata[15] => writedata[15]~16.IN2
writedata[16] => writedata[16]~15.IN2
writedata[17] => writedata[17]~14.IN2
writedata[18] => writedata[18]~13.IN2
writedata[19] => writedata[19]~12.IN2
writedata[20] => writedata[20]~11.IN2
writedata[21] => writedata[21]~10.IN2
writedata[22] => writedata[22]~9.IN2
writedata[23] => writedata[23]~8.IN2
writedata[24] => writedata[24]~7.IN2
writedata[25] => writedata[25]~6.IN2
writedata[26] => writedata[26]~5.IN2
writedata[27] => writedata[27]~4.IN2
writedata[28] => writedata[28]~3.IN2
writedata[29] => writedata[29]~2.IN2
writedata[30] => writedata[30]~1.IN2
writedata[31] => writedata[31]~0.IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => resetlatch~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => always0~0.IN0
hbreak_enabled => always0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent~0.OUTPUTSELECT
jdo[19] => probepresent~1.OUTPUTSELECT
jdo[20] => jtag_break~0.OUTPUTSELECT
jdo[21] => jtag_break~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1~3.IN0
jdo[24] => resetlatch~0.OUTPUTSELECT
jdo[25] => always1~1.IN1
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_go~reg0.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1~2.IN1
ocireg_mrs => always1~0.IN0
reset => resetlatch~1.OUTPUTSELECT
reset => jtag_break~3.OUTPUTSELECT
st_ready_test_idle => monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => always1~3.IN1
take_action_ocimem_a => always1~1.IN0
take_action_ocimem_a => resetlatch~2.OUTPUTSELECT
take_action_ocimem_a => jtag_break~4.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1~2.IN0
take_action_ocireg => always1~0.IN1
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
address[8] => comb~2.IN1
begintransfer => avalon.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => comb~0.IN0
clk => clk~0.IN2
debugaccess => comb~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg~127.DATAB
jdo[4] => MonDReg~126.DATAB
jdo[5] => MonDReg~125.DATAB
jdo[6] => MonDReg~124.DATAB
jdo[7] => MonDReg~123.DATAB
jdo[8] => MonDReg~122.DATAB
jdo[9] => MonDReg~121.DATAB
jdo[10] => MonDReg~120.DATAB
jdo[11] => MonDReg~119.DATAB
jdo[12] => MonDReg~118.DATAB
jdo[13] => MonDReg~117.DATAB
jdo[14] => MonDReg~116.DATAB
jdo[15] => MonDReg~115.DATAB
jdo[16] => MonDReg~114.DATAB
jdo[17] => MonAReg~17.DATAB
jdo[17] => MonDReg~113.DATAB
jdo[18] => MonDReg~112.DATAB
jdo[19] => MonDReg~111.DATAB
jdo[20] => MonDReg~110.DATAB
jdo[21] => MonDReg~109.DATAB
jdo[22] => MonDReg~108.DATAB
jdo[23] => MonDReg~107.DATAB
jdo[24] => MonDReg~106.DATAB
jdo[25] => MonDReg~105.DATAB
jdo[26] => MonAReg~25.DATAB
jdo[26] => MonDReg~104.DATAB
jdo[27] => MonAReg~24.DATAB
jdo[27] => MonDReg~103.DATAB
jdo[28] => MonAReg~23.DATAB
jdo[28] => MonDReg~102.DATAB
jdo[29] => MonAReg~22.DATAB
jdo[29] => MonDReg~101.DATAB
jdo[30] => MonAReg~21.DATAB
jdo[30] => MonDReg~100.DATAB
jdo[31] => MonAReg~20.DATAB
jdo[31] => MonDReg~99.DATAB
jdo[32] => MonAReg~19.DATAB
jdo[32] => MonDReg~98.DATAB
jdo[33] => MonAReg~18.DATAB
jdo[33] => MonDReg~97.DATAB
jdo[34] => MonDReg~96.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[0]~reg0.ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => MonDReg~159.OUTPUTSELECT
take_action_ocimem_a => MonDReg~158.OUTPUTSELECT
take_action_ocimem_a => MonDReg~157.OUTPUTSELECT
take_action_ocimem_a => MonDReg~156.OUTPUTSELECT
take_action_ocimem_a => MonDReg~155.OUTPUTSELECT
take_action_ocimem_a => MonDReg~154.OUTPUTSELECT
take_action_ocimem_a => MonDReg~153.OUTPUTSELECT
take_action_ocimem_a => MonDReg~152.OUTPUTSELECT
take_action_ocimem_a => MonDReg~151.OUTPUTSELECT
take_action_ocimem_a => MonDReg~150.OUTPUTSELECT
take_action_ocimem_a => MonDReg~149.OUTPUTSELECT
take_action_ocimem_a => MonDReg~148.OUTPUTSELECT
take_action_ocimem_a => MonDReg~147.OUTPUTSELECT
take_action_ocimem_a => MonDReg~146.OUTPUTSELECT
take_action_ocimem_a => MonDReg~145.OUTPUTSELECT
take_action_ocimem_a => MonDReg~144.OUTPUTSELECT
take_action_ocimem_a => MonDReg~143.OUTPUTSELECT
take_action_ocimem_a => MonDReg~142.OUTPUTSELECT
take_action_ocimem_a => MonDReg~141.OUTPUTSELECT
take_action_ocimem_a => MonDReg~140.OUTPUTSELECT
take_action_ocimem_a => MonDReg~139.OUTPUTSELECT
take_action_ocimem_a => MonDReg~138.OUTPUTSELECT
take_action_ocimem_a => MonDReg~137.OUTPUTSELECT
take_action_ocimem_a => MonDReg~136.OUTPUTSELECT
take_action_ocimem_a => MonDReg~135.OUTPUTSELECT
take_action_ocimem_a => MonDReg~134.OUTPUTSELECT
take_action_ocimem_a => MonDReg~133.OUTPUTSELECT
take_action_ocimem_a => MonDReg~132.OUTPUTSELECT
take_action_ocimem_a => MonDReg~131.OUTPUTSELECT
take_action_ocimem_a => MonDReg~130.OUTPUTSELECT
take_action_ocimem_a => MonDReg~129.OUTPUTSELECT
take_action_ocimem_a => MonDReg~128.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => MonDReg~127.OUTPUTSELECT
take_action_ocimem_b => MonDReg~126.OUTPUTSELECT
take_action_ocimem_b => MonDReg~125.OUTPUTSELECT
take_action_ocimem_b => MonDReg~124.OUTPUTSELECT
take_action_ocimem_b => MonDReg~123.OUTPUTSELECT
take_action_ocimem_b => MonDReg~122.OUTPUTSELECT
take_action_ocimem_b => MonDReg~121.OUTPUTSELECT
take_action_ocimem_b => MonDReg~120.OUTPUTSELECT
take_action_ocimem_b => MonDReg~119.OUTPUTSELECT
take_action_ocimem_b => MonDReg~118.OUTPUTSELECT
take_action_ocimem_b => MonDReg~117.OUTPUTSELECT
take_action_ocimem_b => MonDReg~116.OUTPUTSELECT
take_action_ocimem_b => MonDReg~115.OUTPUTSELECT
take_action_ocimem_b => MonDReg~114.OUTPUTSELECT
take_action_ocimem_b => MonDReg~113.OUTPUTSELECT
take_action_ocimem_b => MonDReg~112.OUTPUTSELECT
take_action_ocimem_b => MonDReg~111.OUTPUTSELECT
take_action_ocimem_b => MonDReg~110.OUTPUTSELECT
take_action_ocimem_b => MonDReg~109.OUTPUTSELECT
take_action_ocimem_b => MonDReg~108.OUTPUTSELECT
take_action_ocimem_b => MonDReg~107.OUTPUTSELECT
take_action_ocimem_b => MonDReg~106.OUTPUTSELECT
take_action_ocimem_b => MonDReg~105.OUTPUTSELECT
take_action_ocimem_b => MonDReg~104.OUTPUTSELECT
take_action_ocimem_b => MonDReg~103.OUTPUTSELECT
take_action_ocimem_b => MonDReg~102.OUTPUTSELECT
take_action_ocimem_b => MonDReg~101.OUTPUTSELECT
take_action_ocimem_b => MonDReg~100.OUTPUTSELECT
take_action_ocimem_b => MonDReg~99.OUTPUTSELECT
take_action_ocimem_b => MonDReg~98.OUTPUTSELECT
take_action_ocimem_b => MonDReg~97.OUTPUTSELECT
take_action_ocimem_b => MonDReg~96.OUTPUTSELECT
take_action_ocimem_b => MonAReg~16.OUTPUTSELECT
take_action_ocimem_b => MonAReg~15.OUTPUTSELECT
take_action_ocimem_b => MonAReg~14.OUTPUTSELECT
take_action_ocimem_b => MonAReg~13.OUTPUTSELECT
take_action_ocimem_b => MonAReg~12.OUTPUTSELECT
take_action_ocimem_b => MonAReg~11.OUTPUTSELECT
take_action_ocimem_b => MonAReg~10.OUTPUTSELECT
take_action_ocimem_b => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_no_action_ocimem_a => MonWr~3.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~191.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~190.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~189.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~188.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~187.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~186.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~185.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~184.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~183.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~182.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~181.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~180.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~179.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~178.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~177.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~176.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~175.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~174.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~173.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~172.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~171.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~170.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~169.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~168.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~167.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~166.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~165.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~164.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~163.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~162.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~161.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~160.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~34.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~33.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~32.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~31.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~30.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~29.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~28.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~27.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
write => comb~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
MonDReg[0] <= MonDReg[0]~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0]~7.IN1
address_a[1] => address_a[1]~6.IN1
address_a[2] => address_a[2]~5.IN1
address_a[3] => address_a[3]~4.IN1
address_a[4] => address_a[4]~3.IN1
address_a[5] => address_a[5]~2.IN1
address_a[6] => address_a[6]~1.IN1
address_a[7] => address_a[7]~0.IN1
address_b[0] => address_b[0]~7.IN1
address_b[1] => address_b[1]~6.IN1
address_b[2] => address_b[2]~5.IN1
address_b[3] => address_b[3]~4.IN1
address_b[4] => address_b[4]~3.IN1
address_b[5] => address_b[5]~2.IN1
address_b[6] => address_b[6]~1.IN1
address_b[7] => address_b[7]~0.IN1
byteena_a[0] => byteena_a[0]~3.IN1
byteena_a[1] => byteena_a[1]~2.IN1
byteena_a[2] => byteena_a[2]~1.IN1
byteena_a[3] => byteena_a[3]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~31.IN1
data_a[1] => data_a[1]~30.IN1
data_a[2] => data_a[2]~29.IN1
data_a[3] => data_a[3]~28.IN1
data_a[4] => data_a[4]~27.IN1
data_a[5] => data_a[5]~26.IN1
data_a[6] => data_a[6]~25.IN1
data_a[7] => data_a[7]~24.IN1
data_a[8] => data_a[8]~23.IN1
data_a[9] => data_a[9]~22.IN1
data_a[10] => data_a[10]~21.IN1
data_a[11] => data_a[11]~20.IN1
data_a[12] => data_a[12]~19.IN1
data_a[13] => data_a[13]~18.IN1
data_a[14] => data_a[14]~17.IN1
data_a[15] => data_a[15]~16.IN1
data_a[16] => data_a[16]~15.IN1
data_a[17] => data_a[17]~14.IN1
data_a[18] => data_a[18]~13.IN1
data_a[19] => data_a[19]~12.IN1
data_a[20] => data_a[20]~11.IN1
data_a[21] => data_a[21]~10.IN1
data_a[22] => data_a[22]~9.IN1
data_a[23] => data_a[23]~8.IN1
data_a[24] => data_a[24]~7.IN1
data_a[25] => data_a[25]~6.IN1
data_a[26] => data_a[26]~5.IN1
data_a[27] => data_a[27]~4.IN1
data_a[28] => data_a[28]~3.IN1
data_a[29] => data_a[29]~2.IN1
data_a[30] => data_a[30]~1.IN1
data_a[31] => data_a[31]~0.IN1
data_b[0] => data_b[0]~31.IN1
data_b[1] => data_b[1]~30.IN1
data_b[2] => data_b[2]~29.IN1
data_b[3] => data_b[3]~28.IN1
data_b[4] => data_b[4]~27.IN1
data_b[5] => data_b[5]~26.IN1
data_b[6] => data_b[6]~25.IN1
data_b[7] => data_b[7]~24.IN1
data_b[8] => data_b[8]~23.IN1
data_b[9] => data_b[9]~22.IN1
data_b[10] => data_b[10]~21.IN1
data_b[11] => data_b[11]~20.IN1
data_b[12] => data_b[12]~19.IN1
data_b[13] => data_b[13]~18.IN1
data_b[14] => data_b[14]~17.IN1
data_b[15] => data_b[15]~16.IN1
data_b[16] => data_b[16]~15.IN1
data_b[17] => data_b[17]~14.IN1
data_b[18] => data_b[18]~13.IN1
data_b[19] => data_b[19]~12.IN1
data_b[20] => data_b[20]~11.IN1
data_b[21] => data_b[21]~10.IN1
data_b[22] => data_b[22]~9.IN1
data_b[23] => data_b[23]~8.IN1
data_b[24] => data_b[24]~7.IN1
data_b[25] => data_b[25]~6.IN1
data_b[26] => data_b[26]~5.IN1
data_b[27] => data_b[27]~4.IN1
data_b[28] => data_b[28]~3.IN1
data_b[29] => data_b[29]~2.IN1
data_b[30] => data_b[30]~1.IN1
data_b[31] => data_b[31]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c572:auto_generated.q_a[0]
q_a[1] <= altsyncram_c572:auto_generated.q_a[1]
q_a[2] <= altsyncram_c572:auto_generated.q_a[2]
q_a[3] <= altsyncram_c572:auto_generated.q_a[3]
q_a[4] <= altsyncram_c572:auto_generated.q_a[4]
q_a[5] <= altsyncram_c572:auto_generated.q_a[5]
q_a[6] <= altsyncram_c572:auto_generated.q_a[6]
q_a[7] <= altsyncram_c572:auto_generated.q_a[7]
q_a[8] <= altsyncram_c572:auto_generated.q_a[8]
q_a[9] <= altsyncram_c572:auto_generated.q_a[9]
q_a[10] <= altsyncram_c572:auto_generated.q_a[10]
q_a[11] <= altsyncram_c572:auto_generated.q_a[11]
q_a[12] <= altsyncram_c572:auto_generated.q_a[12]
q_a[13] <= altsyncram_c572:auto_generated.q_a[13]
q_a[14] <= altsyncram_c572:auto_generated.q_a[14]
q_a[15] <= altsyncram_c572:auto_generated.q_a[15]
q_a[16] <= altsyncram_c572:auto_generated.q_a[16]
q_a[17] <= altsyncram_c572:auto_generated.q_a[17]
q_a[18] <= altsyncram_c572:auto_generated.q_a[18]
q_a[19] <= altsyncram_c572:auto_generated.q_a[19]
q_a[20] <= altsyncram_c572:auto_generated.q_a[20]
q_a[21] <= altsyncram_c572:auto_generated.q_a[21]
q_a[22] <= altsyncram_c572:auto_generated.q_a[22]
q_a[23] <= altsyncram_c572:auto_generated.q_a[23]
q_a[24] <= altsyncram_c572:auto_generated.q_a[24]
q_a[25] <= altsyncram_c572:auto_generated.q_a[25]
q_a[26] <= altsyncram_c572:auto_generated.q_a[26]
q_a[27] <= altsyncram_c572:auto_generated.q_a[27]
q_a[28] <= altsyncram_c572:auto_generated.q_a[28]
q_a[29] <= altsyncram_c572:auto_generated.q_a[29]
q_a[30] <= altsyncram_c572:auto_generated.q_a[30]
q_a[31] <= altsyncram_c572:auto_generated.q_a[31]
q_b[0] <= altsyncram_c572:auto_generated.q_b[0]
q_b[1] <= altsyncram_c572:auto_generated.q_b[1]
q_b[2] <= altsyncram_c572:auto_generated.q_b[2]
q_b[3] <= altsyncram_c572:auto_generated.q_b[3]
q_b[4] <= altsyncram_c572:auto_generated.q_b[4]
q_b[5] <= altsyncram_c572:auto_generated.q_b[5]
q_b[6] <= altsyncram_c572:auto_generated.q_b[6]
q_b[7] <= altsyncram_c572:auto_generated.q_b[7]
q_b[8] <= altsyncram_c572:auto_generated.q_b[8]
q_b[9] <= altsyncram_c572:auto_generated.q_b[9]
q_b[10] <= altsyncram_c572:auto_generated.q_b[10]
q_b[11] <= altsyncram_c572:auto_generated.q_b[11]
q_b[12] <= altsyncram_c572:auto_generated.q_b[12]
q_b[13] <= altsyncram_c572:auto_generated.q_b[13]
q_b[14] <= altsyncram_c572:auto_generated.q_b[14]
q_b[15] <= altsyncram_c572:auto_generated.q_b[15]
q_b[16] <= altsyncram_c572:auto_generated.q_b[16]
q_b[17] <= altsyncram_c572:auto_generated.q_b[17]
q_b[18] <= altsyncram_c572:auto_generated.q_b[18]
q_b[19] <= altsyncram_c572:auto_generated.q_b[19]
q_b[20] <= altsyncram_c572:auto_generated.q_b[20]
q_b[21] <= altsyncram_c572:auto_generated.q_b[21]
q_b[22] <= altsyncram_c572:auto_generated.q_b[22]
q_b[23] <= altsyncram_c572:auto_generated.q_b[23]
q_b[24] <= altsyncram_c572:auto_generated.q_b[24]
q_b[25] <= altsyncram_c572:auto_generated.q_b[25]
q_b[26] <= altsyncram_c572:auto_generated.q_b[26]
q_b[27] <= altsyncram_c572:auto_generated.q_b[27]
q_b[28] <= altsyncram_c572:auto_generated.q_b[28]
q_b[29] <= altsyncram_c572:auto_generated.q_b[29]
q_b[30] <= altsyncram_c572:auto_generated.q_b[30]
q_b[31] <= altsyncram_c572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[1] => Equal0.IN2
address[1] => Equal1.IN2
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[3] => Equal0.IN4
address[3] => Equal1.IN4
address[4] => Equal0.IN5
address[4] => Equal1.IN5
address[5] => Equal0.IN6
address[5] => Equal1.IN6
address[6] => Equal0.IN7
address[6] => Equal1.IN7
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[8] => Equal0.IN0
address[8] => Equal1.IN1
chipselect => write_strobe~0.IN0
clk => oci_single_step_mode~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[0]~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata~63.DATAB
monitor_go => oci_reg_readdata~61.DATAB
monitor_ready => oci_reg_readdata~62.DATAB
reset_n => oci_single_step_mode~reg0.ACLR
reset_n => oci_ienable[31]~reg0.PRESET
reset_n => oci_ienable[30]~reg0.PRESET
reset_n => oci_ienable[29]~reg0.PRESET
reset_n => oci_ienable[28]~reg0.PRESET
reset_n => oci_ienable[27]~reg0.PRESET
reset_n => oci_ienable[26]~reg0.PRESET
reset_n => oci_ienable[25]~reg0.PRESET
reset_n => oci_ienable[24]~reg0.PRESET
reset_n => oci_ienable[23]~reg0.PRESET
reset_n => oci_ienable[22]~reg0.PRESET
reset_n => oci_ienable[21]~reg0.PRESET
reset_n => oci_ienable[20]~reg0.PRESET
reset_n => oci_ienable[19]~reg0.PRESET
reset_n => oci_ienable[18]~reg0.PRESET
reset_n => oci_ienable[17]~reg0.PRESET
reset_n => oci_ienable[16]~reg0.PRESET
reset_n => oci_ienable[15]~reg0.PRESET
reset_n => oci_ienable[14]~reg0.PRESET
reset_n => oci_ienable[13]~reg0.PRESET
reset_n => oci_ienable[12]~reg0.PRESET
reset_n => oci_ienable[11]~reg0.PRESET
reset_n => oci_ienable[10]~reg0.PRESET
reset_n => oci_ienable[9]~reg0.PRESET
reset_n => oci_ienable[8]~reg0.PRESET
reset_n => oci_ienable[7]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[0]~reg0.PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => always2~0.IN0
dbrk_goto1 => always2~2.IN0
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => always2~0.IN1
xbrk_goto1 => always2~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_goto1~0.IN1
E_valid => M_xbrk_goto0~0.IN1
E_valid => M_xbrk_trigout~0.IN1
E_valid => M_xbrk_traceoff~0.IN1
E_valid => M_xbrk_traceon~0.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => xbrk_break~reg0.CLK
clk => E_xbrk_traceon.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_goto1.CLK
clk => M_xbrk_traceon.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_goto1.CLK
reset_n => E_xbrk_goto1.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read~0.IN0
A_ctrl_st => cpu_d_write~0.IN1
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_write~0.IN0
A_valid => cpu_d_read~0.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_break~reg0.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
debugack => dbrk_break~0.DATAB
reset_n => dbrk_break~reg0.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_goto1~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => d1_debugack.CLK
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[0]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[0]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0]~8.IN1
trc_ctrl[1] => trc_ctrl[1]~7.IN1
trc_ctrl[2] => trc_ctrl[2]~6.IN1
trc_ctrl[3] => trc_ctrl[3]~5.IN1
trc_ctrl[4] => trc_ctrl[4]~4.IN1
trc_ctrl[5] => trc_ctrl[5]~3.IN1
trc_ctrl[6] => trc_ctrl[6]~2.IN1
trc_ctrl[7] => trc_ctrl[7]~1.IN1
trc_ctrl[8] => trc_ctrl[8]~0.IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder1.IN1
ctrl[6] => Decoder0.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder1.IN0
ctrl[7] => Decoder0.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dct_buffer[0] => dct_buffer[0]~29.IN1
dct_buffer[1] => dct_buffer[1]~28.IN1
dct_buffer[2] => dct_buffer[2]~27.IN1
dct_buffer[3] => dct_buffer[3]~26.IN1
dct_buffer[4] => dct_buffer[4]~25.IN1
dct_buffer[5] => dct_buffer[5]~24.IN1
dct_buffer[6] => dct_buffer[6]~23.IN1
dct_buffer[7] => dct_buffer[7]~22.IN1
dct_buffer[8] => dct_buffer[8]~21.IN1
dct_buffer[9] => dct_buffer[9]~20.IN1
dct_buffer[10] => dct_buffer[10]~19.IN1
dct_buffer[11] => dct_buffer[11]~18.IN1
dct_buffer[12] => dct_buffer[12]~17.IN1
dct_buffer[13] => dct_buffer[13]~16.IN1
dct_buffer[14] => dct_buffer[14]~15.IN1
dct_buffer[15] => dct_buffer[15]~14.IN1
dct_buffer[16] => dct_buffer[16]~13.IN1
dct_buffer[17] => dct_buffer[17]~12.IN1
dct_buffer[18] => dct_buffer[18]~11.IN1
dct_buffer[19] => dct_buffer[19]~10.IN1
dct_buffer[20] => dct_buffer[20]~9.IN1
dct_buffer[21] => dct_buffer[21]~8.IN1
dct_buffer[22] => dct_buffer[22]~7.IN1
dct_buffer[23] => dct_buffer[23]~6.IN1
dct_buffer[24] => dct_buffer[24]~5.IN1
dct_buffer[25] => dct_buffer[25]~4.IN1
dct_buffer[26] => dct_buffer[26]~3.IN1
dct_buffer[27] => dct_buffer[27]~2.IN1
dct_buffer[28] => dct_buffer[28]~1.IN1
dct_buffer[29] => dct_buffer[29]~0.IN1
dct_count[0] => dct_count[0]~3.IN1
dct_count[1] => dct_count[1]~2.IN1
dct_count[2] => dct_count[2]~1.IN1
dct_count[3] => dct_count[3]~0.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending~0.IN1
test_has_ended => test_has_ended~0.IN1
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk~0.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1]~35.IN1
jdo[2] => jdo[2]~34.IN1
jdo[3] => jdo[3]~33.IN1
jdo[4] => jdo[4]~32.IN1
jdo[5] => jdo[5]~31.IN1
jdo[6] => jdo[6]~30.IN1
jdo[7] => jdo[7]~29.IN1
jdo[8] => jdo[8]~28.IN1
jdo[9] => jdo[9]~27.IN1
jdo[10] => jdo[10]~26.IN1
jdo[11] => jdo[11]~25.IN1
jdo[12] => jdo[12]~24.IN1
jdo[13] => jdo[13]~23.IN1
jdo[14] => jdo[14]~22.IN1
jdo[15] => jdo[15]~21.IN1
jdo[16] => jdo[16]~20.IN1
jdo[17] => jdo[17]~19.IN1
jdo[18] => jdo[18]~18.IN1
jdo[19] => jdo[19]~17.IN1
jdo[20] => jdo[20]~16.IN1
jdo[21] => jdo[21]~15.IN1
jdo[22] => jdo[22]~14.IN1
jdo[23] => jdo[23]~13.IN1
jdo[24] => jdo[24]~12.IN1
jdo[25] => jdo[25]~11.IN1
jdo[26] => jdo[26]~10.IN1
jdo[27] => jdo[27]~9.IN1
jdo[28] => jdo[28]~8.IN1
jdo[29] => jdo[29]~7.IN1
jdo[30] => jdo[30]~6.IN1
jdo[31] => jdo[31]~5.IN1
jdo[32] => jdo[32]~4.IN1
jdo[33] => jdo[33]~3.IN1
jdo[34] => jdo[34]~2.IN1
jdo[35] => jdo[35]~1.IN1
jdo[36] => jdo[36]~0.IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_im_addr[6]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_wrap~reg0.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => trc_jtag_addr~33.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~32.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~31.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~30.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~29.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~28.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~27.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~26.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~25.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~24.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~23.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~22.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~21.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~20.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~19.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~18.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~17.OUTPUTSELECT
take_action_tracemem_a => always1~0.IN0
take_action_tracemem_b => take_action_tracemem_b~0.IN1
take_no_action_tracemem_a => always1~0.IN1
trc_ctrl[0] => comb~0.IN0
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw~0.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0]~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0]~6.IN1
address_a[1] => address_a[1]~5.IN1
address_a[2] => address_a[2]~4.IN1
address_a[3] => address_a[3]~3.IN1
address_a[4] => address_a[4]~2.IN1
address_a[5] => address_a[5]~1.IN1
address_a[6] => address_a[6]~0.IN1
address_b[0] => address_b[0]~6.IN1
address_b[1] => address_b[1]~5.IN1
address_b[2] => address_b[2]~4.IN1
address_b[3] => address_b[3]~3.IN1
address_b[4] => address_b[4]~2.IN1
address_b[5] => address_b[5]~1.IN1
address_b[6] => address_b[6]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~35.IN1
data_a[1] => data_a[1]~34.IN1
data_a[2] => data_a[2]~33.IN1
data_a[3] => data_a[3]~32.IN1
data_a[4] => data_a[4]~31.IN1
data_a[5] => data_a[5]~30.IN1
data_a[6] => data_a[6]~29.IN1
data_a[7] => data_a[7]~28.IN1
data_a[8] => data_a[8]~27.IN1
data_a[9] => data_a[9]~26.IN1
data_a[10] => data_a[10]~25.IN1
data_a[11] => data_a[11]~24.IN1
data_a[12] => data_a[12]~23.IN1
data_a[13] => data_a[13]~22.IN1
data_a[14] => data_a[14]~21.IN1
data_a[15] => data_a[15]~20.IN1
data_a[16] => data_a[16]~19.IN1
data_a[17] => data_a[17]~18.IN1
data_a[18] => data_a[18]~17.IN1
data_a[19] => data_a[19]~16.IN1
data_a[20] => data_a[20]~15.IN1
data_a[21] => data_a[21]~14.IN1
data_a[22] => data_a[22]~13.IN1
data_a[23] => data_a[23]~12.IN1
data_a[24] => data_a[24]~11.IN1
data_a[25] => data_a[25]~10.IN1
data_a[26] => data_a[26]~9.IN1
data_a[27] => data_a[27]~8.IN1
data_a[28] => data_a[28]~7.IN1
data_a[29] => data_a[29]~6.IN1
data_a[30] => data_a[30]~5.IN1
data_a[31] => data_a[31]~4.IN1
data_a[32] => data_a[32]~3.IN1
data_a[33] => data_a[33]~2.IN1
data_a[34] => data_a[34]~1.IN1
data_a[35] => data_a[35]~0.IN1
data_b[0] => data_b[0]~35.IN1
data_b[1] => data_b[1]~34.IN1
data_b[2] => data_b[2]~33.IN1
data_b[3] => data_b[3]~32.IN1
data_b[4] => data_b[4]~31.IN1
data_b[5] => data_b[5]~30.IN1
data_b[6] => data_b[6]~29.IN1
data_b[7] => data_b[7]~28.IN1
data_b[8] => data_b[8]~27.IN1
data_b[9] => data_b[9]~26.IN1
data_b[10] => data_b[10]~25.IN1
data_b[11] => data_b[11]~24.IN1
data_b[12] => data_b[12]~23.IN1
data_b[13] => data_b[13]~22.IN1
data_b[14] => data_b[14]~21.IN1
data_b[15] => data_b[15]~20.IN1
data_b[16] => data_b[16]~19.IN1
data_b[17] => data_b[17]~18.IN1
data_b[18] => data_b[18]~17.IN1
data_b[19] => data_b[19]~16.IN1
data_b[20] => data_b[20]~15.IN1
data_b[21] => data_b[21]~14.IN1
data_b[22] => data_b[22]~13.IN1
data_b[23] => data_b[23]~12.IN1
data_b[24] => data_b[24]~11.IN1
data_b[25] => data_b[25]~10.IN1
data_b[26] => data_b[26]~9.IN1
data_b[27] => data_b[27]~8.IN1
data_b[28] => data_b[28]~7.IN1
data_b[29] => data_b[29]~6.IN1
data_b[30] => data_b[30]~5.IN1
data_b[31] => data_b[31]~4.IN1
data_b[32] => data_b[32]~3.IN1
data_b[33] => data_b[33]~2.IN1
data_b[34] => data_b[34]~1.IN1
data_b[35] => data_b[35]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0]~31.IN1
MonDReg[1] => MonDReg[1]~30.IN1
MonDReg[2] => MonDReg[2]~29.IN1
MonDReg[3] => MonDReg[3]~28.IN1
MonDReg[4] => MonDReg[4]~27.IN1
MonDReg[5] => MonDReg[5]~26.IN1
MonDReg[6] => MonDReg[6]~25.IN1
MonDReg[7] => MonDReg[7]~24.IN1
MonDReg[8] => MonDReg[8]~23.IN1
MonDReg[9] => MonDReg[9]~22.IN1
MonDReg[10] => MonDReg[10]~21.IN1
MonDReg[11] => MonDReg[11]~20.IN1
MonDReg[12] => MonDReg[12]~19.IN1
MonDReg[13] => MonDReg[13]~18.IN1
MonDReg[14] => MonDReg[14]~17.IN1
MonDReg[15] => MonDReg[15]~16.IN1
MonDReg[16] => MonDReg[16]~15.IN1
MonDReg[17] => MonDReg[17]~14.IN1
MonDReg[18] => MonDReg[18]~13.IN1
MonDReg[19] => MonDReg[19]~12.IN1
MonDReg[20] => MonDReg[20]~11.IN1
MonDReg[21] => MonDReg[21]~10.IN1
MonDReg[22] => MonDReg[22]~9.IN1
MonDReg[23] => MonDReg[23]~8.IN1
MonDReg[24] => MonDReg[24]~7.IN1
MonDReg[25] => MonDReg[25]~6.IN1
MonDReg[26] => MonDReg[26]~5.IN1
MonDReg[27] => MonDReg[27]~4.IN1
MonDReg[28] => MonDReg[28]~3.IN1
MonDReg[29] => MonDReg[29]~2.IN1
MonDReg[30] => MonDReg[30]~1.IN1
MonDReg[31] => MonDReg[31]~0.IN1
break_readreg[0] => break_readreg[0]~31.IN1
break_readreg[1] => break_readreg[1]~30.IN1
break_readreg[2] => break_readreg[2]~29.IN1
break_readreg[3] => break_readreg[3]~28.IN1
break_readreg[4] => break_readreg[4]~27.IN1
break_readreg[5] => break_readreg[5]~26.IN1
break_readreg[6] => break_readreg[6]~25.IN1
break_readreg[7] => break_readreg[7]~24.IN1
break_readreg[8] => break_readreg[8]~23.IN1
break_readreg[9] => break_readreg[9]~22.IN1
break_readreg[10] => break_readreg[10]~21.IN1
break_readreg[11] => break_readreg[11]~20.IN1
break_readreg[12] => break_readreg[12]~19.IN1
break_readreg[13] => break_readreg[13]~18.IN1
break_readreg[14] => break_readreg[14]~17.IN1
break_readreg[15] => break_readreg[15]~16.IN1
break_readreg[16] => break_readreg[16]~15.IN1
break_readreg[17] => break_readreg[17]~14.IN1
break_readreg[18] => break_readreg[18]~13.IN1
break_readreg[19] => break_readreg[19]~12.IN1
break_readreg[20] => break_readreg[20]~11.IN1
break_readreg[21] => break_readreg[21]~10.IN1
break_readreg[22] => break_readreg[22]~9.IN1
break_readreg[23] => break_readreg[23]~8.IN1
break_readreg[24] => break_readreg[24]~7.IN1
break_readreg[25] => break_readreg[25]~6.IN1
break_readreg[26] => break_readreg[26]~5.IN1
break_readreg[27] => break_readreg[27]~4.IN1
break_readreg[28] => break_readreg[28]~3.IN1
break_readreg[29] => break_readreg[29]~2.IN1
break_readreg[30] => break_readreg[30]~1.IN1
break_readreg[31] => break_readreg[31]~0.IN1
clk => clk~0.IN1
dbrk_hit0_latch => dbrk_hit0_latch~0.IN1
dbrk_hit1_latch => dbrk_hit1_latch~0.IN1
dbrk_hit2_latch => dbrk_hit2_latch~0.IN1
dbrk_hit3_latch => dbrk_hit3_latch~0.IN1
debugack => debugack~0.IN1
monitor_error => monitor_error~0.IN1
monitor_ready => monitor_ready~0.IN1
reset_n => reset_n~0.IN1
resetlatch => resetlatch~0.IN1
tracemem_on => tracemem_on~0.IN1
tracemem_trcdata[0] => tracemem_trcdata[0]~35.IN1
tracemem_trcdata[1] => tracemem_trcdata[1]~34.IN1
tracemem_trcdata[2] => tracemem_trcdata[2]~33.IN1
tracemem_trcdata[3] => tracemem_trcdata[3]~32.IN1
tracemem_trcdata[4] => tracemem_trcdata[4]~31.IN1
tracemem_trcdata[5] => tracemem_trcdata[5]~30.IN1
tracemem_trcdata[6] => tracemem_trcdata[6]~29.IN1
tracemem_trcdata[7] => tracemem_trcdata[7]~28.IN1
tracemem_trcdata[8] => tracemem_trcdata[8]~27.IN1
tracemem_trcdata[9] => tracemem_trcdata[9]~26.IN1
tracemem_trcdata[10] => tracemem_trcdata[10]~25.IN1
tracemem_trcdata[11] => tracemem_trcdata[11]~24.IN1
tracemem_trcdata[12] => tracemem_trcdata[12]~23.IN1
tracemem_trcdata[13] => tracemem_trcdata[13]~22.IN1
tracemem_trcdata[14] => tracemem_trcdata[14]~21.IN1
tracemem_trcdata[15] => tracemem_trcdata[15]~20.IN1
tracemem_trcdata[16] => tracemem_trcdata[16]~19.IN1
tracemem_trcdata[17] => tracemem_trcdata[17]~18.IN1
tracemem_trcdata[18] => tracemem_trcdata[18]~17.IN1
tracemem_trcdata[19] => tracemem_trcdata[19]~16.IN1
tracemem_trcdata[20] => tracemem_trcdata[20]~15.IN1
tracemem_trcdata[21] => tracemem_trcdata[21]~14.IN1
tracemem_trcdata[22] => tracemem_trcdata[22]~13.IN1
tracemem_trcdata[23] => tracemem_trcdata[23]~12.IN1
tracemem_trcdata[24] => tracemem_trcdata[24]~11.IN1
tracemem_trcdata[25] => tracemem_trcdata[25]~10.IN1
tracemem_trcdata[26] => tracemem_trcdata[26]~9.IN1
tracemem_trcdata[27] => tracemem_trcdata[27]~8.IN1
tracemem_trcdata[28] => tracemem_trcdata[28]~7.IN1
tracemem_trcdata[29] => tracemem_trcdata[29]~6.IN1
tracemem_trcdata[30] => tracemem_trcdata[30]~5.IN1
tracemem_trcdata[31] => tracemem_trcdata[31]~4.IN1
tracemem_trcdata[32] => tracemem_trcdata[32]~3.IN1
tracemem_trcdata[33] => tracemem_trcdata[33]~2.IN1
tracemem_trcdata[34] => tracemem_trcdata[34]~1.IN1
tracemem_trcdata[35] => tracemem_trcdata[35]~0.IN1
tracemem_tw => tracemem_tw~0.IN1
trc_im_addr[0] => trc_im_addr[0]~6.IN1
trc_im_addr[1] => trc_im_addr[1]~5.IN1
trc_im_addr[2] => trc_im_addr[2]~4.IN1
trc_im_addr[3] => trc_im_addr[3]~3.IN1
trc_im_addr[4] => trc_im_addr[4]~2.IN1
trc_im_addr[5] => trc_im_addr[5]~1.IN1
trc_im_addr[6] => trc_im_addr[6]~0.IN1
trc_on => trc_on~0.IN1
trc_wrap => trc_wrap~0.IN1
trigbrktype => trigbrktype~0.IN1
trigger_state_1 => trigger_state_1~0.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack~0.IN1
ir_in[0] => Decoder0.IN1
ir_in[0] => Mux37.IN1
ir_in[0] => Mux36.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux29.IN3
ir_in[0] => Mux28.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux5.IN4
ir_in[0] => Mux4.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux2.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux0.IN3
ir_in[1] => Decoder0.IN0
ir_in[1] => Mux37.IN0
ir_in[1] => Mux36.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux29.IN2
ir_in[1] => Mux28.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux5.IN3
ir_in[1] => Mux4.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux2.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux0.IN2
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready~0.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck~0.IN2
tdi => sr~43.DATAB
tdi => sr~42.DATAB
tdi => sr~41.DATAB
tdi => sr~40.DATAB
tdi => sr~39.DATAB
tdi => sr~38.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr~37.OUTPUTSELECT
vs_cdr => sr~36.OUTPUTSELECT
vs_cdr => sr~35.OUTPUTSELECT
vs_cdr => sr~34.OUTPUTSELECT
vs_cdr => sr~33.OUTPUTSELECT
vs_cdr => sr~32.OUTPUTSELECT
vs_cdr => sr~31.OUTPUTSELECT
vs_cdr => sr~30.OUTPUTSELECT
vs_cdr => sr~29.OUTPUTSELECT
vs_cdr => sr~28.OUTPUTSELECT
vs_cdr => sr~27.OUTPUTSELECT
vs_cdr => sr~26.OUTPUTSELECT
vs_cdr => sr~25.OUTPUTSELECT
vs_cdr => sr~24.OUTPUTSELECT
vs_cdr => sr~23.OUTPUTSELECT
vs_cdr => sr~22.OUTPUTSELECT
vs_cdr => sr~21.OUTPUTSELECT
vs_cdr => sr~20.OUTPUTSELECT
vs_cdr => sr~19.OUTPUTSELECT
vs_cdr => sr~18.OUTPUTSELECT
vs_cdr => sr~17.OUTPUTSELECT
vs_cdr => sr~16.OUTPUTSELECT
vs_cdr => sr~15.OUTPUTSELECT
vs_cdr => sr~14.OUTPUTSELECT
vs_cdr => sr~13.OUTPUTSELECT
vs_cdr => sr~12.OUTPUTSELECT
vs_cdr => sr~11.OUTPUTSELECT
vs_cdr => sr~10.OUTPUTSELECT
vs_cdr => sr~9.OUTPUTSELECT
vs_cdr => sr~8.OUTPUTSELECT
vs_cdr => sr~7.OUTPUTSELECT
vs_cdr => sr~6.OUTPUTSELECT
vs_cdr => sr~5.OUTPUTSELECT
vs_cdr => sr~4.OUTPUTSELECT
vs_cdr => sr~3.OUTPUTSELECT
vs_cdr => sr~2.OUTPUTSELECT
vs_cdr => sr~1.OUTPUTSELECT
vs_cdr => sr~0.OUTPUTSELECT
vs_sdr => sr~80.OUTPUTSELECT
vs_sdr => sr~79.OUTPUTSELECT
vs_sdr => sr~78.OUTPUTSELECT
vs_sdr => sr~77.OUTPUTSELECT
vs_sdr => sr~76.OUTPUTSELECT
vs_sdr => sr~75.OUTPUTSELECT
vs_sdr => sr~74.OUTPUTSELECT
vs_sdr => sr~73.OUTPUTSELECT
vs_sdr => sr~72.OUTPUTSELECT
vs_sdr => sr~71.OUTPUTSELECT
vs_sdr => sr~70.OUTPUTSELECT
vs_sdr => sr~69.OUTPUTSELECT
vs_sdr => sr~68.OUTPUTSELECT
vs_sdr => sr~67.OUTPUTSELECT
vs_sdr => sr~66.OUTPUTSELECT
vs_sdr => sr~65.OUTPUTSELECT
vs_sdr => sr~64.OUTPUTSELECT
vs_sdr => sr~63.OUTPUTSELECT
vs_sdr => sr~62.OUTPUTSELECT
vs_sdr => sr~61.OUTPUTSELECT
vs_sdr => sr~60.OUTPUTSELECT
vs_sdr => sr~59.OUTPUTSELECT
vs_sdr => sr~58.OUTPUTSELECT
vs_sdr => sr~57.OUTPUTSELECT
vs_sdr => sr~56.OUTPUTSELECT
vs_sdr => sr~55.OUTPUTSELECT
vs_sdr => sr~54.OUTPUTSELECT
vs_sdr => sr~53.OUTPUTSELECT
vs_sdr => sr~52.OUTPUTSELECT
vs_sdr => sr~51.OUTPUTSELECT
vs_sdr => sr~50.OUTPUTSELECT
vs_sdr => sr~49.OUTPUTSELECT
vs_sdr => sr~48.OUTPUTSELECT
vs_sdr => sr~47.OUTPUTSELECT
vs_sdr => sr~46.OUTPUTSELECT
vs_sdr => sr~45.OUTPUTSELECT
vs_sdr => sr~44.OUTPUTSELECT
vs_sdr => sr~43.OUTPUTSELECT
vs_uir => DRsize~6.OUTPUTSELECT
vs_uir => DRsize~5.OUTPUTSELECT
vs_uir => DRsize~4.OUTPUTSELECT
vs_uir => DRsize~3.OUTPUTSELECT
vs_uir => DRsize~2.OUTPUTSELECT
vs_uir => DRsize~1.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk~0.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr~0.IN1
vs_uir => vs_uir~0.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo~0.IN1
ir_out[0] => ir_out[0]~1.IN1
ir_out[1] => ir_out[1]~0.IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|effect|cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir~0.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr~0.IN0
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr~0.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr~0.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr~0.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr~0.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_uir~0.IN0
jtag_state_udr => virtual_state_udr~0.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN1
usr1 => virtual_dr_scan.IN1
clr => ~NO_FANOUT~
ena => virtual_ir_scan.IN0
ena => virtual_dr_scan.IN0
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint_s1_arbitrator:the_cpu_0_fpoint_s1
clk => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_clk_en => cpu_0_fpoint_s1_clk_en.DATAIN
cpu_0_custom_instruction_master_multi_dataa[0] => cpu_0_fpoint_s1_dataa[0].DATAIN
cpu_0_custom_instruction_master_multi_dataa[1] => cpu_0_fpoint_s1_dataa[1].DATAIN
cpu_0_custom_instruction_master_multi_dataa[2] => cpu_0_fpoint_s1_dataa[2].DATAIN
cpu_0_custom_instruction_master_multi_dataa[3] => cpu_0_fpoint_s1_dataa[3].DATAIN
cpu_0_custom_instruction_master_multi_dataa[4] => cpu_0_fpoint_s1_dataa[4].DATAIN
cpu_0_custom_instruction_master_multi_dataa[5] => cpu_0_fpoint_s1_dataa[5].DATAIN
cpu_0_custom_instruction_master_multi_dataa[6] => cpu_0_fpoint_s1_dataa[6].DATAIN
cpu_0_custom_instruction_master_multi_dataa[7] => cpu_0_fpoint_s1_dataa[7].DATAIN
cpu_0_custom_instruction_master_multi_dataa[8] => cpu_0_fpoint_s1_dataa[8].DATAIN
cpu_0_custom_instruction_master_multi_dataa[9] => cpu_0_fpoint_s1_dataa[9].DATAIN
cpu_0_custom_instruction_master_multi_dataa[10] => cpu_0_fpoint_s1_dataa[10].DATAIN
cpu_0_custom_instruction_master_multi_dataa[11] => cpu_0_fpoint_s1_dataa[11].DATAIN
cpu_0_custom_instruction_master_multi_dataa[12] => cpu_0_fpoint_s1_dataa[12].DATAIN
cpu_0_custom_instruction_master_multi_dataa[13] => cpu_0_fpoint_s1_dataa[13].DATAIN
cpu_0_custom_instruction_master_multi_dataa[14] => cpu_0_fpoint_s1_dataa[14].DATAIN
cpu_0_custom_instruction_master_multi_dataa[15] => cpu_0_fpoint_s1_dataa[15].DATAIN
cpu_0_custom_instruction_master_multi_dataa[16] => cpu_0_fpoint_s1_dataa[16].DATAIN
cpu_0_custom_instruction_master_multi_dataa[17] => cpu_0_fpoint_s1_dataa[17].DATAIN
cpu_0_custom_instruction_master_multi_dataa[18] => cpu_0_fpoint_s1_dataa[18].DATAIN
cpu_0_custom_instruction_master_multi_dataa[19] => cpu_0_fpoint_s1_dataa[19].DATAIN
cpu_0_custom_instruction_master_multi_dataa[20] => cpu_0_fpoint_s1_dataa[20].DATAIN
cpu_0_custom_instruction_master_multi_dataa[21] => cpu_0_fpoint_s1_dataa[21].DATAIN
cpu_0_custom_instruction_master_multi_dataa[22] => cpu_0_fpoint_s1_dataa[22].DATAIN
cpu_0_custom_instruction_master_multi_dataa[23] => cpu_0_fpoint_s1_dataa[23].DATAIN
cpu_0_custom_instruction_master_multi_dataa[24] => cpu_0_fpoint_s1_dataa[24].DATAIN
cpu_0_custom_instruction_master_multi_dataa[25] => cpu_0_fpoint_s1_dataa[25].DATAIN
cpu_0_custom_instruction_master_multi_dataa[26] => cpu_0_fpoint_s1_dataa[26].DATAIN
cpu_0_custom_instruction_master_multi_dataa[27] => cpu_0_fpoint_s1_dataa[27].DATAIN
cpu_0_custom_instruction_master_multi_dataa[28] => cpu_0_fpoint_s1_dataa[28].DATAIN
cpu_0_custom_instruction_master_multi_dataa[29] => cpu_0_fpoint_s1_dataa[29].DATAIN
cpu_0_custom_instruction_master_multi_dataa[30] => cpu_0_fpoint_s1_dataa[30].DATAIN
cpu_0_custom_instruction_master_multi_dataa[31] => cpu_0_fpoint_s1_dataa[31].DATAIN
cpu_0_custom_instruction_master_multi_datab[0] => cpu_0_fpoint_s1_datab[0].DATAIN
cpu_0_custom_instruction_master_multi_datab[1] => cpu_0_fpoint_s1_datab[1].DATAIN
cpu_0_custom_instruction_master_multi_datab[2] => cpu_0_fpoint_s1_datab[2].DATAIN
cpu_0_custom_instruction_master_multi_datab[3] => cpu_0_fpoint_s1_datab[3].DATAIN
cpu_0_custom_instruction_master_multi_datab[4] => cpu_0_fpoint_s1_datab[4].DATAIN
cpu_0_custom_instruction_master_multi_datab[5] => cpu_0_fpoint_s1_datab[5].DATAIN
cpu_0_custom_instruction_master_multi_datab[6] => cpu_0_fpoint_s1_datab[6].DATAIN
cpu_0_custom_instruction_master_multi_datab[7] => cpu_0_fpoint_s1_datab[7].DATAIN
cpu_0_custom_instruction_master_multi_datab[8] => cpu_0_fpoint_s1_datab[8].DATAIN
cpu_0_custom_instruction_master_multi_datab[9] => cpu_0_fpoint_s1_datab[9].DATAIN
cpu_0_custom_instruction_master_multi_datab[10] => cpu_0_fpoint_s1_datab[10].DATAIN
cpu_0_custom_instruction_master_multi_datab[11] => cpu_0_fpoint_s1_datab[11].DATAIN
cpu_0_custom_instruction_master_multi_datab[12] => cpu_0_fpoint_s1_datab[12].DATAIN
cpu_0_custom_instruction_master_multi_datab[13] => cpu_0_fpoint_s1_datab[13].DATAIN
cpu_0_custom_instruction_master_multi_datab[14] => cpu_0_fpoint_s1_datab[14].DATAIN
cpu_0_custom_instruction_master_multi_datab[15] => cpu_0_fpoint_s1_datab[15].DATAIN
cpu_0_custom_instruction_master_multi_datab[16] => cpu_0_fpoint_s1_datab[16].DATAIN
cpu_0_custom_instruction_master_multi_datab[17] => cpu_0_fpoint_s1_datab[17].DATAIN
cpu_0_custom_instruction_master_multi_datab[18] => cpu_0_fpoint_s1_datab[18].DATAIN
cpu_0_custom_instruction_master_multi_datab[19] => cpu_0_fpoint_s1_datab[19].DATAIN
cpu_0_custom_instruction_master_multi_datab[20] => cpu_0_fpoint_s1_datab[20].DATAIN
cpu_0_custom_instruction_master_multi_datab[21] => cpu_0_fpoint_s1_datab[21].DATAIN
cpu_0_custom_instruction_master_multi_datab[22] => cpu_0_fpoint_s1_datab[22].DATAIN
cpu_0_custom_instruction_master_multi_datab[23] => cpu_0_fpoint_s1_datab[23].DATAIN
cpu_0_custom_instruction_master_multi_datab[24] => cpu_0_fpoint_s1_datab[24].DATAIN
cpu_0_custom_instruction_master_multi_datab[25] => cpu_0_fpoint_s1_datab[25].DATAIN
cpu_0_custom_instruction_master_multi_datab[26] => cpu_0_fpoint_s1_datab[26].DATAIN
cpu_0_custom_instruction_master_multi_datab[27] => cpu_0_fpoint_s1_datab[27].DATAIN
cpu_0_custom_instruction_master_multi_datab[28] => cpu_0_fpoint_s1_datab[28].DATAIN
cpu_0_custom_instruction_master_multi_datab[29] => cpu_0_fpoint_s1_datab[29].DATAIN
cpu_0_custom_instruction_master_multi_datab[30] => cpu_0_fpoint_s1_datab[30].DATAIN
cpu_0_custom_instruction_master_multi_datab[31] => cpu_0_fpoint_s1_datab[31].DATAIN
cpu_0_custom_instruction_master_multi_n[0] => cpu_0_fpoint_s1_n[0].DATAIN
cpu_0_custom_instruction_master_multi_n[1] => cpu_0_fpoint_s1_n[1].DATAIN
cpu_0_custom_instruction_master_multi_n[2] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[3] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[4] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[5] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[6] => ~NO_FANOUT~
cpu_0_custom_instruction_master_multi_n[7] => ~NO_FANOUT~
cpu_0_custom_instruction_master_start_cpu_0_fpoint_s1 => cpu_0_fpoint_s1_start.DATAIN
cpu_0_fpoint_s1_done => cpu_0_fpoint_s1_done_from_sa.DATAIN
cpu_0_fpoint_s1_result[0] => cpu_0_fpoint_s1_result_from_sa[0].DATAIN
cpu_0_fpoint_s1_result[1] => cpu_0_fpoint_s1_result_from_sa[1].DATAIN
cpu_0_fpoint_s1_result[2] => cpu_0_fpoint_s1_result_from_sa[2].DATAIN
cpu_0_fpoint_s1_result[3] => cpu_0_fpoint_s1_result_from_sa[3].DATAIN
cpu_0_fpoint_s1_result[4] => cpu_0_fpoint_s1_result_from_sa[4].DATAIN
cpu_0_fpoint_s1_result[5] => cpu_0_fpoint_s1_result_from_sa[5].DATAIN
cpu_0_fpoint_s1_result[6] => cpu_0_fpoint_s1_result_from_sa[6].DATAIN
cpu_0_fpoint_s1_result[7] => cpu_0_fpoint_s1_result_from_sa[7].DATAIN
cpu_0_fpoint_s1_result[8] => cpu_0_fpoint_s1_result_from_sa[8].DATAIN
cpu_0_fpoint_s1_result[9] => cpu_0_fpoint_s1_result_from_sa[9].DATAIN
cpu_0_fpoint_s1_result[10] => cpu_0_fpoint_s1_result_from_sa[10].DATAIN
cpu_0_fpoint_s1_result[11] => cpu_0_fpoint_s1_result_from_sa[11].DATAIN
cpu_0_fpoint_s1_result[12] => cpu_0_fpoint_s1_result_from_sa[12].DATAIN
cpu_0_fpoint_s1_result[13] => cpu_0_fpoint_s1_result_from_sa[13].DATAIN
cpu_0_fpoint_s1_result[14] => cpu_0_fpoint_s1_result_from_sa[14].DATAIN
cpu_0_fpoint_s1_result[15] => cpu_0_fpoint_s1_result_from_sa[15].DATAIN
cpu_0_fpoint_s1_result[16] => cpu_0_fpoint_s1_result_from_sa[16].DATAIN
cpu_0_fpoint_s1_result[17] => cpu_0_fpoint_s1_result_from_sa[17].DATAIN
cpu_0_fpoint_s1_result[18] => cpu_0_fpoint_s1_result_from_sa[18].DATAIN
cpu_0_fpoint_s1_result[19] => cpu_0_fpoint_s1_result_from_sa[19].DATAIN
cpu_0_fpoint_s1_result[20] => cpu_0_fpoint_s1_result_from_sa[20].DATAIN
cpu_0_fpoint_s1_result[21] => cpu_0_fpoint_s1_result_from_sa[21].DATAIN
cpu_0_fpoint_s1_result[22] => cpu_0_fpoint_s1_result_from_sa[22].DATAIN
cpu_0_fpoint_s1_result[23] => cpu_0_fpoint_s1_result_from_sa[23].DATAIN
cpu_0_fpoint_s1_result[24] => cpu_0_fpoint_s1_result_from_sa[24].DATAIN
cpu_0_fpoint_s1_result[25] => cpu_0_fpoint_s1_result_from_sa[25].DATAIN
cpu_0_fpoint_s1_result[26] => cpu_0_fpoint_s1_result_from_sa[26].DATAIN
cpu_0_fpoint_s1_result[27] => cpu_0_fpoint_s1_result_from_sa[27].DATAIN
cpu_0_fpoint_s1_result[28] => cpu_0_fpoint_s1_result_from_sa[28].DATAIN
cpu_0_fpoint_s1_result[29] => cpu_0_fpoint_s1_result_from_sa[29].DATAIN
cpu_0_fpoint_s1_result[30] => cpu_0_fpoint_s1_result_from_sa[30].DATAIN
cpu_0_fpoint_s1_result[31] => cpu_0_fpoint_s1_result_from_sa[31].DATAIN
cpu_0_fpoint_s1_select => ~NO_FANOUT~
reset_n => cpu_0_fpoint_s1_reset.DATAIN
cpu_0_fpoint_s1_clk_en <= cpu_0_custom_instruction_master_multi_clk_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[0] <= cpu_0_custom_instruction_master_multi_dataa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[1] <= cpu_0_custom_instruction_master_multi_dataa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[2] <= cpu_0_custom_instruction_master_multi_dataa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[3] <= cpu_0_custom_instruction_master_multi_dataa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[4] <= cpu_0_custom_instruction_master_multi_dataa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[5] <= cpu_0_custom_instruction_master_multi_dataa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[6] <= cpu_0_custom_instruction_master_multi_dataa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[7] <= cpu_0_custom_instruction_master_multi_dataa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[8] <= cpu_0_custom_instruction_master_multi_dataa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[9] <= cpu_0_custom_instruction_master_multi_dataa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[10] <= cpu_0_custom_instruction_master_multi_dataa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[11] <= cpu_0_custom_instruction_master_multi_dataa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[12] <= cpu_0_custom_instruction_master_multi_dataa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[13] <= cpu_0_custom_instruction_master_multi_dataa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[14] <= cpu_0_custom_instruction_master_multi_dataa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[15] <= cpu_0_custom_instruction_master_multi_dataa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[16] <= cpu_0_custom_instruction_master_multi_dataa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[17] <= cpu_0_custom_instruction_master_multi_dataa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[18] <= cpu_0_custom_instruction_master_multi_dataa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[19] <= cpu_0_custom_instruction_master_multi_dataa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[20] <= cpu_0_custom_instruction_master_multi_dataa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[21] <= cpu_0_custom_instruction_master_multi_dataa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[22] <= cpu_0_custom_instruction_master_multi_dataa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[23] <= cpu_0_custom_instruction_master_multi_dataa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[24] <= cpu_0_custom_instruction_master_multi_dataa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[25] <= cpu_0_custom_instruction_master_multi_dataa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[26] <= cpu_0_custom_instruction_master_multi_dataa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[27] <= cpu_0_custom_instruction_master_multi_dataa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[28] <= cpu_0_custom_instruction_master_multi_dataa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[29] <= cpu_0_custom_instruction_master_multi_dataa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[30] <= cpu_0_custom_instruction_master_multi_dataa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_dataa[31] <= cpu_0_custom_instruction_master_multi_dataa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[0] <= cpu_0_custom_instruction_master_multi_datab[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[1] <= cpu_0_custom_instruction_master_multi_datab[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[2] <= cpu_0_custom_instruction_master_multi_datab[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[3] <= cpu_0_custom_instruction_master_multi_datab[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[4] <= cpu_0_custom_instruction_master_multi_datab[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[5] <= cpu_0_custom_instruction_master_multi_datab[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[6] <= cpu_0_custom_instruction_master_multi_datab[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[7] <= cpu_0_custom_instruction_master_multi_datab[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[8] <= cpu_0_custom_instruction_master_multi_datab[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[9] <= cpu_0_custom_instruction_master_multi_datab[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[10] <= cpu_0_custom_instruction_master_multi_datab[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[11] <= cpu_0_custom_instruction_master_multi_datab[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[12] <= cpu_0_custom_instruction_master_multi_datab[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[13] <= cpu_0_custom_instruction_master_multi_datab[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[14] <= cpu_0_custom_instruction_master_multi_datab[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[15] <= cpu_0_custom_instruction_master_multi_datab[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[16] <= cpu_0_custom_instruction_master_multi_datab[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[17] <= cpu_0_custom_instruction_master_multi_datab[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[18] <= cpu_0_custom_instruction_master_multi_datab[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[19] <= cpu_0_custom_instruction_master_multi_datab[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[20] <= cpu_0_custom_instruction_master_multi_datab[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[21] <= cpu_0_custom_instruction_master_multi_datab[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[22] <= cpu_0_custom_instruction_master_multi_datab[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[23] <= cpu_0_custom_instruction_master_multi_datab[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[24] <= cpu_0_custom_instruction_master_multi_datab[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[25] <= cpu_0_custom_instruction_master_multi_datab[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[26] <= cpu_0_custom_instruction_master_multi_datab[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[27] <= cpu_0_custom_instruction_master_multi_datab[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[28] <= cpu_0_custom_instruction_master_multi_datab[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[29] <= cpu_0_custom_instruction_master_multi_datab[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[30] <= cpu_0_custom_instruction_master_multi_datab[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_datab[31] <= cpu_0_custom_instruction_master_multi_datab[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_done_from_sa <= cpu_0_fpoint_s1_done.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_n[0] <= cpu_0_custom_instruction_master_multi_n[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_n[1] <= cpu_0_custom_instruction_master_multi_n[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[0] <= cpu_0_fpoint_s1_result[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[1] <= cpu_0_fpoint_s1_result[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[2] <= cpu_0_fpoint_s1_result[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[3] <= cpu_0_fpoint_s1_result[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[4] <= cpu_0_fpoint_s1_result[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[5] <= cpu_0_fpoint_s1_result[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[6] <= cpu_0_fpoint_s1_result[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[7] <= cpu_0_fpoint_s1_result[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[8] <= cpu_0_fpoint_s1_result[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[9] <= cpu_0_fpoint_s1_result[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[10] <= cpu_0_fpoint_s1_result[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[11] <= cpu_0_fpoint_s1_result[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[12] <= cpu_0_fpoint_s1_result[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[13] <= cpu_0_fpoint_s1_result[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[14] <= cpu_0_fpoint_s1_result[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[15] <= cpu_0_fpoint_s1_result[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[16] <= cpu_0_fpoint_s1_result[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[17] <= cpu_0_fpoint_s1_result[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[18] <= cpu_0_fpoint_s1_result[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[19] <= cpu_0_fpoint_s1_result[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[20] <= cpu_0_fpoint_s1_result[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[21] <= cpu_0_fpoint_s1_result[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[22] <= cpu_0_fpoint_s1_result[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[23] <= cpu_0_fpoint_s1_result[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[24] <= cpu_0_fpoint_s1_result[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[25] <= cpu_0_fpoint_s1_result[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[26] <= cpu_0_fpoint_s1_result[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[27] <= cpu_0_fpoint_s1_result[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[28] <= cpu_0_fpoint_s1_result[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[29] <= cpu_0_fpoint_s1_result[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[30] <= cpu_0_fpoint_s1_result[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_result_from_sa[31] <= cpu_0_fpoint_s1_result[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_fpoint_s1_start <= cpu_0_custom_instruction_master_start_cpu_0_fpoint_s1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint
clk => clk~0.IN2
clk_en => clk_en~0.IN2
dataa[0] => dataa_regout~63.DATAB
dataa[1] => dataa_regout~62.DATAB
dataa[2] => dataa_regout~61.DATAB
dataa[3] => dataa_regout~60.DATAB
dataa[4] => dataa_regout~59.DATAB
dataa[5] => dataa_regout~58.DATAB
dataa[6] => dataa_regout~57.DATAB
dataa[7] => dataa_regout~56.DATAB
dataa[8] => dataa_regout~55.DATAB
dataa[9] => dataa_regout~54.DATAB
dataa[10] => dataa_regout~53.DATAB
dataa[11] => dataa_regout~52.DATAB
dataa[12] => dataa_regout~51.DATAB
dataa[13] => dataa_regout~50.DATAB
dataa[14] => dataa_regout~49.DATAB
dataa[15] => dataa_regout~48.DATAB
dataa[16] => dataa_regout~47.DATAB
dataa[17] => dataa_regout~46.DATAB
dataa[18] => dataa_regout~45.DATAB
dataa[19] => dataa_regout~44.DATAB
dataa[20] => dataa_regout~43.DATAB
dataa[21] => dataa_regout~42.DATAB
dataa[22] => dataa_regout~41.DATAB
dataa[23] => dataa_regout~40.DATAB
dataa[24] => dataa_regout~39.DATAB
dataa[25] => dataa_regout~38.DATAB
dataa[26] => dataa_regout~37.DATAB
dataa[27] => dataa_regout~36.DATAB
dataa[28] => dataa_regout~35.DATAB
dataa[29] => dataa_regout~34.DATAB
dataa[30] => dataa_regout~33.DATAB
dataa[31] => dataa_regout~32.DATAB
datab[0] => datab_regout~63.DATAB
datab[1] => datab_regout~62.DATAB
datab[2] => datab_regout~61.DATAB
datab[3] => datab_regout~60.DATAB
datab[4] => datab_regout~59.DATAB
datab[5] => datab_regout~58.DATAB
datab[6] => datab_regout~57.DATAB
datab[7] => datab_regout~56.DATAB
datab[8] => datab_regout~55.DATAB
datab[9] => datab_regout~54.DATAB
datab[10] => datab_regout~53.DATAB
datab[11] => datab_regout~52.DATAB
datab[12] => datab_regout~51.DATAB
datab[13] => datab_regout~50.DATAB
datab[14] => datab_regout~49.DATAB
datab[15] => datab_regout~48.DATAB
datab[16] => datab_regout~47.DATAB
datab[17] => datab_regout~46.DATAB
datab[18] => datab_regout~45.DATAB
datab[19] => datab_regout~44.DATAB
datab[20] => datab_regout~43.DATAB
datab[21] => datab_regout~42.DATAB
datab[22] => datab_regout~41.DATAB
datab[23] => datab_regout~40.DATAB
datab[24] => datab_regout~39.DATAB
datab[25] => datab_regout~38.DATAB
datab[26] => datab_regout~37.DATAB
datab[27] => datab_regout~36.DATAB
datab[28] => datab_regout~35.DATAB
datab[29] => datab_regout~34.DATAB
datab[30] => datab_regout~33.DATAB
datab[31] => datab_regout~32.DATAB
n[0] => add_sub.IN1
n[1] => Equal0.IN30
reset => reset~0.IN2
start => done~1.IN0
start => counter_in[0].OUTPUTSELECT
start => counter_in[1].OUTPUTSELECT
start => counter_in[2].OUTPUTSELECT
start => counter_in[3].OUTPUTSELECT
done <= done~1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result~31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result~30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result~29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result~28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result~27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result~26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result~25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result~24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result~23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result~22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result~21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result~20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result~19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result~18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result~17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result~16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result~15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result~14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result~13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result~12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result~11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result~10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result~9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result~8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result~7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result~6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result~5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result~4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result~3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result~2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result~1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult
aclr => aclr~0.IN2
clk_en => clk_en~0.IN2
clock => clock~0.IN2
dataa[0] => dataa[0]~30.IN1
dataa[1] => dataa[1]~28.IN1
dataa[2] => dataa[2]~27.IN1
dataa[3] => dataa[3]~26.IN1
dataa[4] => dataa[4]~25.IN1
dataa[5] => dataa[5]~24.IN1
dataa[6] => dataa[6]~23.IN1
dataa[7] => dataa[7]~22.IN1
dataa[8] => dataa[8]~21.IN1
dataa[9] => dataa[9]~20.IN1
dataa[10] => dataa[10]~19.IN1
dataa[11] => dataa[11]~29.IN1
dataa[12] => dataa[12]~18.IN1
dataa[13] => dataa[13]~17.IN1
dataa[14] => dataa[14]~16.IN1
dataa[15] => dataa[15]~15.IN1
dataa[16] => dataa[16]~14.IN1
dataa[17] => dataa[17]~13.IN1
dataa[18] => dataa[18]~12.IN1
dataa[19] => dataa[19]~11.IN1
dataa[20] => dataa[20]~10.IN1
dataa[21] => dataa[21]~9.IN1
dataa[22] => dataa[22]~8.IN1
dataa[23] => dataa[23]~7.IN1
dataa[24] => dataa[24]~6.IN1
dataa[25] => dataa[25]~5.IN1
dataa[26] => dataa[26]~4.IN1
dataa[27] => dataa[27]~3.IN1
dataa[28] => dataa[28]~2.IN1
dataa[29] => dataa[29]~1.IN1
dataa[30] => dataa[30]~0.IN1
dataa[31] => sign_node_ff0~0.IN0
datab[0] => datab[0]~30.IN1
datab[1] => datab[1]~28.IN1
datab[2] => datab[2]~27.IN1
datab[3] => datab[3]~26.IN1
datab[4] => datab[4]~25.IN1
datab[5] => datab[5]~24.IN1
datab[6] => datab[6]~23.IN1
datab[7] => datab[7]~22.IN1
datab[8] => datab[8]~21.IN1
datab[9] => datab[9]~20.IN1
datab[10] => datab[10]~19.IN1
datab[11] => datab[11]~29.IN1
datab[12] => datab[12]~18.IN1
datab[13] => datab[13]~17.IN1
datab[14] => datab[14]~16.IN1
datab[15] => datab[15]~15.IN1
datab[16] => datab[16]~14.IN1
datab[17] => datab[17]~13.IN1
datab[18] => datab[18]~12.IN1
datab[19] => datab[19]~11.IN1
datab[20] => datab[20]~10.IN1
datab[21] => datab[21]~9.IN1
datab[22] => datab[22]~8.IN1
datab[23] => datab[23]~7.IN1
datab[24] => datab[24]~6.IN1
datab[25] => datab[25]~5.IN1
datab[26] => datab[26]~4.IN1
datab[27] => datab[27]~3.IN1
datab[28] => datab[28]~2.IN1
datab[29] => datab[29]~1.IN1
datab[30] => datab[30]~0.IN1
datab[31] => sign_node_ff0~0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff9[0].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_fjd:auto_generated.dataa[0]
dataa[1] => add_sub_fjd:auto_generated.dataa[1]
dataa[2] => add_sub_fjd:auto_generated.dataa[2]
dataa[3] => add_sub_fjd:auto_generated.dataa[3]
dataa[4] => add_sub_fjd:auto_generated.dataa[4]
dataa[5] => add_sub_fjd:auto_generated.dataa[5]
dataa[6] => add_sub_fjd:auto_generated.dataa[6]
dataa[7] => add_sub_fjd:auto_generated.dataa[7]
dataa[8] => add_sub_fjd:auto_generated.dataa[8]
datab[0] => add_sub_fjd:auto_generated.datab[0]
datab[1] => add_sub_fjd:auto_generated.datab[1]
datab[2] => add_sub_fjd:auto_generated.datab[2]
datab[3] => add_sub_fjd:auto_generated.datab[3]
datab[4] => add_sub_fjd:auto_generated.datab[4]
datab[5] => add_sub_fjd:auto_generated.datab[5]
datab[6] => add_sub_fjd:auto_generated.datab[6]
datab[7] => add_sub_fjd:auto_generated.datab[7]
datab[8] => add_sub_fjd:auto_generated.datab[8]
cin => add_sub_fjd:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_fjd:auto_generated.clock
aclr => add_sub_fjd:auto_generated.aclr
clken => add_sub_fjd:auto_generated.clken
result[0] <= add_sub_fjd:auto_generated.result[0]
result[1] <= add_sub_fjd:auto_generated.result[1]
result[2] <= add_sub_fjd:auto_generated.result[2]
result[3] <= add_sub_fjd:auto_generated.result[3]
result[4] <= add_sub_fjd:auto_generated.result[4]
result[5] <= add_sub_fjd:auto_generated.result[5]
result[6] <= add_sub_fjd:auto_generated.result[6]
result[7] <= add_sub_fjd:auto_generated.result[7]
result[8] <= add_sub_fjd:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_r3c:auto_generated.dataa[0]
dataa[1] => add_sub_r3c:auto_generated.dataa[1]
dataa[2] => add_sub_r3c:auto_generated.dataa[2]
dataa[3] => add_sub_r3c:auto_generated.dataa[3]
dataa[4] => add_sub_r3c:auto_generated.dataa[4]
dataa[5] => add_sub_r3c:auto_generated.dataa[5]
dataa[6] => add_sub_r3c:auto_generated.dataa[6]
dataa[7] => add_sub_r3c:auto_generated.dataa[7]
dataa[8] => add_sub_r3c:auto_generated.dataa[8]
dataa[9] => add_sub_r3c:auto_generated.dataa[9]
datab[0] => add_sub_r3c:auto_generated.datab[0]
datab[1] => add_sub_r3c:auto_generated.datab[1]
datab[2] => add_sub_r3c:auto_generated.datab[2]
datab[3] => add_sub_r3c:auto_generated.datab[3]
datab[4] => add_sub_r3c:auto_generated.datab[4]
datab[5] => add_sub_r3c:auto_generated.datab[5]
datab[6] => add_sub_r3c:auto_generated.datab[6]
datab[7] => add_sub_r3c:auto_generated.datab[7]
datab[8] => add_sub_r3c:auto_generated.datab[8]
datab[9] => add_sub_r3c:auto_generated.datab[9]
cin => add_sub_r3c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r3c:auto_generated.result[0]
result[1] <= add_sub_r3c:auto_generated.result[1]
result[2] <= add_sub_r3c:auto_generated.result[2]
result[3] <= add_sub_r3c:auto_generated.result[3]
result[4] <= add_sub_r3c:auto_generated.result[4]
result[5] <= add_sub_r3c:auto_generated.result[5]
result[6] <= add_sub_r3c:auto_generated.result[6]
result[7] <= add_sub_r3c:auto_generated.result[7]
result[8] <= add_sub_r3c:auto_generated.result[8]
result[9] <= add_sub_r3c:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_r3c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
dataa[0] => add_sub_7pb:auto_generated.dataa[0]
dataa[1] => add_sub_7pb:auto_generated.dataa[1]
dataa[2] => add_sub_7pb:auto_generated.dataa[2]
dataa[3] => add_sub_7pb:auto_generated.dataa[3]
dataa[4] => add_sub_7pb:auto_generated.dataa[4]
dataa[5] => add_sub_7pb:auto_generated.dataa[5]
dataa[6] => add_sub_7pb:auto_generated.dataa[6]
dataa[7] => add_sub_7pb:auto_generated.dataa[7]
dataa[8] => add_sub_7pb:auto_generated.dataa[8]
dataa[9] => add_sub_7pb:auto_generated.dataa[9]
dataa[10] => add_sub_7pb:auto_generated.dataa[10]
dataa[11] => add_sub_7pb:auto_generated.dataa[11]
dataa[12] => add_sub_7pb:auto_generated.dataa[12]
dataa[13] => add_sub_7pb:auto_generated.dataa[13]
dataa[14] => add_sub_7pb:auto_generated.dataa[14]
dataa[15] => add_sub_7pb:auto_generated.dataa[15]
dataa[16] => add_sub_7pb:auto_generated.dataa[16]
dataa[17] => add_sub_7pb:auto_generated.dataa[17]
dataa[18] => add_sub_7pb:auto_generated.dataa[18]
dataa[19] => add_sub_7pb:auto_generated.dataa[19]
dataa[20] => add_sub_7pb:auto_generated.dataa[20]
dataa[21] => add_sub_7pb:auto_generated.dataa[21]
dataa[22] => add_sub_7pb:auto_generated.dataa[22]
dataa[23] => add_sub_7pb:auto_generated.dataa[23]
dataa[24] => add_sub_7pb:auto_generated.dataa[24]
datab[0] => add_sub_7pb:auto_generated.datab[0]
datab[1] => add_sub_7pb:auto_generated.datab[1]
datab[2] => add_sub_7pb:auto_generated.datab[2]
datab[3] => add_sub_7pb:auto_generated.datab[3]
datab[4] => add_sub_7pb:auto_generated.datab[4]
datab[5] => add_sub_7pb:auto_generated.datab[5]
datab[6] => add_sub_7pb:auto_generated.datab[6]
datab[7] => add_sub_7pb:auto_generated.datab[7]
datab[8] => add_sub_7pb:auto_generated.datab[8]
datab[9] => add_sub_7pb:auto_generated.datab[9]
datab[10] => add_sub_7pb:auto_generated.datab[10]
datab[11] => add_sub_7pb:auto_generated.datab[11]
datab[12] => add_sub_7pb:auto_generated.datab[12]
datab[13] => add_sub_7pb:auto_generated.datab[13]
datab[14] => add_sub_7pb:auto_generated.datab[14]
datab[15] => add_sub_7pb:auto_generated.datab[15]
datab[16] => add_sub_7pb:auto_generated.datab[16]
datab[17] => add_sub_7pb:auto_generated.datab[17]
datab[18] => add_sub_7pb:auto_generated.datab[18]
datab[19] => add_sub_7pb:auto_generated.datab[19]
datab[20] => add_sub_7pb:auto_generated.datab[20]
datab[21] => add_sub_7pb:auto_generated.datab[21]
datab[22] => add_sub_7pb:auto_generated.datab[22]
datab[23] => add_sub_7pb:auto_generated.datab[23]
datab[24] => add_sub_7pb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7pb:auto_generated.result[0]
result[1] <= add_sub_7pb:auto_generated.result[1]
result[2] <= add_sub_7pb:auto_generated.result[2]
result[3] <= add_sub_7pb:auto_generated.result[3]
result[4] <= add_sub_7pb:auto_generated.result[4]
result[5] <= add_sub_7pb:auto_generated.result[5]
result[6] <= add_sub_7pb:auto_generated.result[6]
result[7] <= add_sub_7pb:auto_generated.result[7]
result[8] <= add_sub_7pb:auto_generated.result[8]
result[9] <= add_sub_7pb:auto_generated.result[9]
result[10] <= add_sub_7pb:auto_generated.result[10]
result[11] <= add_sub_7pb:auto_generated.result[11]
result[12] <= add_sub_7pb:auto_generated.result[12]
result[13] <= add_sub_7pb:auto_generated.result[13]
result[14] <= add_sub_7pb:auto_generated.result[14]
result[15] <= add_sub_7pb:auto_generated.result[15]
result[16] <= add_sub_7pb:auto_generated.result[16]
result[17] <= add_sub_7pb:auto_generated.result[17]
result[18] <= add_sub_7pb:auto_generated.result[18]
result[19] <= add_sub_7pb:auto_generated.result[19]
result[20] <= add_sub_7pb:auto_generated.result[20]
result[21] <= add_sub_7pb:auto_generated.result[21]
result[22] <= add_sub_7pb:auto_generated.result[22]
result[23] <= add_sub_7pb:auto_generated.result[23]
result[24] <= add_sub_7pb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_7pb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult
dataa[0] => mult_5ft:auto_generated.dataa[0]
dataa[1] => mult_5ft:auto_generated.dataa[1]
dataa[2] => mult_5ft:auto_generated.dataa[2]
dataa[3] => mult_5ft:auto_generated.dataa[3]
dataa[4] => mult_5ft:auto_generated.dataa[4]
dataa[5] => mult_5ft:auto_generated.dataa[5]
dataa[6] => mult_5ft:auto_generated.dataa[6]
dataa[7] => mult_5ft:auto_generated.dataa[7]
dataa[8] => mult_5ft:auto_generated.dataa[8]
dataa[9] => mult_5ft:auto_generated.dataa[9]
dataa[10] => mult_5ft:auto_generated.dataa[10]
dataa[11] => mult_5ft:auto_generated.dataa[11]
dataa[12] => mult_5ft:auto_generated.dataa[12]
dataa[13] => mult_5ft:auto_generated.dataa[13]
dataa[14] => mult_5ft:auto_generated.dataa[14]
dataa[15] => mult_5ft:auto_generated.dataa[15]
dataa[16] => mult_5ft:auto_generated.dataa[16]
dataa[17] => mult_5ft:auto_generated.dataa[17]
dataa[18] => mult_5ft:auto_generated.dataa[18]
dataa[19] => mult_5ft:auto_generated.dataa[19]
dataa[20] => mult_5ft:auto_generated.dataa[20]
dataa[21] => mult_5ft:auto_generated.dataa[21]
dataa[22] => mult_5ft:auto_generated.dataa[22]
dataa[23] => mult_5ft:auto_generated.dataa[23]
datab[0] => mult_5ft:auto_generated.datab[0]
datab[1] => mult_5ft:auto_generated.datab[1]
datab[2] => mult_5ft:auto_generated.datab[2]
datab[3] => mult_5ft:auto_generated.datab[3]
datab[4] => mult_5ft:auto_generated.datab[4]
datab[5] => mult_5ft:auto_generated.datab[5]
datab[6] => mult_5ft:auto_generated.datab[6]
datab[7] => mult_5ft:auto_generated.datab[7]
datab[8] => mult_5ft:auto_generated.datab[8]
datab[9] => mult_5ft:auto_generated.datab[9]
datab[10] => mult_5ft:auto_generated.datab[10]
datab[11] => mult_5ft:auto_generated.datab[11]
datab[12] => mult_5ft:auto_generated.datab[12]
datab[13] => mult_5ft:auto_generated.datab[13]
datab[14] => mult_5ft:auto_generated.datab[14]
datab[15] => mult_5ft:auto_generated.datab[15]
datab[16] => mult_5ft:auto_generated.datab[16]
datab[17] => mult_5ft:auto_generated.datab[17]
datab[18] => mult_5ft:auto_generated.datab[18]
datab[19] => mult_5ft:auto_generated.datab[19]
datab[20] => mult_5ft:auto_generated.datab[20]
datab[21] => mult_5ft:auto_generated.datab[21]
datab[22] => mult_5ft:auto_generated.datab[22]
datab[23] => mult_5ft:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_5ft:auto_generated.aclr
clock => mult_5ft:auto_generated.clock
clken => mult_5ft:auto_generated.clken
result[0] <= mult_5ft:auto_generated.result[0]
result[1] <= mult_5ft:auto_generated.result[1]
result[2] <= mult_5ft:auto_generated.result[2]
result[3] <= mult_5ft:auto_generated.result[3]
result[4] <= mult_5ft:auto_generated.result[4]
result[5] <= mult_5ft:auto_generated.result[5]
result[6] <= mult_5ft:auto_generated.result[6]
result[7] <= mult_5ft:auto_generated.result[7]
result[8] <= mult_5ft:auto_generated.result[8]
result[9] <= mult_5ft:auto_generated.result[9]
result[10] <= mult_5ft:auto_generated.result[10]
result[11] <= mult_5ft:auto_generated.result[11]
result[12] <= mult_5ft:auto_generated.result[12]
result[13] <= mult_5ft:auto_generated.result[13]
result[14] <= mult_5ft:auto_generated.result[14]
result[15] <= mult_5ft:auto_generated.result[15]
result[16] <= mult_5ft:auto_generated.result[16]
result[17] <= mult_5ft:auto_generated.result[17]
result[18] <= mult_5ft:auto_generated.result[18]
result[19] <= mult_5ft:auto_generated.result[19]
result[20] <= mult_5ft:auto_generated.result[20]
result[21] <= mult_5ft:auto_generated.result[21]
result[22] <= mult_5ft:auto_generated.result[22]
result[23] <= mult_5ft:auto_generated.result[23]
result[24] <= mult_5ft:auto_generated.result[24]
result[25] <= mult_5ft:auto_generated.result[25]
result[26] <= mult_5ft:auto_generated.result[26]
result[27] <= mult_5ft:auto_generated.result[27]
result[28] <= mult_5ft:auto_generated.result[28]
result[29] <= mult_5ft:auto_generated.result[29]
result[30] <= mult_5ft:auto_generated.result[30]
result[31] <= mult_5ft:auto_generated.result[31]
result[32] <= mult_5ft:auto_generated.result[32]
result[33] <= mult_5ft:auto_generated.result[33]
result[34] <= mult_5ft:auto_generated.result[34]
result[35] <= mult_5ft:auto_generated.result[35]
result[36] <= mult_5ft:auto_generated.result[36]
result[37] <= mult_5ft:auto_generated.result[37]
result[38] <= mult_5ft:auto_generated.result[38]
result[39] <= mult_5ft:auto_generated.result[39]
result[40] <= mult_5ft:auto_generated.result[40]
result[41] <= mult_5ft:auto_generated.result[41]
result[42] <= mult_5ft:auto_generated.result[42]
result[43] <= mult_5ft:auto_generated.result[43]
result[44] <= mult_5ft:auto_generated.result[44]
result[45] <= mult_5ft:auto_generated.result[45]
result[46] <= mult_5ft:auto_generated.result[46]
result[47] <= mult_5ft:auto_generated.result[47]


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub
aclr => aclr~0.IN10
add_sub => add_sub_dffe12.DATAIN
clk_en => clk_en~0.IN10
clock => clock~0.IN10
dataa[0] => aligned_dataa_man_w[2].IN0
dataa[0] => man_a_not_zero_w[1].IN1
dataa[1] => man_a_not_zero_w[1].IN0
dataa[1] => aligned_dataa_man_w[3].IN0
dataa[2] => man_a_not_zero_w[2].IN0
dataa[2] => aligned_dataa_man_w[4].IN0
dataa[3] => man_a_not_zero_w[3].IN0
dataa[3] => aligned_dataa_man_w[5].IN0
dataa[4] => man_a_not_zero_w[4].IN0
dataa[4] => aligned_dataa_man_w[6].IN0
dataa[5] => man_a_not_zero_w[5].IN0
dataa[5] => aligned_dataa_man_w[7].IN0
dataa[6] => man_a_not_zero_w[6].IN0
dataa[6] => aligned_dataa_man_w[8].IN0
dataa[7] => man_a_not_zero_w[7].IN0
dataa[7] => aligned_dataa_man_w[9].IN0
dataa[8] => man_a_not_zero_w[8].IN0
dataa[8] => aligned_dataa_man_w[10].IN0
dataa[9] => man_a_not_zero_w[9].IN0
dataa[9] => aligned_dataa_man_w[11].IN0
dataa[10] => man_a_not_zero_w[10].IN0
dataa[10] => aligned_dataa_man_w[12].IN0
dataa[11] => man_a_not_zero_w[11].IN0
dataa[11] => aligned_dataa_man_w[13].IN0
dataa[12] => man_a_not_zero_w[12].IN0
dataa[12] => aligned_dataa_man_w[14].IN0
dataa[13] => man_a_not_zero_w[13].IN0
dataa[13] => aligned_dataa_man_w[15].IN0
dataa[14] => man_a_not_zero_w[14].IN0
dataa[14] => aligned_dataa_man_w[16].IN0
dataa[15] => man_a_not_zero_w[15].IN0
dataa[15] => aligned_dataa_man_w[17].IN0
dataa[16] => man_a_not_zero_w[16].IN0
dataa[16] => aligned_dataa_man_w[18].IN0
dataa[17] => man_a_not_zero_w[17].IN0
dataa[17] => aligned_dataa_man_w[19].IN0
dataa[18] => man_a_not_zero_w[18].IN0
dataa[18] => aligned_dataa_man_w[20].IN0
dataa[19] => man_a_not_zero_w[19].IN0
dataa[19] => aligned_dataa_man_w[21].IN0
dataa[20] => man_a_not_zero_w[20].IN0
dataa[20] => aligned_dataa_man_w[22].IN0
dataa[21] => man_a_not_zero_w[21].IN0
dataa[21] => aligned_dataa_man_w[23].IN0
dataa[22] => man_a_not_zero_w[22].IN0
dataa[22] => aligned_dataa_man_w[24].IN0
dataa[23] => exp_a_not_zero_w[1].IN1
dataa[23] => exp_a_all_one_w[1].IN1
dataa[23] => aligned_dataa_exp_w~0.IN0
dataa[24] => aligned_dataa_exp_w~1.IN0
dataa[24] => exp_a_not_zero_w[1].IN0
dataa[24] => exp_a_all_one_w[1].IN0
dataa[25] => aligned_dataa_exp_w~2.IN0
dataa[25] => exp_a_not_zero_w[2].IN0
dataa[25] => exp_a_all_one_w[2].IN0
dataa[26] => aligned_dataa_exp_w~3.IN0
dataa[26] => exp_a_not_zero_w[3].IN0
dataa[26] => exp_a_all_one_w[3].IN0
dataa[27] => aligned_dataa_exp_w~4.IN0
dataa[27] => exp_a_not_zero_w[4].IN0
dataa[27] => exp_a_all_one_w[4].IN0
dataa[28] => aligned_dataa_exp_w~5.IN0
dataa[28] => exp_a_not_zero_w[5].IN0
dataa[28] => exp_a_all_one_w[5].IN0
dataa[29] => aligned_dataa_exp_w~6.IN0
dataa[29] => exp_a_not_zero_w[6].IN0
dataa[29] => exp_a_all_one_w[6].IN0
dataa[30] => aligned_dataa_exp_w~7.IN0
dataa[30] => exp_a_not_zero_w[7].IN0
dataa[30] => exp_a_all_one_w[7].IN0
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => aligned_datab_man_w[2].IN0
datab[0] => man_b_not_zero_w[1].IN1
datab[1] => man_b_not_zero_w[1].IN0
datab[1] => aligned_datab_man_w[3].IN0
datab[2] => man_b_not_zero_w[2].IN0
datab[2] => aligned_datab_man_w[4].IN0
datab[3] => man_b_not_zero_w[3].IN0
datab[3] => aligned_datab_man_w[5].IN0
datab[4] => man_b_not_zero_w[4].IN0
datab[4] => aligned_datab_man_w[6].IN0
datab[5] => man_b_not_zero_w[5].IN0
datab[5] => aligned_datab_man_w[7].IN0
datab[6] => man_b_not_zero_w[6].IN0
datab[6] => aligned_datab_man_w[8].IN0
datab[7] => man_b_not_zero_w[7].IN0
datab[7] => aligned_datab_man_w[9].IN0
datab[8] => man_b_not_zero_w[8].IN0
datab[8] => aligned_datab_man_w[10].IN0
datab[9] => man_b_not_zero_w[9].IN0
datab[9] => aligned_datab_man_w[11].IN0
datab[10] => man_b_not_zero_w[10].IN0
datab[10] => aligned_datab_man_w[12].IN0
datab[11] => man_b_not_zero_w[11].IN0
datab[11] => aligned_datab_man_w[13].IN0
datab[12] => man_b_not_zero_w[12].IN0
datab[12] => aligned_datab_man_w[14].IN0
datab[13] => man_b_not_zero_w[13].IN0
datab[13] => aligned_datab_man_w[15].IN0
datab[14] => man_b_not_zero_w[14].IN0
datab[14] => aligned_datab_man_w[16].IN0
datab[15] => man_b_not_zero_w[15].IN0
datab[15] => aligned_datab_man_w[17].IN0
datab[16] => man_b_not_zero_w[16].IN0
datab[16] => aligned_datab_man_w[18].IN0
datab[17] => man_b_not_zero_w[17].IN0
datab[17] => aligned_datab_man_w[19].IN0
datab[18] => man_b_not_zero_w[18].IN0
datab[18] => aligned_datab_man_w[20].IN0
datab[19] => man_b_not_zero_w[19].IN0
datab[19] => aligned_datab_man_w[21].IN0
datab[20] => man_b_not_zero_w[20].IN0
datab[20] => aligned_datab_man_w[22].IN0
datab[21] => man_b_not_zero_w[21].IN0
datab[21] => aligned_datab_man_w[23].IN0
datab[22] => man_b_not_zero_w[22].IN0
datab[22] => aligned_datab_man_w[24].IN0
datab[23] => exp_b_not_zero_w[1].IN1
datab[23] => exp_b_all_one_w[1].IN1
datab[23] => aligned_datab_exp_w~0.IN0
datab[24] => aligned_datab_exp_w~1.IN0
datab[24] => exp_b_not_zero_w[1].IN0
datab[24] => exp_b_all_one_w[1].IN0
datab[25] => aligned_datab_exp_w~2.IN0
datab[25] => exp_b_not_zero_w[2].IN0
datab[25] => exp_b_all_one_w[2].IN0
datab[26] => aligned_datab_exp_w~3.IN0
datab[26] => exp_b_not_zero_w[3].IN0
datab[26] => exp_b_all_one_w[3].IN0
datab[27] => aligned_datab_exp_w~4.IN0
datab[27] => exp_b_not_zero_w[4].IN0
datab[27] => exp_b_all_one_w[4].IN0
datab[28] => aligned_datab_exp_w~5.IN0
datab[28] => exp_b_not_zero_w[5].IN0
datab[28] => exp_b_all_one_w[5].IN0
datab[29] => aligned_datab_exp_w~6.IN0
datab[29] => exp_b_not_zero_w[6].IN0
datab[29] => exp_b_all_one_w[6].IN0
datab[30] => aligned_datab_exp_w~7.IN0
datab[30] => exp_b_not_zero_w[7].IN0
datab[30] => exp_b_all_one_w[7].IN0
datab[31] => aligned_datab_sign_dffe12.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_0ig:lbarrel_shift
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[0].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[0].CLK
data[0] => smux_w~203.IN1
data[0] => smux_w~178.IN1
data[1] => smux_w~204.IN1
data[1] => smux_w~179.IN1
data[2] => smux_w~205.IN1
data[2] => smux_w~180.IN1
data[3] => smux_w~206.IN1
data[3] => smux_w~181.IN1
data[4] => smux_w~207.IN1
data[4] => smux_w~182.IN1
data[5] => smux_w~208.IN1
data[5] => smux_w~183.IN1
data[6] => smux_w~209.IN1
data[6] => smux_w~184.IN1
data[7] => smux_w~210.IN1
data[7] => smux_w~185.IN1
data[8] => smux_w~211.IN1
data[8] => smux_w~186.IN1
data[9] => smux_w~212.IN1
data[9] => smux_w~187.IN1
data[10] => smux_w~213.IN1
data[10] => smux_w~188.IN1
data[11] => smux_w~214.IN1
data[11] => smux_w~189.IN1
data[12] => smux_w~215.IN1
data[12] => smux_w~190.IN1
data[13] => smux_w~216.IN1
data[13] => smux_w~191.IN1
data[14] => smux_w~217.IN1
data[14] => smux_w~192.IN1
data[15] => smux_w~218.IN1
data[15] => smux_w~193.IN1
data[16] => smux_w~219.IN1
data[16] => smux_w~194.IN1
data[17] => smux_w~220.IN1
data[17] => smux_w~195.IN1
data[18] => smux_w~221.IN1
data[18] => smux_w~196.IN1
data[19] => smux_w~222.IN1
data[19] => smux_w~197.IN1
data[20] => smux_w~223.IN1
data[20] => smux_w~198.IN1
data[21] => smux_w~224.IN1
data[21] => smux_w~199.IN1
data[22] => smux_w~225.IN1
data[22] => smux_w~200.IN1
data[23] => smux_w~226.IN1
data[23] => smux_w~201.IN1
data[24] => smux_w~227.IN1
data[24] => smux_w~202.IN1
data[25] => smux_w~228.IN1
distance[0] => smux_w~178.IN0
distance[0] => smux_w~179.IN0
distance[0] => smux_w~180.IN0
distance[0] => smux_w~181.IN0
distance[0] => smux_w~182.IN0
distance[0] => smux_w~183.IN0
distance[0] => smux_w~184.IN0
distance[0] => smux_w~185.IN0
distance[0] => smux_w~186.IN0
distance[0] => smux_w~187.IN0
distance[0] => smux_w~188.IN0
distance[0] => smux_w~189.IN0
distance[0] => smux_w~190.IN0
distance[0] => smux_w~191.IN0
distance[0] => smux_w~192.IN0
distance[0] => smux_w~193.IN0
distance[0] => smux_w~194.IN0
distance[0] => smux_w~195.IN0
distance[0] => smux_w~196.IN0
distance[0] => smux_w~197.IN0
distance[0] => smux_w~198.IN0
distance[0] => smux_w~199.IN0
distance[0] => smux_w~200.IN0
distance[0] => smux_w~201.IN0
distance[0] => smux_w~202.IN0
distance[0] => smux_w~228.IN0
distance[0] => smux_w~227.IN0
distance[0] => smux_w~226.IN0
distance[0] => smux_w~225.IN0
distance[0] => smux_w~224.IN0
distance[0] => smux_w~223.IN0
distance[0] => smux_w~222.IN0
distance[0] => smux_w~221.IN0
distance[0] => smux_w~220.IN0
distance[0] => smux_w~219.IN0
distance[0] => smux_w~218.IN0
distance[0] => smux_w~217.IN0
distance[0] => smux_w~216.IN0
distance[0] => smux_w~215.IN0
distance[0] => smux_w~214.IN0
distance[0] => smux_w~213.IN0
distance[0] => smux_w~212.IN0
distance[0] => smux_w~211.IN0
distance[0] => smux_w~210.IN0
distance[0] => smux_w~209.IN0
distance[0] => smux_w~208.IN0
distance[0] => smux_w~207.IN0
distance[0] => smux_w~206.IN0
distance[0] => smux_w~205.IN0
distance[0] => smux_w~204.IN0
distance[0] => smux_w~203.IN0
distance[1] => smux_w~128.IN0
distance[1] => smux_w~129.IN0
distance[1] => smux_w~130.IN0
distance[1] => smux_w~131.IN0
distance[1] => smux_w~132.IN0
distance[1] => smux_w~133.IN0
distance[1] => smux_w~134.IN0
distance[1] => smux_w~135.IN0
distance[1] => smux_w~136.IN0
distance[1] => smux_w~137.IN0
distance[1] => smux_w~138.IN0
distance[1] => smux_w~139.IN0
distance[1] => smux_w~140.IN0
distance[1] => smux_w~141.IN0
distance[1] => smux_w~142.IN0
distance[1] => smux_w~143.IN0
distance[1] => smux_w~144.IN0
distance[1] => smux_w~145.IN0
distance[1] => smux_w~146.IN0
distance[1] => smux_w~147.IN0
distance[1] => smux_w~148.IN0
distance[1] => smux_w~149.IN0
distance[1] => smux_w~150.IN0
distance[1] => smux_w~151.IN0
distance[1] => smux_w~177.IN0
distance[1] => smux_w~176.IN0
distance[1] => smux_w~175.IN0
distance[1] => smux_w~174.IN0
distance[1] => smux_w~173.IN0
distance[1] => smux_w~172.IN0
distance[1] => smux_w~171.IN0
distance[1] => smux_w~170.IN0
distance[1] => smux_w~169.IN0
distance[1] => smux_w~168.IN0
distance[1] => smux_w~167.IN0
distance[1] => smux_w~166.IN0
distance[1] => smux_w~165.IN0
distance[1] => smux_w~164.IN0
distance[1] => smux_w~163.IN0
distance[1] => smux_w~162.IN0
distance[1] => smux_w~161.IN0
distance[1] => smux_w~160.IN0
distance[1] => smux_w~159.IN0
distance[1] => smux_w~158.IN0
distance[1] => smux_w~157.IN0
distance[1] => smux_w~156.IN0
distance[1] => smux_w~155.IN0
distance[1] => smux_w~154.IN0
distance[1] => smux_w~153.IN0
distance[1] => smux_w~152.IN0
distance[2] => smux_w~80.IN0
distance[2] => smux_w~81.IN0
distance[2] => smux_w~82.IN0
distance[2] => smux_w~83.IN0
distance[2] => smux_w~84.IN0
distance[2] => smux_w~85.IN0
distance[2] => smux_w~86.IN0
distance[2] => smux_w~87.IN0
distance[2] => smux_w~88.IN0
distance[2] => smux_w~89.IN0
distance[2] => smux_w~90.IN0
distance[2] => smux_w~91.IN0
distance[2] => smux_w~92.IN0
distance[2] => smux_w~93.IN0
distance[2] => smux_w~94.IN0
distance[2] => smux_w~95.IN0
distance[2] => smux_w~96.IN0
distance[2] => smux_w~97.IN0
distance[2] => smux_w~98.IN0
distance[2] => smux_w~99.IN0
distance[2] => smux_w~100.IN0
distance[2] => smux_w~101.IN0
distance[2] => smux_w~127.IN0
distance[2] => smux_w~126.IN0
distance[2] => smux_w~125.IN0
distance[2] => smux_w~124.IN0
distance[2] => smux_w~123.IN0
distance[2] => smux_w~122.IN0
distance[2] => smux_w~121.IN0
distance[2] => smux_w~120.IN0
distance[2] => smux_w~119.IN0
distance[2] => smux_w~118.IN0
distance[2] => smux_w~117.IN0
distance[2] => smux_w~116.IN0
distance[2] => smux_w~115.IN0
distance[2] => smux_w~114.IN0
distance[2] => smux_w~113.IN0
distance[2] => smux_w~112.IN0
distance[2] => smux_w~111.IN0
distance[2] => smux_w~110.IN0
distance[2] => smux_w~109.IN0
distance[2] => smux_w~108.IN0
distance[2] => smux_w~107.IN0
distance[2] => smux_w~106.IN0
distance[2] => smux_w~105.IN0
distance[2] => smux_w~104.IN0
distance[2] => smux_w~103.IN0
distance[2] => smux_w~102.IN0
distance[3] => smux_w~36.IN0
distance[3] => smux_w~37.IN0
distance[3] => smux_w~38.IN0
distance[3] => smux_w~39.IN0
distance[3] => smux_w~40.IN0
distance[3] => smux_w~41.IN0
distance[3] => smux_w~42.IN0
distance[3] => smux_w~43.IN0
distance[3] => smux_w~44.IN0
distance[3] => smux_w~45.IN0
distance[3] => smux_w~46.IN0
distance[3] => smux_w~47.IN0
distance[3] => smux_w~48.IN0
distance[3] => smux_w~49.IN0
distance[3] => smux_w~50.IN0
distance[3] => smux_w~51.IN0
distance[3] => smux_w~52.IN0
distance[3] => smux_w~53.IN0
distance[3] => smux_w~79.IN0
distance[3] => smux_w~78.IN0
distance[3] => smux_w~77.IN0
distance[3] => smux_w~76.IN0
distance[3] => smux_w~75.IN0
distance[3] => smux_w~74.IN0
distance[3] => smux_w~73.IN0
distance[3] => smux_w~72.IN0
distance[3] => smux_w~71.IN0
distance[3] => smux_w~70.IN0
distance[3] => smux_w~69.IN0
distance[3] => smux_w~68.IN0
distance[3] => smux_w~67.IN0
distance[3] => smux_w~66.IN0
distance[3] => smux_w~65.IN0
distance[3] => smux_w~64.IN0
distance[3] => smux_w~63.IN0
distance[3] => smux_w~62.IN0
distance[3] => smux_w~61.IN0
distance[3] => smux_w~60.IN0
distance[3] => smux_w~59.IN0
distance[3] => smux_w~58.IN0
distance[3] => smux_w~57.IN0
distance[3] => smux_w~56.IN0
distance[3] => smux_w~55.IN0
distance[3] => smux_w~54.IN0
distance[4] => smux_w~0.IN0
distance[4] => smux_w~1.IN0
distance[4] => smux_w~2.IN0
distance[4] => smux_w~3.IN0
distance[4] => smux_w~4.IN0
distance[4] => smux_w~5.IN0
distance[4] => smux_w~6.IN0
distance[4] => smux_w~7.IN0
distance[4] => smux_w~8.IN0
distance[4] => smux_w~9.IN0
distance[4] => smux_w~35.IN0
distance[4] => smux_w~34.IN0
distance[4] => smux_w~33.IN0
distance[4] => smux_w~32.IN0
distance[4] => smux_w~31.IN0
distance[4] => smux_w~30.IN0
distance[4] => smux_w~29.IN0
distance[4] => smux_w~28.IN0
distance[4] => smux_w~27.IN0
distance[4] => smux_w~26.IN0
distance[4] => smux_w~25.IN0
distance[4] => smux_w~24.IN0
distance[4] => smux_w~23.IN0
distance[4] => smux_w~22.IN0
distance[4] => smux_w~21.IN0
distance[4] => smux_w~20.IN0
distance[4] => smux_w~19.IN0
distance[4] => smux_w~18.IN0
distance[4] => smux_w~17.IN0
distance[4] => smux_w~16.IN0
distance[4] => smux_w~15.IN0
distance[4] => smux_w~14.IN0
distance[4] => smux_w~13.IN0
distance[4] => smux_w~12.IN0
distance[4] => smux_w~11.IN0
distance[4] => smux_w~10.IN0
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altbarrel_shift_l2e:rbarrel_shift
data[0] => smux_w~213.IN1
data[1] => smux_w~214.IN1
data[1] => smux_w~188.IN1
data[2] => smux_w~215.IN1
data[2] => smux_w~189.IN1
data[3] => smux_w~216.IN1
data[3] => smux_w~190.IN1
data[4] => smux_w~217.IN1
data[4] => smux_w~191.IN1
data[5] => smux_w~218.IN1
data[5] => smux_w~192.IN1
data[6] => smux_w~219.IN1
data[6] => smux_w~193.IN1
data[7] => smux_w~220.IN1
data[7] => smux_w~194.IN1
data[8] => smux_w~221.IN1
data[8] => smux_w~195.IN1
data[9] => smux_w~222.IN1
data[9] => smux_w~196.IN1
data[10] => smux_w~223.IN1
data[10] => smux_w~197.IN1
data[11] => smux_w~224.IN1
data[11] => smux_w~198.IN1
data[12] => smux_w~225.IN1
data[12] => smux_w~199.IN1
data[13] => smux_w~226.IN1
data[13] => smux_w~200.IN1
data[14] => smux_w~227.IN1
data[14] => smux_w~201.IN1
data[15] => smux_w~228.IN1
data[15] => smux_w~202.IN1
data[16] => smux_w~229.IN1
data[16] => smux_w~203.IN1
data[17] => smux_w~230.IN1
data[17] => smux_w~204.IN1
data[18] => smux_w~231.IN1
data[18] => smux_w~205.IN1
data[19] => smux_w~232.IN1
data[19] => smux_w~206.IN1
data[20] => smux_w~233.IN1
data[20] => smux_w~207.IN1
data[21] => smux_w~234.IN1
data[21] => smux_w~208.IN1
data[22] => smux_w~235.IN1
data[22] => smux_w~209.IN1
data[23] => smux_w~236.IN1
data[23] => smux_w~210.IN1
data[24] => smux_w~237.IN1
data[24] => smux_w~211.IN1
data[25] => smux_w~238.IN0
data[25] => smux_w~212.IN0
distance[0] => smux_w~188.IN0
distance[0] => smux_w~189.IN0
distance[0] => smux_w~190.IN0
distance[0] => smux_w~191.IN0
distance[0] => smux_w~192.IN0
distance[0] => smux_w~193.IN0
distance[0] => smux_w~194.IN0
distance[0] => smux_w~195.IN0
distance[0] => smux_w~196.IN0
distance[0] => smux_w~197.IN0
distance[0] => smux_w~198.IN0
distance[0] => smux_w~199.IN0
distance[0] => smux_w~200.IN0
distance[0] => smux_w~201.IN0
distance[0] => smux_w~202.IN0
distance[0] => smux_w~203.IN0
distance[0] => smux_w~204.IN0
distance[0] => smux_w~205.IN0
distance[0] => smux_w~206.IN0
distance[0] => smux_w~207.IN0
distance[0] => smux_w~208.IN0
distance[0] => smux_w~209.IN0
distance[0] => smux_w~210.IN0
distance[0] => smux_w~211.IN0
distance[0] => smux_w~212.IN1
distance[0] => smux_w~238.IN1
distance[0] => smux_w~237.IN0
distance[0] => smux_w~236.IN0
distance[0] => smux_w~235.IN0
distance[0] => smux_w~234.IN0
distance[0] => smux_w~233.IN0
distance[0] => smux_w~232.IN0
distance[0] => smux_w~231.IN0
distance[0] => smux_w~230.IN0
distance[0] => smux_w~229.IN0
distance[0] => smux_w~228.IN0
distance[0] => smux_w~227.IN0
distance[0] => smux_w~226.IN0
distance[0] => smux_w~225.IN0
distance[0] => smux_w~224.IN0
distance[0] => smux_w~223.IN0
distance[0] => smux_w~222.IN0
distance[0] => smux_w~221.IN0
distance[0] => smux_w~220.IN0
distance[0] => smux_w~219.IN0
distance[0] => smux_w~218.IN0
distance[0] => smux_w~217.IN0
distance[0] => smux_w~216.IN0
distance[0] => smux_w~215.IN0
distance[0] => smux_w~214.IN0
distance[0] => smux_w~213.IN0
distance[1] => smux_w~138.IN0
distance[1] => smux_w~139.IN0
distance[1] => smux_w~140.IN0
distance[1] => smux_w~141.IN0
distance[1] => smux_w~142.IN0
distance[1] => smux_w~143.IN0
distance[1] => smux_w~144.IN0
distance[1] => smux_w~145.IN0
distance[1] => smux_w~146.IN0
distance[1] => smux_w~147.IN0
distance[1] => smux_w~148.IN0
distance[1] => smux_w~149.IN0
distance[1] => smux_w~150.IN0
distance[1] => smux_w~151.IN0
distance[1] => smux_w~152.IN0
distance[1] => smux_w~153.IN0
distance[1] => smux_w~154.IN0
distance[1] => smux_w~155.IN0
distance[1] => smux_w~156.IN0
distance[1] => smux_w~157.IN0
distance[1] => smux_w~158.IN0
distance[1] => smux_w~159.IN0
distance[1] => smux_w~160.IN0
distance[1] => smux_w~161.IN0
distance[1] => smux_w~187.IN0
distance[1] => smux_w~186.IN0
distance[1] => smux_w~185.IN0
distance[1] => smux_w~184.IN0
distance[1] => smux_w~183.IN0
distance[1] => smux_w~182.IN0
distance[1] => smux_w~181.IN0
distance[1] => smux_w~180.IN0
distance[1] => smux_w~179.IN0
distance[1] => smux_w~178.IN0
distance[1] => smux_w~177.IN0
distance[1] => smux_w~176.IN0
distance[1] => smux_w~175.IN0
distance[1] => smux_w~174.IN0
distance[1] => smux_w~173.IN0
distance[1] => smux_w~172.IN0
distance[1] => smux_w~171.IN0
distance[1] => smux_w~170.IN0
distance[1] => smux_w~169.IN0
distance[1] => smux_w~168.IN0
distance[1] => smux_w~167.IN0
distance[1] => smux_w~166.IN0
distance[1] => smux_w~165.IN0
distance[1] => smux_w~164.IN0
distance[1] => smux_w~163.IN0
distance[1] => smux_w~162.IN0
distance[2] => smux_w~90.IN0
distance[2] => smux_w~91.IN0
distance[2] => smux_w~92.IN0
distance[2] => smux_w~93.IN0
distance[2] => smux_w~94.IN0
distance[2] => smux_w~95.IN0
distance[2] => smux_w~96.IN0
distance[2] => smux_w~97.IN0
distance[2] => smux_w~98.IN0
distance[2] => smux_w~99.IN0
distance[2] => smux_w~100.IN0
distance[2] => smux_w~101.IN0
distance[2] => smux_w~102.IN0
distance[2] => smux_w~103.IN0
distance[2] => smux_w~104.IN0
distance[2] => smux_w~105.IN0
distance[2] => smux_w~106.IN0
distance[2] => smux_w~107.IN0
distance[2] => smux_w~108.IN0
distance[2] => smux_w~109.IN0
distance[2] => smux_w~110.IN0
distance[2] => smux_w~111.IN0
distance[2] => smux_w~137.IN0
distance[2] => smux_w~136.IN0
distance[2] => smux_w~135.IN0
distance[2] => smux_w~134.IN0
distance[2] => smux_w~133.IN0
distance[2] => smux_w~132.IN0
distance[2] => smux_w~131.IN0
distance[2] => smux_w~130.IN0
distance[2] => smux_w~129.IN0
distance[2] => smux_w~128.IN0
distance[2] => smux_w~127.IN0
distance[2] => smux_w~126.IN0
distance[2] => smux_w~125.IN0
distance[2] => smux_w~124.IN0
distance[2] => smux_w~123.IN0
distance[2] => smux_w~122.IN0
distance[2] => smux_w~121.IN0
distance[2] => smux_w~120.IN0
distance[2] => smux_w~119.IN0
distance[2] => smux_w~118.IN0
distance[2] => smux_w~117.IN0
distance[2] => smux_w~116.IN0
distance[2] => smux_w~115.IN0
distance[2] => smux_w~114.IN0
distance[2] => smux_w~113.IN0
distance[2] => smux_w~112.IN0
distance[3] => smux_w~46.IN0
distance[3] => smux_w~47.IN0
distance[3] => smux_w~48.IN0
distance[3] => smux_w~49.IN0
distance[3] => smux_w~50.IN0
distance[3] => smux_w~51.IN0
distance[3] => smux_w~52.IN0
distance[3] => smux_w~53.IN0
distance[3] => smux_w~54.IN0
distance[3] => smux_w~55.IN0
distance[3] => smux_w~56.IN0
distance[3] => smux_w~57.IN0
distance[3] => smux_w~58.IN0
distance[3] => smux_w~59.IN0
distance[3] => smux_w~60.IN0
distance[3] => smux_w~61.IN0
distance[3] => smux_w~62.IN1
distance[3] => smux_w~63.IN0
distance[3] => smux_w~89.IN0
distance[3] => smux_w~88.IN1
distance[3] => smux_w~87.IN0
distance[3] => smux_w~86.IN0
distance[3] => smux_w~85.IN0
distance[3] => smux_w~84.IN0
distance[3] => smux_w~83.IN0
distance[3] => smux_w~82.IN0
distance[3] => smux_w~81.IN0
distance[3] => smux_w~80.IN0
distance[3] => smux_w~79.IN0
distance[3] => smux_w~78.IN0
distance[3] => smux_w~77.IN0
distance[3] => smux_w~76.IN0
distance[3] => smux_w~75.IN0
distance[3] => smux_w~74.IN0
distance[3] => smux_w~73.IN0
distance[3] => smux_w~72.IN0
distance[3] => smux_w~71.IN0
distance[3] => smux_w~70.IN0
distance[3] => smux_w~69.IN0
distance[3] => smux_w~68.IN0
distance[3] => smux_w~67.IN0
distance[3] => smux_w~66.IN0
distance[3] => smux_w~65.IN0
distance[3] => smux_w~64.IN0
distance[4] => smux_w~0.IN1
distance[4] => smux_w~1.IN0
distance[4] => smux_w~2.IN0
distance[4] => smux_w~3.IN0
distance[4] => smux_w~4.IN0
distance[4] => smux_w~5.IN0
distance[4] => smux_w~6.IN0
distance[4] => smux_w~7.IN0
distance[4] => smux_w~8.IN0
distance[4] => smux_w~9.IN0
distance[4] => smux_w~35.IN0
distance[4] => smux_w~34.IN0
distance[4] => smux_w~33.IN0
distance[4] => smux_w~32.IN0
distance[4] => smux_w~31.IN0
distance[4] => smux_w~30.IN0
distance[4] => smux_w~29.IN0
distance[4] => smux_w~28.IN0
distance[4] => smux_w~27.IN0
distance[4] => smux_w~26.IN1
distance[4] => smux_w~25.IN0
distance[4] => smux_w~24.IN0
distance[4] => smux_w~23.IN0
distance[4] => smux_w~22.IN0
distance[4] => smux_w~21.IN0
distance[4] => smux_w~20.IN0
distance[4] => smux_w~19.IN0
distance[4] => smux_w~18.IN0
distance[4] => smux_w~17.IN0
distance[4] => smux_w~16.IN0
distance[4] => smux_w~15.IN0
distance[4] => smux_w~14.IN0
distance[4] => smux_w~13.IN0
distance[4] => smux_w~12.IN0
distance[4] => smux_w~11.IN0
distance[4] => smux_w~10.IN0
result[0] <= smux_w~36.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= smux_w~37.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= smux_w~38.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= smux_w~39.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= smux_w~40.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= smux_w~41.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= smux_w~42.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= smux_w~43.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= smux_w~44.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= smux_w~45.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= smux_w~20.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= smux_w~21.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= smux_w~22.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= smux_w~23.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= smux_w~24.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= smux_w~25.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= smux_w~26.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= smux_w~27.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= smux_w~28.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= smux_w~29.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= smux_w~30.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= smux_w~31.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= smux_w~32.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= smux_w~33.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= smux_w~34.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= smux_w~35.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
q[0] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~9.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~10.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q~11.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
q[0] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder16.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_lha:altpriority_encoder15
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder18.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_lha:altpriority_encoder15|cpu_0_fpoint_addsub_single_altpriority_encoder_iha:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_lha:altpriority_encoder15|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder18
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder16
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_aja:altpriority_encoder7|cpu_0_fpoint_addsub_single_altpriority_encoder_qha:altpriority_encoder9|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
q[0] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|cpu_0_fpoint_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|cpu_0_fpoint_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|cpu_0_fpoint_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero~0.IN1
data[1] => zero~0.IN0
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
q[0] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~9.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~10.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q~11.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
q[0] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
q[0] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder25|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder26|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder31.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder31
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27.zero
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder31|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_94b:altpriority_encoder31|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_9la:altpriority_encoder32
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder33.zero


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_9la:altpriority_encoder32|cpu_0_fpoint_addsub_single_altpriority_encoder_64b:altpriority_encoder33
data[0] => zero~0.IN0
data[0] => q[0].DATAIN
data[1] => zero~0.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|cpu_0_fpoint_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|cpu_0_fpoint_addsub_single_altpriority_encoder_uma:altpriority_encoder22|cpu_0_fpoint_addsub_single_altpriority_encoder_ela:altpriority_encoder30|cpu_0_fpoint_addsub_single_altpriority_encoder_9la:altpriority_encoder32|cpu_0_fpoint_addsub_single_altpriority_encoder_6la:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
dataa[0] => add_sub_cti:auto_generated.dataa[0]
dataa[1] => add_sub_cti:auto_generated.dataa[1]
dataa[2] => add_sub_cti:auto_generated.dataa[2]
dataa[3] => add_sub_cti:auto_generated.dataa[3]
dataa[4] => add_sub_cti:auto_generated.dataa[4]
dataa[5] => add_sub_cti:auto_generated.dataa[5]
dataa[6] => add_sub_cti:auto_generated.dataa[6]
dataa[7] => add_sub_cti:auto_generated.dataa[7]
dataa[8] => add_sub_cti:auto_generated.dataa[8]
datab[0] => add_sub_cti:auto_generated.datab[0]
datab[1] => add_sub_cti:auto_generated.datab[1]
datab[2] => add_sub_cti:auto_generated.datab[2]
datab[3] => add_sub_cti:auto_generated.datab[3]
datab[4] => add_sub_cti:auto_generated.datab[4]
datab[5] => add_sub_cti:auto_generated.datab[5]
datab[6] => add_sub_cti:auto_generated.datab[6]
datab[7] => add_sub_cti:auto_generated.datab[7]
datab[8] => add_sub_cti:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cti:auto_generated.clock
aclr => add_sub_cti:auto_generated.aclr
clken => add_sub_cti:auto_generated.clken
result[0] <= add_sub_cti:auto_generated.result[0]
result[1] <= add_sub_cti:auto_generated.result[1]
result[2] <= add_sub_cti:auto_generated.result[2]
result[3] <= add_sub_cti:auto_generated.result[3]
result[4] <= add_sub_cti:auto_generated.result[4]
result[5] <= add_sub_cti:auto_generated.result[5]
result[6] <= add_sub_cti:auto_generated.result[6]
result[7] <= add_sub_cti:auto_generated.result[7]
result[8] <= add_sub_cti:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_cti:auto_generated
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
dataa[0] => add_sub_cti:auto_generated.dataa[0]
dataa[1] => add_sub_cti:auto_generated.dataa[1]
dataa[2] => add_sub_cti:auto_generated.dataa[2]
dataa[3] => add_sub_cti:auto_generated.dataa[3]
dataa[4] => add_sub_cti:auto_generated.dataa[4]
dataa[5] => add_sub_cti:auto_generated.dataa[5]
dataa[6] => add_sub_cti:auto_generated.dataa[6]
dataa[7] => add_sub_cti:auto_generated.dataa[7]
dataa[8] => add_sub_cti:auto_generated.dataa[8]
datab[0] => add_sub_cti:auto_generated.datab[0]
datab[1] => add_sub_cti:auto_generated.datab[1]
datab[2] => add_sub_cti:auto_generated.datab[2]
datab[3] => add_sub_cti:auto_generated.datab[3]
datab[4] => add_sub_cti:auto_generated.datab[4]
datab[5] => add_sub_cti:auto_generated.datab[5]
datab[6] => add_sub_cti:auto_generated.datab[6]
datab[7] => add_sub_cti:auto_generated.datab[7]
datab[8] => add_sub_cti:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cti:auto_generated.clock
aclr => add_sub_cti:auto_generated.aclr
clken => add_sub_cti:auto_generated.clken
result[0] <= add_sub_cti:auto_generated.result[0]
result[1] <= add_sub_cti:auto_generated.result[1]
result[2] <= add_sub_cti:auto_generated.result[2]
result[3] <= add_sub_cti:auto_generated.result[3]
result[4] <= add_sub_cti:auto_generated.result[4]
result[5] <= add_sub_cti:auto_generated.result[5]
result[6] <= add_sub_cti:auto_generated.result[6]
result[7] <= add_sub_cti:auto_generated.result[7]
result[8] <= add_sub_cti:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_cti:auto_generated
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
dataa[0] => add_sub_lre:auto_generated.dataa[0]
dataa[1] => add_sub_lre:auto_generated.dataa[1]
dataa[2] => add_sub_lre:auto_generated.dataa[2]
dataa[3] => add_sub_lre:auto_generated.dataa[3]
dataa[4] => add_sub_lre:auto_generated.dataa[4]
dataa[5] => add_sub_lre:auto_generated.dataa[5]
datab[0] => add_sub_lre:auto_generated.datab[0]
datab[1] => add_sub_lre:auto_generated.datab[1]
datab[2] => add_sub_lre:auto_generated.datab[2]
datab[3] => add_sub_lre:auto_generated.datab[3]
datab[4] => add_sub_lre:auto_generated.datab[4]
datab[5] => add_sub_lre:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lre:auto_generated.result[0]
result[1] <= add_sub_lre:auto_generated.result[1]
result[2] <= add_sub_lre:auto_generated.result[2]
result[3] <= add_sub_lre:auto_generated.result[3]
result[4] <= add_sub_lre:auto_generated.result[4]
result[5] <= add_sub_lre:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
dataa[0] => add_sub_nqe:auto_generated.dataa[0]
dataa[1] => add_sub_nqe:auto_generated.dataa[1]
dataa[2] => add_sub_nqe:auto_generated.dataa[2]
dataa[3] => add_sub_nqe:auto_generated.dataa[3]
dataa[4] => add_sub_nqe:auto_generated.dataa[4]
dataa[5] => add_sub_nqe:auto_generated.dataa[5]
dataa[6] => add_sub_nqe:auto_generated.dataa[6]
dataa[7] => add_sub_nqe:auto_generated.dataa[7]
dataa[8] => add_sub_nqe:auto_generated.dataa[8]
datab[0] => add_sub_nqe:auto_generated.datab[0]
datab[1] => add_sub_nqe:auto_generated.datab[1]
datab[2] => add_sub_nqe:auto_generated.datab[2]
datab[3] => add_sub_nqe:auto_generated.datab[3]
datab[4] => add_sub_nqe:auto_generated.datab[4]
datab[5] => add_sub_nqe:auto_generated.datab[5]
datab[6] => add_sub_nqe:auto_generated.datab[6]
datab[7] => add_sub_nqe:auto_generated.datab[7]
datab[8] => add_sub_nqe:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqe:auto_generated.result[0]
result[1] <= add_sub_nqe:auto_generated.result[1]
result[2] <= add_sub_nqe:auto_generated.result[2]
result[3] <= add_sub_nqe:auto_generated.result[3]
result[4] <= add_sub_nqe:auto_generated.result[4]
result[5] <= add_sub_nqe:auto_generated.result[5]
result[6] <= add_sub_nqe:auto_generated.result[6]
result[7] <= add_sub_nqe:auto_generated.result[7]
result[8] <= add_sub_nqe:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_nqe:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
dataa[0] => add_sub_bsi:auto_generated.dataa[0]
dataa[1] => add_sub_bsi:auto_generated.dataa[1]
dataa[2] => add_sub_bsi:auto_generated.dataa[2]
dataa[3] => add_sub_bsi:auto_generated.dataa[3]
dataa[4] => add_sub_bsi:auto_generated.dataa[4]
dataa[5] => add_sub_bsi:auto_generated.dataa[5]
dataa[6] => add_sub_bsi:auto_generated.dataa[6]
dataa[7] => add_sub_bsi:auto_generated.dataa[7]
dataa[8] => add_sub_bsi:auto_generated.dataa[8]
datab[0] => add_sub_bsi:auto_generated.datab[0]
datab[1] => add_sub_bsi:auto_generated.datab[1]
datab[2] => add_sub_bsi:auto_generated.datab[2]
datab[3] => add_sub_bsi:auto_generated.datab[3]
datab[4] => add_sub_bsi:auto_generated.datab[4]
datab[5] => add_sub_bsi:auto_generated.datab[5]
datab[6] => add_sub_bsi:auto_generated.datab[6]
datab[7] => add_sub_bsi:auto_generated.datab[7]
datab[8] => add_sub_bsi:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_bsi:auto_generated.clock
aclr => add_sub_bsi:auto_generated.aclr
clken => add_sub_bsi:auto_generated.clken
result[0] <= add_sub_bsi:auto_generated.result[0]
result[1] <= add_sub_bsi:auto_generated.result[1]
result[2] <= add_sub_bsi:auto_generated.result[2]
result[3] <= add_sub_bsi:auto_generated.result[3]
result[4] <= add_sub_bsi:auto_generated.result[4]
result[5] <= add_sub_bsi:auto_generated.result[5]
result[6] <= add_sub_bsi:auto_generated.result[6]
result[7] <= add_sub_bsi:auto_generated.result[7]
result[8] <= add_sub_bsi:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_bsi:auto_generated
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
dataa[0] => add_sub_nqe:auto_generated.dataa[0]
dataa[1] => add_sub_nqe:auto_generated.dataa[1]
dataa[2] => add_sub_nqe:auto_generated.dataa[2]
dataa[3] => add_sub_nqe:auto_generated.dataa[3]
dataa[4] => add_sub_nqe:auto_generated.dataa[4]
dataa[5] => add_sub_nqe:auto_generated.dataa[5]
dataa[6] => add_sub_nqe:auto_generated.dataa[6]
dataa[7] => add_sub_nqe:auto_generated.dataa[7]
dataa[8] => add_sub_nqe:auto_generated.dataa[8]
datab[0] => add_sub_nqe:auto_generated.datab[0]
datab[1] => add_sub_nqe:auto_generated.datab[1]
datab[2] => add_sub_nqe:auto_generated.datab[2]
datab[3] => add_sub_nqe:auto_generated.datab[3]
datab[4] => add_sub_nqe:auto_generated.datab[4]
datab[5] => add_sub_nqe:auto_generated.datab[5]
datab[6] => add_sub_nqe:auto_generated.datab[6]
datab[7] => add_sub_nqe:auto_generated.datab[7]
datab[8] => add_sub_nqe:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqe:auto_generated.result[0]
result[1] <= add_sub_nqe:auto_generated.result[1]
result[2] <= add_sub_nqe:auto_generated.result[2]
result[3] <= add_sub_nqe:auto_generated.result[3]
result[4] <= add_sub_nqe:auto_generated.result[4]
result[5] <= add_sub_nqe:auto_generated.result[5]
result[6] <= add_sub_nqe:auto_generated.result[6]
result[7] <= add_sub_nqe:auto_generated.result[7]
result[8] <= add_sub_nqe:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_bli:auto_generated.dataa[0]
dataa[1] => add_sub_bli:auto_generated.dataa[1]
dataa[2] => add_sub_bli:auto_generated.dataa[2]
dataa[3] => add_sub_bli:auto_generated.dataa[3]
dataa[4] => add_sub_bli:auto_generated.dataa[4]
dataa[5] => add_sub_bli:auto_generated.dataa[5]
dataa[6] => add_sub_bli:auto_generated.dataa[6]
dataa[7] => add_sub_bli:auto_generated.dataa[7]
dataa[8] => add_sub_bli:auto_generated.dataa[8]
dataa[9] => add_sub_bli:auto_generated.dataa[9]
dataa[10] => add_sub_bli:auto_generated.dataa[10]
dataa[11] => add_sub_bli:auto_generated.dataa[11]
dataa[12] => add_sub_bli:auto_generated.dataa[12]
dataa[13] => add_sub_bli:auto_generated.dataa[13]
datab[0] => add_sub_bli:auto_generated.datab[0]
datab[1] => add_sub_bli:auto_generated.datab[1]
datab[2] => add_sub_bli:auto_generated.datab[2]
datab[3] => add_sub_bli:auto_generated.datab[3]
datab[4] => add_sub_bli:auto_generated.datab[4]
datab[5] => add_sub_bli:auto_generated.datab[5]
datab[6] => add_sub_bli:auto_generated.datab[6]
datab[7] => add_sub_bli:auto_generated.datab[7]
datab[8] => add_sub_bli:auto_generated.datab[8]
datab[9] => add_sub_bli:auto_generated.datab[9]
datab[10] => add_sub_bli:auto_generated.datab[10]
datab[11] => add_sub_bli:auto_generated.datab[11]
datab[12] => add_sub_bli:auto_generated.datab[12]
datab[13] => add_sub_bli:auto_generated.datab[13]
cin => add_sub_bli:auto_generated.cin
add_sub => add_sub_bli:auto_generated.add_sub
clock => add_sub_bli:auto_generated.clock
aclr => add_sub_bli:auto_generated.aclr
clken => add_sub_bli:auto_generated.clken
result[0] <= add_sub_bli:auto_generated.result[0]
result[1] <= add_sub_bli:auto_generated.result[1]
result[2] <= add_sub_bli:auto_generated.result[2]
result[3] <= add_sub_bli:auto_generated.result[3]
result[4] <= add_sub_bli:auto_generated.result[4]
result[5] <= add_sub_bli:auto_generated.result[5]
result[6] <= add_sub_bli:auto_generated.result[6]
result[7] <= add_sub_bli:auto_generated.result[7]
result[8] <= add_sub_bli:auto_generated.result[8]
result[9] <= add_sub_bli:auto_generated.result[9]
result[10] <= add_sub_bli:auto_generated.result[10]
result[11] <= add_sub_bli:auto_generated.result[11]
result[12] <= add_sub_bli:auto_generated.result[12]
result[13] <= add_sub_bli:auto_generated.result[13]
cout <= add_sub_bli:auto_generated.cout
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_bli:auto_generated
cin => add_sub_cella[0].CIN
clken => cout_regr.ENA
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_g6i:auto_generated.dataa[0]
dataa[1] => add_sub_g6i:auto_generated.dataa[1]
dataa[2] => add_sub_g6i:auto_generated.dataa[2]
dataa[3] => add_sub_g6i:auto_generated.dataa[3]
dataa[4] => add_sub_g6i:auto_generated.dataa[4]
dataa[5] => add_sub_g6i:auto_generated.dataa[5]
dataa[6] => add_sub_g6i:auto_generated.dataa[6]
dataa[7] => add_sub_g6i:auto_generated.dataa[7]
dataa[8] => add_sub_g6i:auto_generated.dataa[8]
dataa[9] => add_sub_g6i:auto_generated.dataa[9]
dataa[10] => add_sub_g6i:auto_generated.dataa[10]
dataa[11] => add_sub_g6i:auto_generated.dataa[11]
dataa[12] => add_sub_g6i:auto_generated.dataa[12]
dataa[13] => add_sub_g6i:auto_generated.dataa[13]
datab[0] => add_sub_g6i:auto_generated.datab[0]
datab[1] => add_sub_g6i:auto_generated.datab[1]
datab[2] => add_sub_g6i:auto_generated.datab[2]
datab[3] => add_sub_g6i:auto_generated.datab[3]
datab[4] => add_sub_g6i:auto_generated.datab[4]
datab[5] => add_sub_g6i:auto_generated.datab[5]
datab[6] => add_sub_g6i:auto_generated.datab[6]
datab[7] => add_sub_g6i:auto_generated.datab[7]
datab[8] => add_sub_g6i:auto_generated.datab[8]
datab[9] => add_sub_g6i:auto_generated.datab[9]
datab[10] => add_sub_g6i:auto_generated.datab[10]
datab[11] => add_sub_g6i:auto_generated.datab[11]
datab[12] => add_sub_g6i:auto_generated.datab[12]
datab[13] => add_sub_g6i:auto_generated.datab[13]
cin => add_sub_g6i:auto_generated.cin
add_sub => add_sub_g6i:auto_generated.add_sub
clock => add_sub_g6i:auto_generated.clock
aclr => add_sub_g6i:auto_generated.aclr
clken => add_sub_g6i:auto_generated.clken
result[0] <= add_sub_g6i:auto_generated.result[0]
result[1] <= add_sub_g6i:auto_generated.result[1]
result[2] <= add_sub_g6i:auto_generated.result[2]
result[3] <= add_sub_g6i:auto_generated.result[3]
result[4] <= add_sub_g6i:auto_generated.result[4]
result[5] <= add_sub_g6i:auto_generated.result[5]
result[6] <= add_sub_g6i:auto_generated.result[6]
result[7] <= add_sub_g6i:auto_generated.result[7]
result[8] <= add_sub_g6i:auto_generated.result[8]
result[9] <= add_sub_g6i:auto_generated.result[9]
result[10] <= add_sub_g6i:auto_generated.result[10]
result[11] <= add_sub_g6i:auto_generated.result[11]
result[12] <= add_sub_g6i:auto_generated.result[12]
result[13] <= add_sub_g6i:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_g6i:auto_generated
cin => add_sub_cella[0].CIN
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_g6i:auto_generated.dataa[0]
dataa[1] => add_sub_g6i:auto_generated.dataa[1]
dataa[2] => add_sub_g6i:auto_generated.dataa[2]
dataa[3] => add_sub_g6i:auto_generated.dataa[3]
dataa[4] => add_sub_g6i:auto_generated.dataa[4]
dataa[5] => add_sub_g6i:auto_generated.dataa[5]
dataa[6] => add_sub_g6i:auto_generated.dataa[6]
dataa[7] => add_sub_g6i:auto_generated.dataa[7]
dataa[8] => add_sub_g6i:auto_generated.dataa[8]
dataa[9] => add_sub_g6i:auto_generated.dataa[9]
dataa[10] => add_sub_g6i:auto_generated.dataa[10]
dataa[11] => add_sub_g6i:auto_generated.dataa[11]
dataa[12] => add_sub_g6i:auto_generated.dataa[12]
dataa[13] => add_sub_g6i:auto_generated.dataa[13]
datab[0] => add_sub_g6i:auto_generated.datab[0]
datab[1] => add_sub_g6i:auto_generated.datab[1]
datab[2] => add_sub_g6i:auto_generated.datab[2]
datab[3] => add_sub_g6i:auto_generated.datab[3]
datab[4] => add_sub_g6i:auto_generated.datab[4]
datab[5] => add_sub_g6i:auto_generated.datab[5]
datab[6] => add_sub_g6i:auto_generated.datab[6]
datab[7] => add_sub_g6i:auto_generated.datab[7]
datab[8] => add_sub_g6i:auto_generated.datab[8]
datab[9] => add_sub_g6i:auto_generated.datab[9]
datab[10] => add_sub_g6i:auto_generated.datab[10]
datab[11] => add_sub_g6i:auto_generated.datab[11]
datab[12] => add_sub_g6i:auto_generated.datab[12]
datab[13] => add_sub_g6i:auto_generated.datab[13]
cin => add_sub_g6i:auto_generated.cin
add_sub => add_sub_g6i:auto_generated.add_sub
clock => add_sub_g6i:auto_generated.clock
aclr => add_sub_g6i:auto_generated.aclr
clken => add_sub_g6i:auto_generated.clken
result[0] <= add_sub_g6i:auto_generated.result[0]
result[1] <= add_sub_g6i:auto_generated.result[1]
result[2] <= add_sub_g6i:auto_generated.result[2]
result[3] <= add_sub_g6i:auto_generated.result[3]
result[4] <= add_sub_g6i:auto_generated.result[4]
result[5] <= add_sub_g6i:auto_generated.result[5]
result[6] <= add_sub_g6i:auto_generated.result[6]
result[7] <= add_sub_g6i:auto_generated.result[7]
result[8] <= add_sub_g6i:auto_generated.result[8]
result[9] <= add_sub_g6i:auto_generated.result[9]
result[10] <= add_sub_g6i:auto_generated.result[10]
result[11] <= add_sub_g6i:auto_generated.result[11]
result[12] <= add_sub_g6i:auto_generated.result[12]
result[13] <= add_sub_g6i:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_g6i:auto_generated
cin => add_sub_cella[0].CIN
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_bli:auto_generated.dataa[0]
dataa[1] => add_sub_bli:auto_generated.dataa[1]
dataa[2] => add_sub_bli:auto_generated.dataa[2]
dataa[3] => add_sub_bli:auto_generated.dataa[3]
dataa[4] => add_sub_bli:auto_generated.dataa[4]
dataa[5] => add_sub_bli:auto_generated.dataa[5]
dataa[6] => add_sub_bli:auto_generated.dataa[6]
dataa[7] => add_sub_bli:auto_generated.dataa[7]
dataa[8] => add_sub_bli:auto_generated.dataa[8]
dataa[9] => add_sub_bli:auto_generated.dataa[9]
dataa[10] => add_sub_bli:auto_generated.dataa[10]
dataa[11] => add_sub_bli:auto_generated.dataa[11]
dataa[12] => add_sub_bli:auto_generated.dataa[12]
dataa[13] => add_sub_bli:auto_generated.dataa[13]
datab[0] => add_sub_bli:auto_generated.datab[0]
datab[1] => add_sub_bli:auto_generated.datab[1]
datab[2] => add_sub_bli:auto_generated.datab[2]
datab[3] => add_sub_bli:auto_generated.datab[3]
datab[4] => add_sub_bli:auto_generated.datab[4]
datab[5] => add_sub_bli:auto_generated.datab[5]
datab[6] => add_sub_bli:auto_generated.datab[6]
datab[7] => add_sub_bli:auto_generated.datab[7]
datab[8] => add_sub_bli:auto_generated.datab[8]
datab[9] => add_sub_bli:auto_generated.datab[9]
datab[10] => add_sub_bli:auto_generated.datab[10]
datab[11] => add_sub_bli:auto_generated.datab[11]
datab[12] => add_sub_bli:auto_generated.datab[12]
datab[13] => add_sub_bli:auto_generated.datab[13]
cin => add_sub_bli:auto_generated.cin
add_sub => add_sub_bli:auto_generated.add_sub
clock => add_sub_bli:auto_generated.clock
aclr => add_sub_bli:auto_generated.aclr
clken => add_sub_bli:auto_generated.clken
result[0] <= add_sub_bli:auto_generated.result[0]
result[1] <= add_sub_bli:auto_generated.result[1]
result[2] <= add_sub_bli:auto_generated.result[2]
result[3] <= add_sub_bli:auto_generated.result[3]
result[4] <= add_sub_bli:auto_generated.result[4]
result[5] <= add_sub_bli:auto_generated.result[5]
result[6] <= add_sub_bli:auto_generated.result[6]
result[7] <= add_sub_bli:auto_generated.result[7]
result[8] <= add_sub_bli:auto_generated.result[8]
result[9] <= add_sub_bli:auto_generated.result[9]
result[10] <= add_sub_bli:auto_generated.result[10]
result[11] <= add_sub_bli:auto_generated.result[11]
result[12] <= add_sub_bli:auto_generated.result[12]
result[13] <= add_sub_bli:auto_generated.result[13]
cout <= add_sub_bli:auto_generated.cout
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_bli:auto_generated
cin => add_sub_cella[0].CIN
clken => cout_regr.ENA
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_g6i:auto_generated.dataa[0]
dataa[1] => add_sub_g6i:auto_generated.dataa[1]
dataa[2] => add_sub_g6i:auto_generated.dataa[2]
dataa[3] => add_sub_g6i:auto_generated.dataa[3]
dataa[4] => add_sub_g6i:auto_generated.dataa[4]
dataa[5] => add_sub_g6i:auto_generated.dataa[5]
dataa[6] => add_sub_g6i:auto_generated.dataa[6]
dataa[7] => add_sub_g6i:auto_generated.dataa[7]
dataa[8] => add_sub_g6i:auto_generated.dataa[8]
dataa[9] => add_sub_g6i:auto_generated.dataa[9]
dataa[10] => add_sub_g6i:auto_generated.dataa[10]
dataa[11] => add_sub_g6i:auto_generated.dataa[11]
dataa[12] => add_sub_g6i:auto_generated.dataa[12]
dataa[13] => add_sub_g6i:auto_generated.dataa[13]
datab[0] => add_sub_g6i:auto_generated.datab[0]
datab[1] => add_sub_g6i:auto_generated.datab[1]
datab[2] => add_sub_g6i:auto_generated.datab[2]
datab[3] => add_sub_g6i:auto_generated.datab[3]
datab[4] => add_sub_g6i:auto_generated.datab[4]
datab[5] => add_sub_g6i:auto_generated.datab[5]
datab[6] => add_sub_g6i:auto_generated.datab[6]
datab[7] => add_sub_g6i:auto_generated.datab[7]
datab[8] => add_sub_g6i:auto_generated.datab[8]
datab[9] => add_sub_g6i:auto_generated.datab[9]
datab[10] => add_sub_g6i:auto_generated.datab[10]
datab[11] => add_sub_g6i:auto_generated.datab[11]
datab[12] => add_sub_g6i:auto_generated.datab[12]
datab[13] => add_sub_g6i:auto_generated.datab[13]
cin => add_sub_g6i:auto_generated.cin
add_sub => add_sub_g6i:auto_generated.add_sub
clock => add_sub_g6i:auto_generated.clock
aclr => add_sub_g6i:auto_generated.aclr
clken => add_sub_g6i:auto_generated.clken
result[0] <= add_sub_g6i:auto_generated.result[0]
result[1] <= add_sub_g6i:auto_generated.result[1]
result[2] <= add_sub_g6i:auto_generated.result[2]
result[3] <= add_sub_g6i:auto_generated.result[3]
result[4] <= add_sub_g6i:auto_generated.result[4]
result[5] <= add_sub_g6i:auto_generated.result[5]
result[6] <= add_sub_g6i:auto_generated.result[6]
result[7] <= add_sub_g6i:auto_generated.result[7]
result[8] <= add_sub_g6i:auto_generated.result[8]
result[9] <= add_sub_g6i:auto_generated.result[9]
result[10] <= add_sub_g6i:auto_generated.result[10]
result[11] <= add_sub_g6i:auto_generated.result[11]
result[12] <= add_sub_g6i:auto_generated.result[12]
result[13] <= add_sub_g6i:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_g6i:auto_generated
cin => add_sub_cella[0].CIN
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_g6i:auto_generated.dataa[0]
dataa[1] => add_sub_g6i:auto_generated.dataa[1]
dataa[2] => add_sub_g6i:auto_generated.dataa[2]
dataa[3] => add_sub_g6i:auto_generated.dataa[3]
dataa[4] => add_sub_g6i:auto_generated.dataa[4]
dataa[5] => add_sub_g6i:auto_generated.dataa[5]
dataa[6] => add_sub_g6i:auto_generated.dataa[6]
dataa[7] => add_sub_g6i:auto_generated.dataa[7]
dataa[8] => add_sub_g6i:auto_generated.dataa[8]
dataa[9] => add_sub_g6i:auto_generated.dataa[9]
dataa[10] => add_sub_g6i:auto_generated.dataa[10]
dataa[11] => add_sub_g6i:auto_generated.dataa[11]
dataa[12] => add_sub_g6i:auto_generated.dataa[12]
dataa[13] => add_sub_g6i:auto_generated.dataa[13]
datab[0] => add_sub_g6i:auto_generated.datab[0]
datab[1] => add_sub_g6i:auto_generated.datab[1]
datab[2] => add_sub_g6i:auto_generated.datab[2]
datab[3] => add_sub_g6i:auto_generated.datab[3]
datab[4] => add_sub_g6i:auto_generated.datab[4]
datab[5] => add_sub_g6i:auto_generated.datab[5]
datab[6] => add_sub_g6i:auto_generated.datab[6]
datab[7] => add_sub_g6i:auto_generated.datab[7]
datab[8] => add_sub_g6i:auto_generated.datab[8]
datab[9] => add_sub_g6i:auto_generated.datab[9]
datab[10] => add_sub_g6i:auto_generated.datab[10]
datab[11] => add_sub_g6i:auto_generated.datab[11]
datab[12] => add_sub_g6i:auto_generated.datab[12]
datab[13] => add_sub_g6i:auto_generated.datab[13]
cin => add_sub_g6i:auto_generated.cin
add_sub => add_sub_g6i:auto_generated.add_sub
clock => add_sub_g6i:auto_generated.clock
aclr => add_sub_g6i:auto_generated.aclr
clken => add_sub_g6i:auto_generated.clken
result[0] <= add_sub_g6i:auto_generated.result[0]
result[1] <= add_sub_g6i:auto_generated.result[1]
result[2] <= add_sub_g6i:auto_generated.result[2]
result[3] <= add_sub_g6i:auto_generated.result[3]
result[4] <= add_sub_g6i:auto_generated.result[4]
result[5] <= add_sub_g6i:auto_generated.result[5]
result[6] <= add_sub_g6i:auto_generated.result[6]
result[7] <= add_sub_g6i:auto_generated.result[7]
result[8] <= add_sub_g6i:auto_generated.result[8]
result[9] <= add_sub_g6i:auto_generated.result[9]
result[10] <= add_sub_g6i:auto_generated.result[10]
result[11] <= add_sub_g6i:auto_generated.result[11]
result[12] <= add_sub_g6i:auto_generated.result[12]
result[13] <= add_sub_g6i:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_g6i:auto_generated
cin => add_sub_cella[0].CIN
clken => lcell_ffa[13].ENA
clken => lcell_ffa[12].ENA
clken => lcell_ffa[11].ENA
clken => lcell_ffa[10].ENA
clken => lcell_ffa[9].ENA
clken => lcell_ffa[8].ENA
clken => lcell_ffa[7].ENA
clken => lcell_ffa[6].ENA
clken => lcell_ffa[5].ENA
clken => lcell_ffa[4].ENA
clken => lcell_ffa[3].ENA
clken => lcell_ffa[2].ENA
clken => lcell_ffa[1].ENA
clken => lcell_ffa[0].ENA
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_taf:auto_generated.dataa[0]
dataa[1] => add_sub_taf:auto_generated.dataa[1]
dataa[2] => add_sub_taf:auto_generated.dataa[2]
dataa[3] => add_sub_taf:auto_generated.dataa[3]
dataa[4] => add_sub_taf:auto_generated.dataa[4]
dataa[5] => add_sub_taf:auto_generated.dataa[5]
dataa[6] => add_sub_taf:auto_generated.dataa[6]
dataa[7] => add_sub_taf:auto_generated.dataa[7]
dataa[8] => add_sub_taf:auto_generated.dataa[8]
dataa[9] => add_sub_taf:auto_generated.dataa[9]
dataa[10] => add_sub_taf:auto_generated.dataa[10]
dataa[11] => add_sub_taf:auto_generated.dataa[11]
dataa[12] => add_sub_taf:auto_generated.dataa[12]
datab[0] => add_sub_taf:auto_generated.datab[0]
datab[1] => add_sub_taf:auto_generated.datab[1]
datab[2] => add_sub_taf:auto_generated.datab[2]
datab[3] => add_sub_taf:auto_generated.datab[3]
datab[4] => add_sub_taf:auto_generated.datab[4]
datab[5] => add_sub_taf:auto_generated.datab[5]
datab[6] => add_sub_taf:auto_generated.datab[6]
datab[7] => add_sub_taf:auto_generated.datab[7]
datab[8] => add_sub_taf:auto_generated.datab[8]
datab[9] => add_sub_taf:auto_generated.datab[9]
datab[10] => add_sub_taf:auto_generated.datab[10]
datab[11] => add_sub_taf:auto_generated.datab[11]
datab[12] => add_sub_taf:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_taf:auto_generated.result[0]
result[1] <= add_sub_taf:auto_generated.result[1]
result[2] <= add_sub_taf:auto_generated.result[2]
result[3] <= add_sub_taf:auto_generated.result[3]
result[4] <= add_sub_taf:auto_generated.result[4]
result[5] <= add_sub_taf:auto_generated.result[5]
result[6] <= add_sub_taf:auto_generated.result[6]
result[7] <= add_sub_taf:auto_generated.result[7]
result[8] <= add_sub_taf:auto_generated.result[8]
result[9] <= add_sub_taf:auto_generated.result[9]
result[10] <= add_sub_taf:auto_generated.result[10]
result[11] <= add_sub_taf:auto_generated.result[11]
result[12] <= add_sub_taf:auto_generated.result[12]
cout <= add_sub_taf:auto_generated.cout
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_6jf:auto_generated.dataa[0]
dataa[1] => add_sub_6jf:auto_generated.dataa[1]
dataa[2] => add_sub_6jf:auto_generated.dataa[2]
dataa[3] => add_sub_6jf:auto_generated.dataa[3]
dataa[4] => add_sub_6jf:auto_generated.dataa[4]
dataa[5] => add_sub_6jf:auto_generated.dataa[5]
dataa[6] => add_sub_6jf:auto_generated.dataa[6]
dataa[7] => add_sub_6jf:auto_generated.dataa[7]
dataa[8] => add_sub_6jf:auto_generated.dataa[8]
dataa[9] => add_sub_6jf:auto_generated.dataa[9]
dataa[10] => add_sub_6jf:auto_generated.dataa[10]
dataa[11] => add_sub_6jf:auto_generated.dataa[11]
dataa[12] => add_sub_6jf:auto_generated.dataa[12]
datab[0] => add_sub_6jf:auto_generated.datab[0]
datab[1] => add_sub_6jf:auto_generated.datab[1]
datab[2] => add_sub_6jf:auto_generated.datab[2]
datab[3] => add_sub_6jf:auto_generated.datab[3]
datab[4] => add_sub_6jf:auto_generated.datab[4]
datab[5] => add_sub_6jf:auto_generated.datab[5]
datab[6] => add_sub_6jf:auto_generated.datab[6]
datab[7] => add_sub_6jf:auto_generated.datab[7]
datab[8] => add_sub_6jf:auto_generated.datab[8]
datab[9] => add_sub_6jf:auto_generated.datab[9]
datab[10] => add_sub_6jf:auto_generated.datab[10]
datab[11] => add_sub_6jf:auto_generated.datab[11]
datab[12] => add_sub_6jf:auto_generated.datab[12]
cin => add_sub_6jf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6jf:auto_generated.result[0]
result[1] <= add_sub_6jf:auto_generated.result[1]
result[2] <= add_sub_6jf:auto_generated.result[2]
result[3] <= add_sub_6jf:auto_generated.result[3]
result[4] <= add_sub_6jf:auto_generated.result[4]
result[5] <= add_sub_6jf:auto_generated.result[5]
result[6] <= add_sub_6jf:auto_generated.result[6]
result[7] <= add_sub_6jf:auto_generated.result[7]
result[8] <= add_sub_6jf:auto_generated.result[8]
result[9] <= add_sub_6jf:auto_generated.result[9]
result[10] <= add_sub_6jf:auto_generated.result[10]
result[11] <= add_sub_6jf:auto_generated.result[11]
result[12] <= add_sub_6jf:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_aag:auto_generated.dataa[0]
dataa[1] => cmpr_aag:auto_generated.dataa[1]
dataa[2] => cmpr_aag:auto_generated.dataa[2]
dataa[3] => cmpr_aag:auto_generated.dataa[3]
dataa[4] => cmpr_aag:auto_generated.dataa[4]
dataa[5] => cmpr_aag:auto_generated.dataa[5]
datab[0] => cmpr_aag:auto_generated.datab[0]
datab[1] => cmpr_aag:auto_generated.datab[1]
datab[2] => cmpr_aag:auto_generated.datab[2]
datab[3] => cmpr_aag:auto_generated.datab[3]
datab[4] => cmpr_aag:auto_generated.datab[4]
datab[5] => cmpr_aag:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_aag:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|effect|cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|effect|cpueffect:cpueffect1|cpueffect_clock_0_in_arbitrator:the_cpueffect_clock_0_in
clk => d1_cpueffect_clock_0_in_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpueffect_clock_0_in_nativeaddress[0].DATAIN
cpu_0_data_master_address_to_slave[2] => cpueffect_clock_0_in_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => cpueffect_clock_0_in_nativeaddress[1].DATAIN
cpu_0_data_master_address_to_slave[3] => cpueffect_clock_0_in_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => cpueffect_clock_0_in_nativeaddress[2].DATAIN
cpu_0_data_master_address_to_slave[4] => cpueffect_clock_0_in_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => cpueffect_clock_0_in_address[3].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN12
cpu_0_data_master_address_to_slave[6] => Equal0.IN13
cpu_0_data_master_address_to_slave[7] => Equal0.IN14
cpu_0_data_master_address_to_slave[8] => Equal0.IN15
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN0
cpu_0_data_master_address_to_slave[13] => Equal0.IN19
cpu_0_data_master_address_to_slave[14] => Equal0.IN20
cpu_0_data_master_address_to_slave[15] => Equal0.IN21
cpu_0_data_master_address_to_slave[16] => Equal0.IN1
cpu_0_data_master_byteenable[0] => cpueffect_clock_0_in_byteenable~1.DATAB
cpu_0_data_master_byteenable[1] => cpueffect_clock_0_in_byteenable~0.DATAB
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_cpueffect_clock_0_in~0.IN1
cpu_0_data_master_read => cpueffect_clock_0_in_in_a_read_cycle.IN0
cpu_0_data_master_read => cpueffect_clock_0_in_read~0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_cpueffect_clock_0_in~0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_cpueffect_clock_0_in~0.IN0
cpu_0_data_master_write => cpueffect_clock_0_in_in_a_write_cycle.IN0
cpu_0_data_master_write => cpueffect_clock_0_in_write~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_cpueffect_clock_0_in~0.IN1
cpu_0_data_master_writedata[0] => cpueffect_clock_0_in_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpueffect_clock_0_in_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpueffect_clock_0_in_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpueffect_clock_0_in_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpueffect_clock_0_in_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpueffect_clock_0_in_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpueffect_clock_0_in_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpueffect_clock_0_in_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpueffect_clock_0_in_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpueffect_clock_0_in_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpueffect_clock_0_in_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpueffect_clock_0_in_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpueffect_clock_0_in_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpueffect_clock_0_in_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpueffect_clock_0_in_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpueffect_clock_0_in_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
cpueffect_clock_0_in_endofpacket => cpueffect_clock_0_in_endofpacket_from_sa.DATAIN
cpueffect_clock_0_in_readdata[0] => cpueffect_clock_0_in_readdata_from_sa[0].DATAIN
cpueffect_clock_0_in_readdata[1] => cpueffect_clock_0_in_readdata_from_sa[1].DATAIN
cpueffect_clock_0_in_readdata[2] => cpueffect_clock_0_in_readdata_from_sa[2].DATAIN
cpueffect_clock_0_in_readdata[3] => cpueffect_clock_0_in_readdata_from_sa[3].DATAIN
cpueffect_clock_0_in_readdata[4] => cpueffect_clock_0_in_readdata_from_sa[4].DATAIN
cpueffect_clock_0_in_readdata[5] => cpueffect_clock_0_in_readdata_from_sa[5].DATAIN
cpueffect_clock_0_in_readdata[6] => cpueffect_clock_0_in_readdata_from_sa[6].DATAIN
cpueffect_clock_0_in_readdata[7] => cpueffect_clock_0_in_readdata_from_sa[7].DATAIN
cpueffect_clock_0_in_readdata[8] => cpueffect_clock_0_in_readdata_from_sa[8].DATAIN
cpueffect_clock_0_in_readdata[9] => cpueffect_clock_0_in_readdata_from_sa[9].DATAIN
cpueffect_clock_0_in_readdata[10] => cpueffect_clock_0_in_readdata_from_sa[10].DATAIN
cpueffect_clock_0_in_readdata[11] => cpueffect_clock_0_in_readdata_from_sa[11].DATAIN
cpueffect_clock_0_in_readdata[12] => cpueffect_clock_0_in_readdata_from_sa[12].DATAIN
cpueffect_clock_0_in_readdata[13] => cpueffect_clock_0_in_readdata_from_sa[13].DATAIN
cpueffect_clock_0_in_readdata[14] => cpueffect_clock_0_in_readdata_from_sa[14].DATAIN
cpueffect_clock_0_in_readdata[15] => cpueffect_clock_0_in_readdata_from_sa[15].DATAIN
cpueffect_clock_0_in_waitrequest => cpueffect_clock_0_in_waits_for_write.IN0
cpueffect_clock_0_in_waitrequest => cpueffect_clock_0_in_waits_for_read.IN0
cpueffect_clock_0_in_waitrequest => cpueffect_clock_0_in_waitrequest_from_sa.DATAIN
reset_n => cpueffect_clock_0_in_reset_n.DATAIN
reset_n => d1_cpueffect_clock_0_in_end_xfer~reg0.PRESET
cpu_0_data_master_granted_cpueffect_clock_0_in <= cpu_0_data_master_qualified_request_cpueffect_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpueffect_clock_0_in <= cpu_0_data_master_qualified_request_cpueffect_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpueffect_clock_0_in <= cpu_0_data_master_read_data_valid_cpueffect_clock_0_in~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpueffect_clock_0_in <= cpu_0_data_master_requests_cpueffect_clock_0_in~1.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_byteenable[0] <= cpueffect_clock_0_in_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_byteenable[1] <= cpueffect_clock_0_in_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_endofpacket_from_sa <= cpueffect_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_nativeaddress[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_nativeaddress[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_nativeaddress[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_read <= cpueffect_clock_0_in_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[0] <= cpueffect_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[1] <= cpueffect_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[2] <= cpueffect_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[3] <= cpueffect_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[4] <= cpueffect_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[5] <= cpueffect_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[6] <= cpueffect_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[7] <= cpueffect_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[8] <= cpueffect_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[9] <= cpueffect_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[10] <= cpueffect_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[11] <= cpueffect_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[12] <= cpueffect_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[13] <= cpueffect_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[14] <= cpueffect_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_readdata_from_sa[15] <= cpueffect_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_waitrequest_from_sa <= cpueffect_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_write <= cpueffect_clock_0_in_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_in_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
d1_cpueffect_clock_0_in_end_xfer <= d1_cpueffect_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0_out_arbitrator:the_cpueffect_clock_0_out
clk => ~NO_FANOUT~
cpueffect_clock_0_out_address[0] => cpueffect_clock_0_out_address_to_slave[0].DATAIN
cpueffect_clock_0_out_address[1] => cpueffect_clock_0_out_address_to_slave[1].DATAIN
cpueffect_clock_0_out_address[2] => cpueffect_clock_0_out_address_to_slave[2].DATAIN
cpueffect_clock_0_out_address[3] => cpueffect_clock_0_out_address_to_slave[3].DATAIN
cpueffect_clock_0_out_byteenable[0] => ~NO_FANOUT~
cpueffect_clock_0_out_byteenable[1] => ~NO_FANOUT~
cpueffect_clock_0_out_granted_pll_0_s1 => ~NO_FANOUT~
cpueffect_clock_0_out_qualified_request_pll_0_s1 => r_1~0.IN1
cpueffect_clock_0_out_qualified_request_pll_0_s1 => r_1~3.IN0
cpueffect_clock_0_out_read => r_1~1.IN0
cpueffect_clock_0_out_read => r_1~0.IN0
cpueffect_clock_0_out_read_data_valid_pll_0_s1 => ~NO_FANOUT~
cpueffect_clock_0_out_requests_pll_0_s1 => ~NO_FANOUT~
cpueffect_clock_0_out_write => r_1~4.IN0
cpueffect_clock_0_out_write => r_1~3.IN1
cpueffect_clock_0_out_writedata[0] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[1] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[2] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[3] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[4] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[5] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[6] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[7] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[8] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[9] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[10] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[11] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[12] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[13] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[14] => ~NO_FANOUT~
cpueffect_clock_0_out_writedata[15] => ~NO_FANOUT~
d1_pll_0_s1_end_xfer => r_1~1.IN1
pll_0_s1_readdata_from_sa[0] => cpueffect_clock_0_out_readdata[0].DATAIN
pll_0_s1_readdata_from_sa[1] => cpueffect_clock_0_out_readdata[1].DATAIN
pll_0_s1_readdata_from_sa[2] => cpueffect_clock_0_out_readdata[2].DATAIN
pll_0_s1_readdata_from_sa[3] => cpueffect_clock_0_out_readdata[3].DATAIN
pll_0_s1_readdata_from_sa[4] => cpueffect_clock_0_out_readdata[4].DATAIN
pll_0_s1_readdata_from_sa[5] => cpueffect_clock_0_out_readdata[5].DATAIN
pll_0_s1_readdata_from_sa[6] => cpueffect_clock_0_out_readdata[6].DATAIN
pll_0_s1_readdata_from_sa[7] => cpueffect_clock_0_out_readdata[7].DATAIN
pll_0_s1_readdata_from_sa[8] => cpueffect_clock_0_out_readdata[8].DATAIN
pll_0_s1_readdata_from_sa[9] => cpueffect_clock_0_out_readdata[9].DATAIN
pll_0_s1_readdata_from_sa[10] => cpueffect_clock_0_out_readdata[10].DATAIN
pll_0_s1_readdata_from_sa[11] => cpueffect_clock_0_out_readdata[11].DATAIN
pll_0_s1_readdata_from_sa[12] => cpueffect_clock_0_out_readdata[12].DATAIN
pll_0_s1_readdata_from_sa[13] => cpueffect_clock_0_out_readdata[13].DATAIN
pll_0_s1_readdata_from_sa[14] => cpueffect_clock_0_out_readdata[14].DATAIN
pll_0_s1_readdata_from_sa[15] => cpueffect_clock_0_out_readdata[15].DATAIN
reset_n => cpueffect_clock_0_out_reset_n.DATAIN
cpueffect_clock_0_out_address_to_slave[0] <= cpueffect_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_address_to_slave[1] <= cpueffect_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_address_to_slave[2] <= cpueffect_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_address_to_slave[3] <= cpueffect_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[0] <= pll_0_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[1] <= pll_0_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[2] <= pll_0_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[3] <= pll_0_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[4] <= pll_0_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[5] <= pll_0_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[6] <= pll_0_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[7] <= pll_0_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[8] <= pll_0_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[9] <= pll_0_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[10] <= pll_0_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[11] <= pll_0_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[12] <= pll_0_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[13] <= pll_0_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[14] <= pll_0_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_readdata[15] <= pll_0_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0
master_clk => master_clk~0.IN6
master_endofpacket => master_endofpacket~0.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n~0.IN6
master_waitrequest => master_waitrequest~0.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk~0.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => slave_read~0.IN1
slave_reset_n => slave_reset_n~0.IN6
slave_write => slave_write~0.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= cpueffect_clock_0_master_FSM:master_FSM.master_read
master_write <= cpueffect_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= cpueffect_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= cpueffect_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector1.IN1
master_read_done_token => Selector3.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector2.IN2
master_write_done_token => Selector3.IN2
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_write_request~reg0.CLK
slave_read => Selector1.IN2
slave_read => next_slave_write_request~1.OUTPUTSELECT
slave_read => next_slave_read_request~0.OUTPUTSELECT
slave_read => slave_waitrequest~0.OUTPUTSELECT
slave_read => next_slave_state~1.OUTPUTSELECT
slave_read => next_slave_state~0.OUTPUTSELECT
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_read_request~reg0.ACLR
slave_write => slave_waitrequest~0.DATAA
slave_write => next_slave_state~1.DATAA
slave_write => next_slave_write_request~0.OUTPUTSELECT
slave_write => next_slave_state~0.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_in_d1.DATAIN
data_in => data_out~0.IN1
reset_n => data_in_d1.ACLR
data_out <= data_out~0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_master_FSM:master_FSM
master_clk => master_read_done~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write~reg0.CLK
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_read~reg0.ACLR
master_waitrequest => Selector2.IN2
master_waitrequest => Selector1.IN1
master_waitrequest => next_master_write~1.OUTPUTSELECT
master_waitrequest => next_master_write_done~0.OUTPUTSELECT
master_waitrequest => Selector0.IN0
master_waitrequest => next_master_read~0.OUTPUTSELECT
master_waitrequest => next_master_read_done~0.OUTPUTSELECT
slave_read_request_token => Selector3.IN2
slave_read_request_token => Selector1.IN2
slave_read_request_token => next_master_write~0.OUTPUTSELECT
slave_read_request_token => next_master_state~0.OUTPUTSELECT
slave_write_request_token => next_master_write~0.DATAA
slave_write_request_token => next_master_state~0.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_clock_0:the_cpueffect_clock_0|cpueffect_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|datain_s1_arbitrator:the_datain_s1
clk => d1_reasons_to_wait.CLK
clk => d1_datain_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => datain_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => datain_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN12
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN1
cpu_0_data_master_address_to_slave[7] => Equal0.IN11
cpu_0_data_master_address_to_slave[8] => Equal0.IN10
cpu_0_data_master_address_to_slave[9] => Equal0.IN9
cpu_0_data_master_address_to_slave[10] => Equal0.IN8
cpu_0_data_master_address_to_slave[11] => Equal0.IN7
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN6
cpu_0_data_master_address_to_slave[14] => Equal0.IN5
cpu_0_data_master_address_to_slave[15] => Equal0.IN4
cpu_0_data_master_address_to_slave[16] => Equal0.IN3
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_datain_s1~0.IN0
cpu_0_data_master_read => datain_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_datain_s1~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_datain_s1~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_datain_s1~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_datain_s1~0.IN1
datain_s1_readdata[0] => datain_s1_readdata_from_sa[0].DATAIN
datain_s1_readdata[1] => datain_s1_readdata_from_sa[1].DATAIN
datain_s1_readdata[2] => datain_s1_readdata_from_sa[2].DATAIN
datain_s1_readdata[3] => datain_s1_readdata_from_sa[3].DATAIN
datain_s1_readdata[4] => datain_s1_readdata_from_sa[4].DATAIN
datain_s1_readdata[5] => datain_s1_readdata_from_sa[5].DATAIN
datain_s1_readdata[6] => datain_s1_readdata_from_sa[6].DATAIN
datain_s1_readdata[7] => datain_s1_readdata_from_sa[7].DATAIN
datain_s1_readdata[8] => datain_s1_readdata_from_sa[8].DATAIN
datain_s1_readdata[9] => datain_s1_readdata_from_sa[9].DATAIN
datain_s1_readdata[10] => datain_s1_readdata_from_sa[10].DATAIN
datain_s1_readdata[11] => datain_s1_readdata_from_sa[11].DATAIN
datain_s1_readdata[12] => datain_s1_readdata_from_sa[12].DATAIN
datain_s1_readdata[13] => datain_s1_readdata_from_sa[13].DATAIN
datain_s1_readdata[14] => datain_s1_readdata_from_sa[14].DATAIN
datain_s1_readdata[15] => datain_s1_readdata_from_sa[15].DATAIN
reset_n => datain_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_datain_s1_end_xfer~reg0.PRESET
cpu_0_data_master_granted_datain_s1 <= cpu_0_data_master_qualified_request_datain_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_datain_s1 <= cpu_0_data_master_qualified_request_datain_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_datain_s1 <= cpu_0_data_master_read_data_valid_datain_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_datain_s1 <= cpu_0_data_master_requests_datain_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_datain_s1_end_xfer <= d1_datain_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
datain_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[0] <= datain_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[1] <= datain_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[2] <= datain_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[3] <= datain_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[4] <= datain_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[5] <= datain_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[6] <= datain_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[7] <= datain_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[8] <= datain_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[9] <= datain_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[10] <= datain_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[11] <= datain_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[12] <= datain_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[13] <= datain_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[14] <= datain_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_readdata_from_sa[15] <= datain_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
datain_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|datain:the_datain
address[0] => Equal0.IN30
address[1] => Equal0.IN31
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|dataout_s1_arbitrator:the_dataout_s1
clk => d1_reasons_to_wait.CLK
clk => d1_dataout_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => dataout_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => dataout_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN1
cpu_0_data_master_address_to_slave[6] => Equal0.IN2
cpu_0_data_master_address_to_slave[7] => Equal0.IN12
cpu_0_data_master_address_to_slave[8] => Equal0.IN11
cpu_0_data_master_address_to_slave[9] => Equal0.IN10
cpu_0_data_master_address_to_slave[10] => Equal0.IN9
cpu_0_data_master_address_to_slave[11] => Equal0.IN8
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN7
cpu_0_data_master_address_to_slave[14] => Equal0.IN6
cpu_0_data_master_address_to_slave[15] => Equal0.IN5
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_dataout_s1~0.IN0
cpu_0_data_master_read => dataout_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_dataout_s1~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_dataout_s1~0.IN0
cpu_0_data_master_write => dataout_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_dataout_s1~0.IN1
cpu_0_data_master_writedata[0] => dataout_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => dataout_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => dataout_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => dataout_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => dataout_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => dataout_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => dataout_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => dataout_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => dataout_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => dataout_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => dataout_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => dataout_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => dataout_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => dataout_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => dataout_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => dataout_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
dataout_s1_readdata[0] => dataout_s1_readdata_from_sa[0].DATAIN
dataout_s1_readdata[1] => dataout_s1_readdata_from_sa[1].DATAIN
dataout_s1_readdata[2] => dataout_s1_readdata_from_sa[2].DATAIN
dataout_s1_readdata[3] => dataout_s1_readdata_from_sa[3].DATAIN
dataout_s1_readdata[4] => dataout_s1_readdata_from_sa[4].DATAIN
dataout_s1_readdata[5] => dataout_s1_readdata_from_sa[5].DATAIN
dataout_s1_readdata[6] => dataout_s1_readdata_from_sa[6].DATAIN
dataout_s1_readdata[7] => dataout_s1_readdata_from_sa[7].DATAIN
dataout_s1_readdata[8] => dataout_s1_readdata_from_sa[8].DATAIN
dataout_s1_readdata[9] => dataout_s1_readdata_from_sa[9].DATAIN
dataout_s1_readdata[10] => dataout_s1_readdata_from_sa[10].DATAIN
dataout_s1_readdata[11] => dataout_s1_readdata_from_sa[11].DATAIN
dataout_s1_readdata[12] => dataout_s1_readdata_from_sa[12].DATAIN
dataout_s1_readdata[13] => dataout_s1_readdata_from_sa[13].DATAIN
dataout_s1_readdata[14] => dataout_s1_readdata_from_sa[14].DATAIN
dataout_s1_readdata[15] => dataout_s1_readdata_from_sa[15].DATAIN
reset_n => dataout_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_dataout_s1_end_xfer~reg0.PRESET
cpu_0_data_master_granted_dataout_s1 <= cpu_0_data_master_qualified_request_dataout_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_dataout_s1 <= cpu_0_data_master_qualified_request_dataout_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_dataout_s1 <= cpu_0_data_master_read_data_valid_dataout_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_dataout_s1 <= cpu_0_data_master_requests_dataout_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_dataout_s1_end_xfer <= d1_dataout_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_chipselect <= cpu_0_data_master_qualified_request_dataout_s1~1.DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[0] <= dataout_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[1] <= dataout_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[2] <= dataout_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[3] <= dataout_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[4] <= dataout_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[5] <= dataout_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[6] <= dataout_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[7] <= dataout_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[8] <= dataout_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[9] <= dataout_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[10] <= dataout_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[11] <= dataout_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[12] <= dataout_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[13] <= dataout_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[14] <= dataout_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_readdata_from_sa[15] <= dataout_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_write_n <= dataout_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
dataout_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|dataout:the_dataout
address[0] => Equal0.IN30
address[1] => Equal0.IN31
chipselect => always0~0.IN1
clk => data_out[15].CLK
clk => data_out[14].CLK
clk => data_out[13].CLK
clk => data_out[12].CLK
clk => data_out[11].CLK
clk => data_out[10].CLK
clk => data_out[9].CLK
clk => data_out[8].CLK
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[15].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => always0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out~15.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1
clk => d1_reasons_to_wait.CLK
clk => onchip_memory2_0_s1_arb_share_counter.CLK
clk => onchip_memory2_0_s1_slavearbiterlockenable.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1.CLK
clk => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
clk => last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1.CLK
clk => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
clk => onchip_memory2_0_s1_saved_chosen_master_vector[1].CLK
clk => onchip_memory2_0_s1_saved_chosen_master_vector[0].CLK
clk => onchip_memory2_0_s1_arb_addend[1].CLK
clk => onchip_memory2_0_s1_arb_addend[0].CLK
clk => onchip_memory2_0_s1_reg_firsttransfer.CLK
clk => d1_onchip_memory2_0_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => onchip_memory2_0_s1_address~12.DATAB
cpu_0_data_master_address_to_slave[3] => onchip_memory2_0_s1_address~11.DATAB
cpu_0_data_master_address_to_slave[4] => onchip_memory2_0_s1_address~10.DATAB
cpu_0_data_master_address_to_slave[5] => onchip_memory2_0_s1_address~9.DATAB
cpu_0_data_master_address_to_slave[6] => onchip_memory2_0_s1_address~8.DATAB
cpu_0_data_master_address_to_slave[7] => onchip_memory2_0_s1_address~7.DATAB
cpu_0_data_master_address_to_slave[8] => onchip_memory2_0_s1_address~6.DATAB
cpu_0_data_master_address_to_slave[9] => onchip_memory2_0_s1_address~5.DATAB
cpu_0_data_master_address_to_slave[10] => onchip_memory2_0_s1_address~4.DATAB
cpu_0_data_master_address_to_slave[11] => onchip_memory2_0_s1_address~3.DATAB
cpu_0_data_master_address_to_slave[12] => onchip_memory2_0_s1_address~2.DATAB
cpu_0_data_master_address_to_slave[13] => onchip_memory2_0_s1_address~1.DATAB
cpu_0_data_master_address_to_slave[14] => onchip_memory2_0_s1_address~0.DATAB
cpu_0_data_master_address_to_slave[15] => Equal0.IN31
cpu_0_data_master_address_to_slave[16] => Equal0.IN0
cpu_0_data_master_byteenable[0] => onchip_memory2_0_s1_byteenable~3.DATAB
cpu_0_data_master_byteenable[1] => onchip_memory2_0_s1_byteenable~2.DATAB
cpu_0_data_master_byteenable[2] => onchip_memory2_0_s1_byteenable~1.DATAB
cpu_0_data_master_byteenable[3] => onchip_memory2_0_s1_byteenable~0.DATAB
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_onchip_memory2_0_s1~0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_onchip_memory2_0_s1~0.IN0
cpu_0_data_master_write => onchip_memory2_0_s1_write~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_onchip_memory2_0_s1~0.IN1
cpu_0_data_master_writedata[0] => onchip_memory2_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => onchip_memory2_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => onchip_memory2_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => onchip_memory2_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => onchip_memory2_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => onchip_memory2_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => onchip_memory2_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => onchip_memory2_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => onchip_memory2_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => onchip_memory2_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => onchip_memory2_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => onchip_memory2_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => onchip_memory2_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => onchip_memory2_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => onchip_memory2_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => onchip_memory2_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => onchip_memory2_0_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => onchip_memory2_0_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => onchip_memory2_0_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => onchip_memory2_0_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => onchip_memory2_0_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => onchip_memory2_0_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => onchip_memory2_0_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => onchip_memory2_0_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => onchip_memory2_0_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => onchip_memory2_0_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => onchip_memory2_0_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => onchip_memory2_0_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => onchip_memory2_0_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => onchip_memory2_0_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => onchip_memory2_0_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => onchip_memory2_0_s1_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => onchip_memory2_0_s1_address~12.DATAA
cpu_0_instruction_master_address_to_slave[3] => onchip_memory2_0_s1_address~11.DATAA
cpu_0_instruction_master_address_to_slave[4] => onchip_memory2_0_s1_address~10.DATAA
cpu_0_instruction_master_address_to_slave[5] => onchip_memory2_0_s1_address~9.DATAA
cpu_0_instruction_master_address_to_slave[6] => onchip_memory2_0_s1_address~8.DATAA
cpu_0_instruction_master_address_to_slave[7] => onchip_memory2_0_s1_address~7.DATAA
cpu_0_instruction_master_address_to_slave[8] => onchip_memory2_0_s1_address~6.DATAA
cpu_0_instruction_master_address_to_slave[9] => onchip_memory2_0_s1_address~5.DATAA
cpu_0_instruction_master_address_to_slave[10] => onchip_memory2_0_s1_address~4.DATAA
cpu_0_instruction_master_address_to_slave[11] => onchip_memory2_0_s1_address~3.DATAA
cpu_0_instruction_master_address_to_slave[12] => onchip_memory2_0_s1_address~2.DATAA
cpu_0_instruction_master_address_to_slave[13] => onchip_memory2_0_s1_address~1.DATAA
cpu_0_instruction_master_address_to_slave[14] => onchip_memory2_0_s1_address~0.DATAA
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN31
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN0
cpu_0_instruction_master_latency_counter => LessThan1.IN2
cpu_0_instruction_master_read => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in~0.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~0.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_onchip_memory2_0_s1~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_onchip_memory2_0_s1~0.IN0
onchip_memory2_0_s1_readdata[0] => onchip_memory2_0_s1_readdata_from_sa[0].DATAIN
onchip_memory2_0_s1_readdata[1] => onchip_memory2_0_s1_readdata_from_sa[1].DATAIN
onchip_memory2_0_s1_readdata[2] => onchip_memory2_0_s1_readdata_from_sa[2].DATAIN
onchip_memory2_0_s1_readdata[3] => onchip_memory2_0_s1_readdata_from_sa[3].DATAIN
onchip_memory2_0_s1_readdata[4] => onchip_memory2_0_s1_readdata_from_sa[4].DATAIN
onchip_memory2_0_s1_readdata[5] => onchip_memory2_0_s1_readdata_from_sa[5].DATAIN
onchip_memory2_0_s1_readdata[6] => onchip_memory2_0_s1_readdata_from_sa[6].DATAIN
onchip_memory2_0_s1_readdata[7] => onchip_memory2_0_s1_readdata_from_sa[7].DATAIN
onchip_memory2_0_s1_readdata[8] => onchip_memory2_0_s1_readdata_from_sa[8].DATAIN
onchip_memory2_0_s1_readdata[9] => onchip_memory2_0_s1_readdata_from_sa[9].DATAIN
onchip_memory2_0_s1_readdata[10] => onchip_memory2_0_s1_readdata_from_sa[10].DATAIN
onchip_memory2_0_s1_readdata[11] => onchip_memory2_0_s1_readdata_from_sa[11].DATAIN
onchip_memory2_0_s1_readdata[12] => onchip_memory2_0_s1_readdata_from_sa[12].DATAIN
onchip_memory2_0_s1_readdata[13] => onchip_memory2_0_s1_readdata_from_sa[13].DATAIN
onchip_memory2_0_s1_readdata[14] => onchip_memory2_0_s1_readdata_from_sa[14].DATAIN
onchip_memory2_0_s1_readdata[15] => onchip_memory2_0_s1_readdata_from_sa[15].DATAIN
onchip_memory2_0_s1_readdata[16] => onchip_memory2_0_s1_readdata_from_sa[16].DATAIN
onchip_memory2_0_s1_readdata[17] => onchip_memory2_0_s1_readdata_from_sa[17].DATAIN
onchip_memory2_0_s1_readdata[18] => onchip_memory2_0_s1_readdata_from_sa[18].DATAIN
onchip_memory2_0_s1_readdata[19] => onchip_memory2_0_s1_readdata_from_sa[19].DATAIN
onchip_memory2_0_s1_readdata[20] => onchip_memory2_0_s1_readdata_from_sa[20].DATAIN
onchip_memory2_0_s1_readdata[21] => onchip_memory2_0_s1_readdata_from_sa[21].DATAIN
onchip_memory2_0_s1_readdata[22] => onchip_memory2_0_s1_readdata_from_sa[22].DATAIN
onchip_memory2_0_s1_readdata[23] => onchip_memory2_0_s1_readdata_from_sa[23].DATAIN
onchip_memory2_0_s1_readdata[24] => onchip_memory2_0_s1_readdata_from_sa[24].DATAIN
onchip_memory2_0_s1_readdata[25] => onchip_memory2_0_s1_readdata_from_sa[25].DATAIN
onchip_memory2_0_s1_readdata[26] => onchip_memory2_0_s1_readdata_from_sa[26].DATAIN
onchip_memory2_0_s1_readdata[27] => onchip_memory2_0_s1_readdata_from_sa[27].DATAIN
onchip_memory2_0_s1_readdata[28] => onchip_memory2_0_s1_readdata_from_sa[28].DATAIN
onchip_memory2_0_s1_readdata[29] => onchip_memory2_0_s1_readdata_from_sa[29].DATAIN
onchip_memory2_0_s1_readdata[30] => onchip_memory2_0_s1_readdata_from_sa[30].DATAIN
onchip_memory2_0_s1_readdata[31] => onchip_memory2_0_s1_readdata_from_sa[31].DATAIN
reset_n => onchip_memory2_0_s1_reg_firsttransfer.PRESET
reset_n => onchip_memory2_0_s1_arb_addend[0].PRESET
reset_n => onchip_memory2_0_s1_arb_addend[1].ACLR
reset_n => onchip_memory2_0_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_memory2_0_s1_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1.ACLR
reset_n => onchip_memory2_0_s1_slavearbiterlockenable.ACLR
reset_n => onchip_memory2_0_s1_arb_share_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_onchip_memory2_0_s1_end_xfer~reg0.PRESET
reset_n => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
reset_n => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
cpu_0_data_master_granted_onchip_memory2_0_s1 <= onchip_memory2_0_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 <= cpu_0_data_master_qualified_request_onchip_memory2_0_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 <= cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_onchip_memory2_0_s1 <= cpu_0_data_master_requests_onchip_memory2_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_onchip_memory2_0_s1 <= onchip_memory2_0_s1_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 <= cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 <= cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_onchip_memory2_0_s1 <= cpu_0_instruction_master_requests_onchip_memory2_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_memory2_0_s1_end_xfer <= d1_onchip_memory2_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[0] <= onchip_memory2_0_s1_address~12.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[1] <= onchip_memory2_0_s1_address~11.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[2] <= onchip_memory2_0_s1_address~10.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[3] <= onchip_memory2_0_s1_address~9.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[4] <= onchip_memory2_0_s1_address~8.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[5] <= onchip_memory2_0_s1_address~7.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[6] <= onchip_memory2_0_s1_address~6.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[7] <= onchip_memory2_0_s1_address~5.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[8] <= onchip_memory2_0_s1_address~4.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[9] <= onchip_memory2_0_s1_address~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[10] <= onchip_memory2_0_s1_address~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[11] <= onchip_memory2_0_s1_address~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[12] <= onchip_memory2_0_s1_address~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[0] <= onchip_memory2_0_s1_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[1] <= onchip_memory2_0_s1_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[2] <= onchip_memory2_0_s1_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[3] <= onchip_memory2_0_s1_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_chipselect <= onchip_memory2_0_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_clken <= <VCC>
onchip_memory2_0_s1_readdata_from_sa[0] <= onchip_memory2_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[1] <= onchip_memory2_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[2] <= onchip_memory2_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[3] <= onchip_memory2_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[4] <= onchip_memory2_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[5] <= onchip_memory2_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[6] <= onchip_memory2_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[7] <= onchip_memory2_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[8] <= onchip_memory2_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[9] <= onchip_memory2_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[10] <= onchip_memory2_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[11] <= onchip_memory2_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[12] <= onchip_memory2_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[13] <= onchip_memory2_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[14] <= onchip_memory2_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[15] <= onchip_memory2_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[16] <= onchip_memory2_0_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[17] <= onchip_memory2_0_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[18] <= onchip_memory2_0_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[19] <= onchip_memory2_0_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[20] <= onchip_memory2_0_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[21] <= onchip_memory2_0_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[22] <= onchip_memory2_0_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[23] <= onchip_memory2_0_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[24] <= onchip_memory2_0_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[25] <= onchip_memory2_0_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[26] <= onchip_memory2_0_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[27] <= onchip_memory2_0_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[28] <= onchip_memory2_0_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[29] <= onchip_memory2_0_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[30] <= onchip_memory2_0_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[31] <= onchip_memory2_0_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_write <= onchip_memory2_0_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0
address[0] => address[0]~12.IN1
address[1] => address[1]~11.IN1
address[2] => address[2]~10.IN1
address[3] => address[3]~9.IN1
address[4] => address[4]~8.IN1
address[5] => address[5]~7.IN1
address[6] => address[6]~6.IN1
address[7] => address[7]~5.IN1
address[8] => address[8]~4.IN1
address[9] => address[9]~3.IN1
address[10] => address[10]~2.IN1
address[11] => address[11]~1.IN1
address[12] => address[12]~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => wren~0.IN0
clk => clk~0.IN1
clken => clken~0.IN1
write => wren~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_k3c1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k3c1:auto_generated.data_a[0]
data_a[1] => altsyncram_k3c1:auto_generated.data_a[1]
data_a[2] => altsyncram_k3c1:auto_generated.data_a[2]
data_a[3] => altsyncram_k3c1:auto_generated.data_a[3]
data_a[4] => altsyncram_k3c1:auto_generated.data_a[4]
data_a[5] => altsyncram_k3c1:auto_generated.data_a[5]
data_a[6] => altsyncram_k3c1:auto_generated.data_a[6]
data_a[7] => altsyncram_k3c1:auto_generated.data_a[7]
data_a[8] => altsyncram_k3c1:auto_generated.data_a[8]
data_a[9] => altsyncram_k3c1:auto_generated.data_a[9]
data_a[10] => altsyncram_k3c1:auto_generated.data_a[10]
data_a[11] => altsyncram_k3c1:auto_generated.data_a[11]
data_a[12] => altsyncram_k3c1:auto_generated.data_a[12]
data_a[13] => altsyncram_k3c1:auto_generated.data_a[13]
data_a[14] => altsyncram_k3c1:auto_generated.data_a[14]
data_a[15] => altsyncram_k3c1:auto_generated.data_a[15]
data_a[16] => altsyncram_k3c1:auto_generated.data_a[16]
data_a[17] => altsyncram_k3c1:auto_generated.data_a[17]
data_a[18] => altsyncram_k3c1:auto_generated.data_a[18]
data_a[19] => altsyncram_k3c1:auto_generated.data_a[19]
data_a[20] => altsyncram_k3c1:auto_generated.data_a[20]
data_a[21] => altsyncram_k3c1:auto_generated.data_a[21]
data_a[22] => altsyncram_k3c1:auto_generated.data_a[22]
data_a[23] => altsyncram_k3c1:auto_generated.data_a[23]
data_a[24] => altsyncram_k3c1:auto_generated.data_a[24]
data_a[25] => altsyncram_k3c1:auto_generated.data_a[25]
data_a[26] => altsyncram_k3c1:auto_generated.data_a[26]
data_a[27] => altsyncram_k3c1:auto_generated.data_a[27]
data_a[28] => altsyncram_k3c1:auto_generated.data_a[28]
data_a[29] => altsyncram_k3c1:auto_generated.data_a[29]
data_a[30] => altsyncram_k3c1:auto_generated.data_a[30]
data_a[31] => altsyncram_k3c1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k3c1:auto_generated.address_a[0]
address_a[1] => altsyncram_k3c1:auto_generated.address_a[1]
address_a[2] => altsyncram_k3c1:auto_generated.address_a[2]
address_a[3] => altsyncram_k3c1:auto_generated.address_a[3]
address_a[4] => altsyncram_k3c1:auto_generated.address_a[4]
address_a[5] => altsyncram_k3c1:auto_generated.address_a[5]
address_a[6] => altsyncram_k3c1:auto_generated.address_a[6]
address_a[7] => altsyncram_k3c1:auto_generated.address_a[7]
address_a[8] => altsyncram_k3c1:auto_generated.address_a[8]
address_a[9] => altsyncram_k3c1:auto_generated.address_a[9]
address_a[10] => altsyncram_k3c1:auto_generated.address_a[10]
address_a[11] => altsyncram_k3c1:auto_generated.address_a[11]
address_a[12] => altsyncram_k3c1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k3c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_k3c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_k3c1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_k3c1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_k3c1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_k3c1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k3c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k3c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k3c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k3c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k3c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k3c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k3c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k3c1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k3c1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k3c1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k3c1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k3c1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k3c1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k3c1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k3c1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k3c1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k3c1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k3c1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k3c1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k3c1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k3c1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k3c1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k3c1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k3c1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k3c1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k3c1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k3c1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k3c1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k3c1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k3c1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k3c1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k3c1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode3.data[0]
address_a[12] => decode_1oa:deep_decode.data[0]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clocken0 => decode_1oa:deep_decode.enable
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_ujb:mux2.result[0]
q_a[1] <= mux_ujb:mux2.result[1]
q_a[2] <= mux_ujb:mux2.result[2]
q_a[3] <= mux_ujb:mux2.result[3]
q_a[4] <= mux_ujb:mux2.result[4]
q_a[5] <= mux_ujb:mux2.result[5]
q_a[6] <= mux_ujb:mux2.result[6]
q_a[7] <= mux_ujb:mux2.result[7]
q_a[8] <= mux_ujb:mux2.result[8]
q_a[9] <= mux_ujb:mux2.result[9]
q_a[10] <= mux_ujb:mux2.result[10]
q_a[11] <= mux_ujb:mux2.result[11]
q_a[12] <= mux_ujb:mux2.result[12]
q_a[13] <= mux_ujb:mux2.result[13]
q_a[14] <= mux_ujb:mux2.result[14]
q_a[15] <= mux_ujb:mux2.result[15]
q_a[16] <= mux_ujb:mux2.result[16]
q_a[17] <= mux_ujb:mux2.result[17]
q_a[18] <= mux_ujb:mux2.result[18]
q_a[19] <= mux_ujb:mux2.result[19]
q_a[20] <= mux_ujb:mux2.result[20]
q_a[21] <= mux_ujb:mux2.result[21]
q_a[22] <= mux_ujb:mux2.result[22]
q_a[23] <= mux_ujb:mux2.result[23]
q_a[24] <= mux_ujb:mux2.result[24]
q_a[25] <= mux_ujb:mux2.result[25]
q_a[26] <= mux_ujb:mux2.result[26]
q_a[27] <= mux_ujb:mux2.result[27]
q_a[28] <= mux_ujb:mux2.result[28]
q_a[29] <= mux_ujb:mux2.result[29]
q_a[30] <= mux_ujb:mux2.result[30]
q_a[31] <= mux_ujb:mux2.result[31]
wren_a => decode_1oa:decode3.enable


|effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_k3c1:auto_generated|mux_ujb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|pll_0_s1_arbitrator:the_pll_0_s1
clk => d1_reasons_to_wait.CLK
clk => d1_pll_0_s1_end_xfer~reg0.CLK
cpueffect_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
cpueffect_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
cpueffect_clock_0_out_address_to_slave[2] => ~NO_FANOUT~
cpueffect_clock_0_out_address_to_slave[3] => ~NO_FANOUT~
cpueffect_clock_0_out_nativeaddress[0] => pll_0_s1_address[0].DATAIN
cpueffect_clock_0_out_nativeaddress[1] => pll_0_s1_address[1].DATAIN
cpueffect_clock_0_out_nativeaddress[2] => pll_0_s1_address[2].DATAIN
cpueffect_clock_0_out_read => pll_0_s1_in_a_read_cycle.IN0
cpueffect_clock_0_out_read => pll_0_s1_read~0.IN0
cpueffect_clock_0_out_read => cpueffect_clock_0_out_requests_pll_0_s1~0.IN0
cpueffect_clock_0_out_write => pll_0_s1_write~0.IN0
cpueffect_clock_0_out_write => cpueffect_clock_0_out_requests_pll_0_s1~0.IN1
cpueffect_clock_0_out_writedata[0] => pll_0_s1_writedata[0].DATAIN
cpueffect_clock_0_out_writedata[1] => pll_0_s1_writedata[1].DATAIN
cpueffect_clock_0_out_writedata[2] => pll_0_s1_writedata[2].DATAIN
cpueffect_clock_0_out_writedata[3] => pll_0_s1_writedata[3].DATAIN
cpueffect_clock_0_out_writedata[4] => pll_0_s1_writedata[4].DATAIN
cpueffect_clock_0_out_writedata[5] => pll_0_s1_writedata[5].DATAIN
cpueffect_clock_0_out_writedata[6] => pll_0_s1_writedata[6].DATAIN
cpueffect_clock_0_out_writedata[7] => pll_0_s1_writedata[7].DATAIN
cpueffect_clock_0_out_writedata[8] => pll_0_s1_writedata[8].DATAIN
cpueffect_clock_0_out_writedata[9] => pll_0_s1_writedata[9].DATAIN
cpueffect_clock_0_out_writedata[10] => pll_0_s1_writedata[10].DATAIN
cpueffect_clock_0_out_writedata[11] => pll_0_s1_writedata[11].DATAIN
cpueffect_clock_0_out_writedata[12] => pll_0_s1_writedata[12].DATAIN
cpueffect_clock_0_out_writedata[13] => pll_0_s1_writedata[13].DATAIN
cpueffect_clock_0_out_writedata[14] => pll_0_s1_writedata[14].DATAIN
cpueffect_clock_0_out_writedata[15] => pll_0_s1_writedata[15].DATAIN
pll_0_s1_readdata[0] => pll_0_s1_readdata_from_sa[0].DATAIN
pll_0_s1_readdata[1] => pll_0_s1_readdata_from_sa[1].DATAIN
pll_0_s1_readdata[2] => pll_0_s1_readdata_from_sa[2].DATAIN
pll_0_s1_readdata[3] => pll_0_s1_readdata_from_sa[3].DATAIN
pll_0_s1_readdata[4] => pll_0_s1_readdata_from_sa[4].DATAIN
pll_0_s1_readdata[5] => pll_0_s1_readdata_from_sa[5].DATAIN
pll_0_s1_readdata[6] => pll_0_s1_readdata_from_sa[6].DATAIN
pll_0_s1_readdata[7] => pll_0_s1_readdata_from_sa[7].DATAIN
pll_0_s1_readdata[8] => pll_0_s1_readdata_from_sa[8].DATAIN
pll_0_s1_readdata[9] => pll_0_s1_readdata_from_sa[9].DATAIN
pll_0_s1_readdata[10] => pll_0_s1_readdata_from_sa[10].DATAIN
pll_0_s1_readdata[11] => pll_0_s1_readdata_from_sa[11].DATAIN
pll_0_s1_readdata[12] => pll_0_s1_readdata_from_sa[12].DATAIN
pll_0_s1_readdata[13] => pll_0_s1_readdata_from_sa[13].DATAIN
pll_0_s1_readdata[14] => pll_0_s1_readdata_from_sa[14].DATAIN
pll_0_s1_readdata[15] => pll_0_s1_readdata_from_sa[15].DATAIN
pll_0_s1_resetrequest => pll_0_s1_resetrequest_from_sa.DATAIN
reset_n => pll_0_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_pll_0_s1_end_xfer~reg0.PRESET
cpueffect_clock_0_out_granted_pll_0_s1 <= cpueffect_clock_0_out_requests_pll_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_qualified_request_pll_0_s1 <= cpueffect_clock_0_out_requests_pll_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpueffect_clock_0_out_read_data_valid_pll_0_s1 <= <GND>
cpueffect_clock_0_out_requests_pll_0_s1 <= cpueffect_clock_0_out_requests_pll_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
d1_pll_0_s1_end_xfer <= d1_pll_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_address[0] <= cpueffect_clock_0_out_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_address[1] <= cpueffect_clock_0_out_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_address[2] <= cpueffect_clock_0_out_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_chipselect <= cpueffect_clock_0_out_requests_pll_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_read <= pll_0_s1_read~0.DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[0] <= pll_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[1] <= pll_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[2] <= pll_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[3] <= pll_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[4] <= pll_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[5] <= pll_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[6] <= pll_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[7] <= pll_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[8] <= pll_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[9] <= pll_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[10] <= pll_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[11] <= pll_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[12] <= pll_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[13] <= pll_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[14] <= pll_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_readdata_from_sa[15] <= pll_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_resetrequest_from_sa <= pll_0_s1_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_write <= pll_0_s1_write~0.DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[0] <= cpueffect_clock_0_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[1] <= cpueffect_clock_0_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[2] <= cpueffect_clock_0_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[3] <= cpueffect_clock_0_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[4] <= cpueffect_clock_0_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[5] <= cpueffect_clock_0_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[6] <= cpueffect_clock_0_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[7] <= cpueffect_clock_0_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[8] <= cpueffect_clock_0_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[9] <= cpueffect_clock_0_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[10] <= cpueffect_clock_0_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[11] <= cpueffect_clock_0_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[12] <= cpueffect_clock_0_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[13] <= cpueffect_clock_0_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[14] <= cpueffect_clock_0_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_0_s1_writedata[15] <= cpueffect_clock_0_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|pll_0:the_pll_0
address[0] => readdata~15.OUTPUTSELECT
address[0] => readdata~14.OUTPUTSELECT
address[0] => readdata~13.OUTPUTSELECT
address[0] => readdata~12.OUTPUTSELECT
address[0] => readdata~11.OUTPUTSELECT
address[0] => readdata~10.OUTPUTSELECT
address[0] => readdata~9.OUTPUTSELECT
address[0] => readdata~8.OUTPUTSELECT
address[0] => readdata~7.OUTPUTSELECT
address[0] => readdata~6.OUTPUTSELECT
address[0] => readdata~5.OUTPUTSELECT
address[0] => readdata~4.OUTPUTSELECT
address[0] => readdata~3.OUTPUTSELECT
address[0] => readdata~2.OUTPUTSELECT
address[0] => readdata~1.OUTPUTSELECT
address[0] => readdata~0.OUTPUTSELECT
address[0] => Equal1.IN0
address[1] => Equal1.IN2
address[2] => Equal1.IN1
chipselect => control_reg_en.IN1
clk => inclk0.IN1
read => ~NO_FANOUT~
reset_n => status_reg_out[0].ACLR
reset_n => status_reg_out[1].ACLR
reset_n => status_reg_out[2].ACLR
reset_n => status_reg_out[3].ACLR
reset_n => status_reg_out[4].ACLR
reset_n => status_reg_out[5].ACLR
reset_n => status_reg_out[6].ACLR
reset_n => status_reg_out[7].ACLR
reset_n => status_reg_out[8].ACLR
reset_n => status_reg_out[9].ACLR
reset_n => status_reg_out[10].ACLR
reset_n => status_reg_out[11].ACLR
reset_n => status_reg_out[12].ACLR
reset_n => status_reg_out[13].ACLR
reset_n => status_reg_out[14].ACLR
reset_n => status_reg_out[15].ACLR
reset_n => control_reg_out[15].ACLR
reset_n => control_reg_out[14].ACLR
reset_n => control_reg_out[13].ACLR
reset_n => control_reg_out[12].ACLR
reset_n => control_reg_out[11].ACLR
reset_n => control_reg_out[10].ACLR
reset_n => control_reg_out[9].ACLR
reset_n => control_reg_out[8].ACLR
reset_n => control_reg_out[7].ACLR
reset_n => control_reg_out[6].ACLR
reset_n => control_reg_out[5].ACLR
reset_n => control_reg_out[4].ACLR
reset_n => control_reg_out[3].ACLR
reset_n => control_reg_out[2].ACLR
reset_n => control_reg_out[1].ACLR
reset_n => control_reg_out[0].ACLR
write => control_reg_en~0.IN1
writedata[0] => control_reg_out[0].DATAIN
writedata[1] => control_reg_out[1].DATAIN
writedata[2] => control_reg_out[2].DATAIN
writedata[3] => control_reg_out[3].DATAIN
writedata[4] => control_reg_out[4].DATAIN
writedata[5] => control_reg_out[5].DATAIN
writedata[6] => control_reg_out[6].DATAIN
writedata[7] => control_reg_out[7].DATAIN
writedata[8] => control_reg_out[8].DATAIN
writedata[9] => control_reg_out[9].DATAIN
writedata[10] => control_reg_out[10].DATAIN
writedata[11] => control_reg_out[11].DATAIN
writedata[12] => control_reg_out[12].DATAIN
writedata[13] => control_reg_out[13].DATAIN
writedata[14] => control_reg_out[14].DATAIN
writedata[15] => control_reg_out[15].DATAIN
c0 <= altpllpll_0:the_pll.c0
readdata[0] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= count_done.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|effect|cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|effect|cpueffect:cpueffect1|vibrato_on_s1_arbitrator:the_vibrato_on_s1
clk => d1_reasons_to_wait.CLK
clk => d1_vibrato_on_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => vibrato_on_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => vibrato_on_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN12
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN11
cpu_0_data_master_address_to_slave[7] => Equal0.IN10
cpu_0_data_master_address_to_slave[8] => Equal0.IN9
cpu_0_data_master_address_to_slave[9] => Equal0.IN8
cpu_0_data_master_address_to_slave[10] => Equal0.IN7
cpu_0_data_master_address_to_slave[11] => Equal0.IN6
cpu_0_data_master_address_to_slave[12] => Equal0.IN1
cpu_0_data_master_address_to_slave[13] => Equal0.IN5
cpu_0_data_master_address_to_slave[14] => Equal0.IN4
cpu_0_data_master_address_to_slave[15] => Equal0.IN3
cpu_0_data_master_address_to_slave[16] => Equal0.IN2
cpu_0_data_master_latency_counter => cpu_0_data_master_qualified_request_vibrato_on_s1~0.IN0
cpu_0_data_master_read => vibrato_on_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_vibrato_on_s1~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_vibrato_on_s1~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_vibrato_on_s1~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_vibrato_on_s1~0.IN1
reset_n => vibrato_on_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_vibrato_on_s1_end_xfer~reg0.PRESET
vibrato_on_s1_readdata => vibrato_on_s1_readdata_from_sa.DATAIN
cpu_0_data_master_granted_vibrato_on_s1 <= cpu_0_data_master_qualified_request_vibrato_on_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_vibrato_on_s1 <= cpu_0_data_master_qualified_request_vibrato_on_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_vibrato_on_s1 <= cpu_0_data_master_read_data_valid_vibrato_on_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_vibrato_on_s1 <= cpu_0_data_master_requests_vibrato_on_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_vibrato_on_s1_end_xfer <= d1_vibrato_on_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
vibrato_on_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
vibrato_on_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
vibrato_on_s1_readdata_from_sa <= vibrato_on_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
vibrato_on_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|vibrato_on:the_vibrato_on
address[0] => Equal0.IN30
address[1] => Equal0.IN31
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata~reg0.ACLR
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|effect|debounce:debounce0
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE
clks => xnew.CLK
clks => clean~reg0.CLK
clks => count[19].CLK
clks => count[18].CLK
clks => count[17].CLK
clks => count[16].CLK
clks => count[15].CLK
clks => count[14].CLK
clks => count[13].CLK
clks => count[12].CLK
clks => count[11].CLK
clks => count[10].CLK
clks => count[9].CLK
clks => count[8].CLK
clks => count[7].CLK
clks => count[6].CLK
clks => count[5].CLK
clks => count[4].CLK
clks => count[3].CLK
clks => count[2].CLK
clks => count[1].CLK
clks => count[0].CLK
noisy => xnew~0.DATAB
noisy => always0~0.IN1
noisy => count~59.OUTPUTSELECT
noisy => count~58.OUTPUTSELECT
noisy => count~57.OUTPUTSELECT
noisy => count~56.OUTPUTSELECT
noisy => count~55.OUTPUTSELECT
noisy => count~54.OUTPUTSELECT
noisy => count~53.OUTPUTSELECT
noisy => count~52.OUTPUTSELECT
noisy => count~51.OUTPUTSELECT
noisy => count~50.OUTPUTSELECT
noisy => count~49.OUTPUTSELECT
noisy => count~48.OUTPUTSELECT
noisy => count~47.OUTPUTSELECT
noisy => count~46.OUTPUTSELECT
noisy => count~45.OUTPUTSELECT
noisy => count~44.OUTPUTSELECT
noisy => count~43.OUTPUTSELECT
noisy => count~42.OUTPUTSELECT
noisy => count~41.OUTPUTSELECT
noisy => count~40.OUTPUTSELECT
noisy => clean~2.OUTPUTSELECT
noisy => xnew~1.OUTPUTSELECT


