// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_110 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_390_p2;
reg   [0:0] icmp_ln86_reg_1376;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1376_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1754_fu_396_p2;
reg   [0:0] icmp_ln86_1754_reg_1387;
wire   [0:0] icmp_ln86_1755_fu_402_p2;
reg   [0:0] icmp_ln86_1755_reg_1392;
reg   [0:0] icmp_ln86_1755_reg_1392_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1756_fu_408_p2;
reg   [0:0] icmp_ln86_1756_reg_1398;
wire   [0:0] icmp_ln86_1757_fu_414_p2;
reg   [0:0] icmp_ln86_1757_reg_1404;
reg   [0:0] icmp_ln86_1757_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1758_fu_420_p2;
reg   [0:0] icmp_ln86_1758_reg_1410;
reg   [0:0] icmp_ln86_1758_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1758_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1759_fu_426_p2;
reg   [0:0] icmp_ln86_1759_reg_1417;
reg   [0:0] icmp_ln86_1759_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1759_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1759_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1760_fu_432_p2;
reg   [0:0] icmp_ln86_1760_reg_1423;
reg   [0:0] icmp_ln86_1760_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1761_fu_438_p2;
reg   [0:0] icmp_ln86_1761_reg_1429;
reg   [0:0] icmp_ln86_1761_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1761_reg_1429_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1762_fu_444_p2;
reg   [0:0] icmp_ln86_1762_reg_1435;
reg   [0:0] icmp_ln86_1762_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1762_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1762_reg_1435_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1763_fu_450_p2;
reg   [0:0] icmp_ln86_1763_reg_1441;
reg   [0:0] icmp_ln86_1763_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1763_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1763_reg_1441_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1764_fu_456_p2;
reg   [0:0] icmp_ln86_1764_reg_1447;
reg   [0:0] icmp_ln86_1764_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1764_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1764_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1764_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1765_fu_462_p2;
reg   [0:0] icmp_ln86_1765_reg_1453;
reg   [0:0] icmp_ln86_1765_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1765_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1765_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1765_reg_1453_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1765_reg_1453_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1766_fu_468_p2;
reg   [0:0] icmp_ln86_1766_reg_1459;
reg   [0:0] icmp_ln86_1766_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1766_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1766_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1766_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1766_reg_1459_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1766_reg_1459_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1767_fu_474_p2;
reg   [0:0] icmp_ln86_1767_reg_1465;
wire   [0:0] icmp_ln86_1768_fu_480_p2;
reg   [0:0] icmp_ln86_1768_reg_1470;
reg   [0:0] icmp_ln86_1768_reg_1470_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1769_fu_486_p2;
reg   [0:0] icmp_ln86_1769_reg_1475;
reg   [0:0] icmp_ln86_1769_reg_1475_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1770_fu_492_p2;
reg   [0:0] icmp_ln86_1770_reg_1480;
reg   [0:0] icmp_ln86_1770_reg_1480_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1771_fu_498_p2;
reg   [0:0] icmp_ln86_1771_reg_1485;
reg   [0:0] icmp_ln86_1771_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1771_reg_1485_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1772_fu_504_p2;
reg   [0:0] icmp_ln86_1772_reg_1490;
reg   [0:0] icmp_ln86_1772_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1772_reg_1490_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1773_fu_510_p2;
reg   [0:0] icmp_ln86_1773_reg_1495;
reg   [0:0] icmp_ln86_1773_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1773_reg_1495_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1774_fu_516_p2;
reg   [0:0] icmp_ln86_1774_reg_1500;
reg   [0:0] icmp_ln86_1774_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1774_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1774_reg_1500_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1775_fu_522_p2;
reg   [0:0] icmp_ln86_1775_reg_1505;
reg   [0:0] icmp_ln86_1775_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1775_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1775_reg_1505_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1776_fu_528_p2;
reg   [0:0] icmp_ln86_1776_reg_1510;
reg   [0:0] icmp_ln86_1776_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1776_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1776_reg_1510_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1777_fu_534_p2;
reg   [0:0] icmp_ln86_1777_reg_1515;
reg   [0:0] icmp_ln86_1777_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1777_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1777_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1777_reg_1515_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1778_fu_540_p2;
reg   [0:0] icmp_ln86_1778_reg_1520;
reg   [0:0] icmp_ln86_1778_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1778_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1778_reg_1520_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1778_reg_1520_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1779_fu_546_p2;
reg   [0:0] icmp_ln86_1779_reg_1525;
reg   [0:0] icmp_ln86_1779_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1779_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1779_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1779_reg_1525_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1780_fu_552_p2;
reg   [0:0] icmp_ln86_1780_reg_1530;
reg   [0:0] icmp_ln86_1780_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1780_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1780_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1780_reg_1530_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1780_reg_1530_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1781_fu_568_p2;
reg   [0:0] icmp_ln86_1781_reg_1535;
reg   [0:0] icmp_ln86_1781_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1781_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1781_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1781_reg_1535_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1781_reg_1535_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1782_fu_574_p2;
reg   [0:0] icmp_ln86_1782_reg_1540;
reg   [0:0] icmp_ln86_1782_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1782_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1782_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1782_reg_1540_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1782_reg_1540_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1782_reg_1540_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_580_p2;
reg   [0:0] and_ln102_reg_1545;
reg   [0:0] and_ln102_reg_1545_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1545_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_591_p2;
reg   [0:0] and_ln104_reg_1555;
wire   [0:0] and_ln102_1962_fu_596_p2;
reg   [0:0] and_ln102_1962_reg_1561;
wire   [0:0] and_ln104_333_fu_605_p2;
reg   [0:0] and_ln104_333_reg_1569;
wire   [0:0] xor_ln104_842_fu_610_p2;
reg   [0:0] xor_ln104_842_reg_1574;
reg   [0:0] xor_ln104_842_reg_1574_pp0_iter2_reg;
reg   [0:0] xor_ln104_842_reg_1574_pp0_iter3_reg;
wire   [0:0] and_ln102_1966_fu_615_p2;
reg   [0:0] and_ln102_1966_reg_1580;
wire   [0:0] and_ln102_1967_fu_620_p2;
reg   [0:0] and_ln102_1967_reg_1585;
wire   [1:0] select_ln117_fu_640_p3;
reg   [1:0] select_ln117_reg_1591;
wire   [0:0] and_ln102_1961_fu_653_p2;
reg   [0:0] and_ln102_1961_reg_1596;
reg   [0:0] and_ln102_1961_reg_1596_pp0_iter3_reg;
wire   [0:0] and_ln104_332_fu_663_p2;
reg   [0:0] and_ln104_332_reg_1603;
reg   [0:0] and_ln104_332_reg_1603_pp0_iter3_reg;
wire   [0:0] and_ln102_1963_fu_669_p2;
reg   [0:0] and_ln102_1963_reg_1609;
wire   [0:0] and_ln104_334_fu_678_p2;
reg   [0:0] and_ln104_334_reg_1615;
reg   [0:0] and_ln104_334_reg_1615_pp0_iter3_reg;
wire   [0:0] and_ln102_1968_fu_688_p2;
reg   [0:0] and_ln102_1968_reg_1621;
wire   [3:0] select_ln117_1708_fu_782_p3;
reg   [3:0] select_ln117_1708_reg_1626;
wire   [0:0] or_ln117_1596_fu_789_p2;
reg   [0:0] or_ln117_1596_reg_1631;
wire   [0:0] and_ln102_1964_fu_794_p2;
reg   [0:0] and_ln102_1964_reg_1637;
wire   [0:0] and_ln102_1970_fu_807_p2;
reg   [0:0] and_ln102_1970_reg_1643;
wire   [0:0] or_ln117_1600_fu_881_p2;
reg   [0:0] or_ln117_1600_reg_1649;
wire   [3:0] select_ln117_1714_fu_895_p3;
reg   [3:0] select_ln117_1714_reg_1654;
wire   [0:0] and_ln104_335_fu_903_p2;
reg   [0:0] and_ln104_335_reg_1659;
wire   [0:0] and_ln102_1965_fu_907_p2;
reg   [0:0] and_ln102_1965_reg_1664;
reg   [0:0] and_ln102_1965_reg_1664_pp0_iter5_reg;
wire   [0:0] and_ln104_336_fu_916_p2;
reg   [0:0] and_ln104_336_reg_1671;
reg   [0:0] and_ln104_336_reg_1671_pp0_iter5_reg;
reg   [0:0] and_ln104_336_reg_1671_pp0_iter6_reg;
wire   [0:0] and_ln102_1971_fu_931_p2;
reg   [0:0] and_ln102_1971_reg_1677;
wire   [0:0] or_ln117_1605_fu_1014_p2;
reg   [0:0] or_ln117_1605_reg_1682;
wire   [4:0] select_ln117_1720_fu_1026_p3;
reg   [4:0] select_ln117_1720_reg_1687;
wire   [0:0] or_ln117_1607_fu_1034_p2;
reg   [0:0] or_ln117_1607_reg_1692;
wire   [0:0] or_ln117_1609_fu_1040_p2;
reg   [0:0] or_ln117_1609_reg_1698;
reg   [0:0] or_ln117_1609_reg_1698_pp0_iter5_reg;
wire   [0:0] or_ln117_1611_fu_1116_p2;
reg   [0:0] or_ln117_1611_reg_1706;
wire   [4:0] select_ln117_1726_fu_1129_p3;
reg   [4:0] select_ln117_1726_reg_1711;
wire   [0:0] or_ln117_1615_fu_1191_p2;
reg   [0:0] or_ln117_1615_reg_1716;
wire   [4:0] select_ln117_1730_fu_1205_p3;
reg   [4:0] select_ln117_1730_reg_1721;
wire    ap_block_pp0_stage0;
wire   [13:0] tmp_fu_558_p4;
wire   [0:0] xor_ln104_838_fu_586_p2;
wire   [0:0] xor_ln104_840_fu_600_p2;
wire   [0:0] and_ln102_1974_fu_625_p2;
wire   [0:0] xor_ln117_fu_630_p2;
wire   [1:0] zext_ln117_fu_636_p1;
wire   [0:0] xor_ln104_fu_648_p2;
wire   [0:0] xor_ln104_839_fu_658_p2;
wire   [0:0] xor_ln104_841_fu_673_p2;
wire   [0:0] and_ln102_1975_fu_693_p2;
wire   [0:0] xor_ln104_844_fu_683_p2;
wire   [0:0] and_ln102_1978_fu_706_p2;
wire   [0:0] and_ln102_1976_fu_697_p2;
wire   [0:0] or_ln117_fu_716_p2;
wire   [1:0] select_ln117_1703_fu_721_p3;
wire   [0:0] and_ln102_1977_fu_702_p2;
wire   [2:0] zext_ln117_189_fu_728_p1;
wire   [0:0] or_ln117_1592_fu_732_p2;
wire   [2:0] select_ln117_1704_fu_737_p3;
wire   [0:0] or_ln117_1593_fu_744_p2;
wire   [0:0] and_ln102_1979_fu_711_p2;
wire   [2:0] select_ln117_1705_fu_748_p3;
wire   [0:0] or_ln117_1594_fu_756_p2;
wire   [2:0] select_ln117_1706_fu_762_p3;
wire   [2:0] select_ln117_1707_fu_770_p3;
wire   [3:0] zext_ln117_190_fu_778_p1;
wire   [0:0] xor_ln104_845_fu_798_p2;
wire   [0:0] and_ln102_1981_fu_816_p2;
wire   [0:0] and_ln102_1969_fu_803_p2;
wire   [0:0] and_ln102_1980_fu_812_p2;
wire   [0:0] or_ln117_1595_fu_831_p2;
wire   [0:0] and_ln102_1982_fu_821_p2;
wire   [3:0] select_ln117_1709_fu_836_p3;
wire   [0:0] or_ln117_1597_fu_843_p2;
wire   [3:0] select_ln117_1710_fu_848_p3;
wire   [0:0] or_ln117_1598_fu_855_p2;
wire   [0:0] and_ln102_1983_fu_826_p2;
wire   [3:0] select_ln117_1711_fu_859_p3;
wire   [0:0] or_ln117_1599_fu_867_p2;
wire   [3:0] select_ln117_1712_fu_873_p3;
wire   [3:0] select_ln117_1713_fu_887_p3;
wire   [0:0] xor_ln104_843_fu_911_p2;
wire   [0:0] xor_ln104_846_fu_921_p2;
wire   [0:0] and_ln102_1984_fu_936_p2;
wire   [0:0] xor_ln104_847_fu_926_p2;
wire   [0:0] and_ln102_1987_fu_950_p2;
wire   [0:0] and_ln102_1985_fu_941_p2;
wire   [0:0] or_ln117_1601_fu_960_p2;
wire   [3:0] select_ln117_1715_fu_965_p3;
wire   [0:0] and_ln102_1986_fu_946_p2;
wire   [4:0] zext_ln117_191_fu_972_p1;
wire   [0:0] or_ln117_1602_fu_976_p2;
wire   [4:0] select_ln117_1716_fu_981_p3;
wire   [0:0] or_ln117_1603_fu_988_p2;
wire   [0:0] and_ln102_1988_fu_955_p2;
wire   [4:0] select_ln117_1717_fu_992_p3;
wire   [0:0] or_ln117_1604_fu_1000_p2;
wire   [4:0] select_ln117_1718_fu_1006_p3;
wire   [4:0] select_ln117_1719_fu_1018_p3;
wire   [0:0] xor_ln104_848_fu_1044_p2;
wire   [0:0] and_ln102_1990_fu_1057_p2;
wire   [0:0] and_ln102_1972_fu_1049_p2;
wire   [0:0] and_ln102_1989_fu_1053_p2;
wire   [0:0] or_ln117_1606_fu_1072_p2;
wire   [0:0] and_ln102_1991_fu_1062_p2;
wire   [4:0] select_ln117_1721_fu_1077_p3;
wire   [0:0] or_ln117_1608_fu_1084_p2;
wire   [4:0] select_ln117_1722_fu_1089_p3;
wire   [0:0] and_ln102_1992_fu_1067_p2;
wire   [4:0] select_ln117_1723_fu_1096_p3;
wire   [0:0] or_ln117_1610_fu_1104_p2;
wire   [4:0] select_ln117_1724_fu_1109_p3;
wire   [4:0] select_ln117_1725_fu_1121_p3;
wire   [0:0] xor_ln104_849_fu_1137_p2;
wire   [0:0] and_ln102_1993_fu_1146_p2;
wire   [0:0] and_ln102_1973_fu_1142_p2;
wire   [0:0] and_ln102_1994_fu_1151_p2;
wire   [0:0] or_ln117_1612_fu_1161_p2;
wire   [0:0] or_ln117_1613_fu_1166_p2;
wire   [0:0] and_ln102_1995_fu_1156_p2;
wire   [4:0] select_ln117_1727_fu_1170_p3;
wire   [0:0] or_ln117_1614_fu_1177_p2;
wire   [4:0] select_ln117_1728_fu_1183_p3;
wire   [4:0] select_ln117_1729_fu_1197_p3;
wire   [0:0] xor_ln104_850_fu_1213_p2;
wire   [0:0] and_ln102_1996_fu_1218_p2;
wire   [0:0] and_ln102_1997_fu_1223_p2;
wire   [0:0] or_ln117_1616_fu_1228_p2;
wire   [11:0] agg_result_fu_1240_p65;
wire   [4:0] agg_result_fu_1240_p66;
wire   [11:0] agg_result_fu_1240_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1240_p1;
wire   [4:0] agg_result_fu_1240_p3;
wire   [4:0] agg_result_fu_1240_p5;
wire   [4:0] agg_result_fu_1240_p7;
wire   [4:0] agg_result_fu_1240_p9;
wire   [4:0] agg_result_fu_1240_p11;
wire   [4:0] agg_result_fu_1240_p13;
wire   [4:0] agg_result_fu_1240_p15;
wire   [4:0] agg_result_fu_1240_p17;
wire   [4:0] agg_result_fu_1240_p19;
wire   [4:0] agg_result_fu_1240_p21;
wire   [4:0] agg_result_fu_1240_p23;
wire   [4:0] agg_result_fu_1240_p25;
wire   [4:0] agg_result_fu_1240_p27;
wire   [4:0] agg_result_fu_1240_p29;
wire   [4:0] agg_result_fu_1240_p31;
wire  signed [4:0] agg_result_fu_1240_p33;
wire  signed [4:0] agg_result_fu_1240_p35;
wire  signed [4:0] agg_result_fu_1240_p37;
wire  signed [4:0] agg_result_fu_1240_p39;
wire  signed [4:0] agg_result_fu_1240_p41;
wire  signed [4:0] agg_result_fu_1240_p43;
wire  signed [4:0] agg_result_fu_1240_p45;
wire  signed [4:0] agg_result_fu_1240_p47;
wire  signed [4:0] agg_result_fu_1240_p49;
wire  signed [4:0] agg_result_fu_1240_p51;
wire  signed [4:0] agg_result_fu_1240_p53;
wire  signed [4:0] agg_result_fu_1240_p55;
wire  signed [4:0] agg_result_fu_1240_p57;
wire  signed [4:0] agg_result_fu_1240_p59;
wire  signed [4:0] agg_result_fu_1240_p61;
wire  signed [4:0] agg_result_fu_1240_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x35 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x35_U2480(
    .din0(12'd18),
    .din1(12'd127),
    .din2(12'd239),
    .din3(12'd3519),
    .din4(12'd1156),
    .din5(12'd3888),
    .din6(12'd461),
    .din7(12'd3767),
    .din8(12'd3556),
    .din9(12'd4022),
    .din10(12'd41),
    .din11(12'd1185),
    .din12(12'd4002),
    .din13(12'd1890),
    .din14(12'd274),
    .din15(12'd3770),
    .din16(12'd287),
    .din17(12'd4056),
    .din18(12'd554),
    .din19(12'd3930),
    .din20(12'd3926),
    .din21(12'd321),
    .din22(12'd3936),
    .din23(12'd160),
    .din24(12'd3805),
    .din25(12'd4027),
    .din26(12'd38),
    .din27(12'd4088),
    .din28(12'd194),
    .din29(12'd56),
    .din30(12'd2400),
    .din31(12'd3994),
    .def(agg_result_fu_1240_p65),
    .sel(agg_result_fu_1240_p66),
    .dout(agg_result_fu_1240_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1961_reg_1596 <= and_ln102_1961_fu_653_p2;
        and_ln102_1961_reg_1596_pp0_iter3_reg <= and_ln102_1961_reg_1596;
        and_ln102_1962_reg_1561 <= and_ln102_1962_fu_596_p2;
        and_ln102_1963_reg_1609 <= and_ln102_1963_fu_669_p2;
        and_ln102_1964_reg_1637 <= and_ln102_1964_fu_794_p2;
        and_ln102_1965_reg_1664 <= and_ln102_1965_fu_907_p2;
        and_ln102_1965_reg_1664_pp0_iter5_reg <= and_ln102_1965_reg_1664;
        and_ln102_1966_reg_1580 <= and_ln102_1966_fu_615_p2;
        and_ln102_1967_reg_1585 <= and_ln102_1967_fu_620_p2;
        and_ln102_1968_reg_1621 <= and_ln102_1968_fu_688_p2;
        and_ln102_1970_reg_1643 <= and_ln102_1970_fu_807_p2;
        and_ln102_1971_reg_1677 <= and_ln102_1971_fu_931_p2;
        and_ln102_reg_1545 <= and_ln102_fu_580_p2;
        and_ln102_reg_1545_pp0_iter1_reg <= and_ln102_reg_1545;
        and_ln102_reg_1545_pp0_iter2_reg <= and_ln102_reg_1545_pp0_iter1_reg;
        and_ln104_332_reg_1603 <= and_ln104_332_fu_663_p2;
        and_ln104_332_reg_1603_pp0_iter3_reg <= and_ln104_332_reg_1603;
        and_ln104_333_reg_1569 <= and_ln104_333_fu_605_p2;
        and_ln104_334_reg_1615 <= and_ln104_334_fu_678_p2;
        and_ln104_334_reg_1615_pp0_iter3_reg <= and_ln104_334_reg_1615;
        and_ln104_335_reg_1659 <= and_ln104_335_fu_903_p2;
        and_ln104_336_reg_1671 <= and_ln104_336_fu_916_p2;
        and_ln104_336_reg_1671_pp0_iter5_reg <= and_ln104_336_reg_1671;
        and_ln104_336_reg_1671_pp0_iter6_reg <= and_ln104_336_reg_1671_pp0_iter5_reg;
        and_ln104_reg_1555 <= and_ln104_fu_591_p2;
        icmp_ln86_1754_reg_1387 <= icmp_ln86_1754_fu_396_p2;
        icmp_ln86_1755_reg_1392 <= icmp_ln86_1755_fu_402_p2;
        icmp_ln86_1755_reg_1392_pp0_iter1_reg <= icmp_ln86_1755_reg_1392;
        icmp_ln86_1756_reg_1398 <= icmp_ln86_1756_fu_408_p2;
        icmp_ln86_1757_reg_1404 <= icmp_ln86_1757_fu_414_p2;
        icmp_ln86_1757_reg_1404_pp0_iter1_reg <= icmp_ln86_1757_reg_1404;
        icmp_ln86_1758_reg_1410 <= icmp_ln86_1758_fu_420_p2;
        icmp_ln86_1758_reg_1410_pp0_iter1_reg <= icmp_ln86_1758_reg_1410;
        icmp_ln86_1758_reg_1410_pp0_iter2_reg <= icmp_ln86_1758_reg_1410_pp0_iter1_reg;
        icmp_ln86_1759_reg_1417 <= icmp_ln86_1759_fu_426_p2;
        icmp_ln86_1759_reg_1417_pp0_iter1_reg <= icmp_ln86_1759_reg_1417;
        icmp_ln86_1759_reg_1417_pp0_iter2_reg <= icmp_ln86_1759_reg_1417_pp0_iter1_reg;
        icmp_ln86_1759_reg_1417_pp0_iter3_reg <= icmp_ln86_1759_reg_1417_pp0_iter2_reg;
        icmp_ln86_1760_reg_1423 <= icmp_ln86_1760_fu_432_p2;
        icmp_ln86_1760_reg_1423_pp0_iter1_reg <= icmp_ln86_1760_reg_1423;
        icmp_ln86_1761_reg_1429 <= icmp_ln86_1761_fu_438_p2;
        icmp_ln86_1761_reg_1429_pp0_iter1_reg <= icmp_ln86_1761_reg_1429;
        icmp_ln86_1761_reg_1429_pp0_iter2_reg <= icmp_ln86_1761_reg_1429_pp0_iter1_reg;
        icmp_ln86_1762_reg_1435 <= icmp_ln86_1762_fu_444_p2;
        icmp_ln86_1762_reg_1435_pp0_iter1_reg <= icmp_ln86_1762_reg_1435;
        icmp_ln86_1762_reg_1435_pp0_iter2_reg <= icmp_ln86_1762_reg_1435_pp0_iter1_reg;
        icmp_ln86_1762_reg_1435_pp0_iter3_reg <= icmp_ln86_1762_reg_1435_pp0_iter2_reg;
        icmp_ln86_1763_reg_1441 <= icmp_ln86_1763_fu_450_p2;
        icmp_ln86_1763_reg_1441_pp0_iter1_reg <= icmp_ln86_1763_reg_1441;
        icmp_ln86_1763_reg_1441_pp0_iter2_reg <= icmp_ln86_1763_reg_1441_pp0_iter1_reg;
        icmp_ln86_1763_reg_1441_pp0_iter3_reg <= icmp_ln86_1763_reg_1441_pp0_iter2_reg;
        icmp_ln86_1764_reg_1447 <= icmp_ln86_1764_fu_456_p2;
        icmp_ln86_1764_reg_1447_pp0_iter1_reg <= icmp_ln86_1764_reg_1447;
        icmp_ln86_1764_reg_1447_pp0_iter2_reg <= icmp_ln86_1764_reg_1447_pp0_iter1_reg;
        icmp_ln86_1764_reg_1447_pp0_iter3_reg <= icmp_ln86_1764_reg_1447_pp0_iter2_reg;
        icmp_ln86_1764_reg_1447_pp0_iter4_reg <= icmp_ln86_1764_reg_1447_pp0_iter3_reg;
        icmp_ln86_1765_reg_1453 <= icmp_ln86_1765_fu_462_p2;
        icmp_ln86_1765_reg_1453_pp0_iter1_reg <= icmp_ln86_1765_reg_1453;
        icmp_ln86_1765_reg_1453_pp0_iter2_reg <= icmp_ln86_1765_reg_1453_pp0_iter1_reg;
        icmp_ln86_1765_reg_1453_pp0_iter3_reg <= icmp_ln86_1765_reg_1453_pp0_iter2_reg;
        icmp_ln86_1765_reg_1453_pp0_iter4_reg <= icmp_ln86_1765_reg_1453_pp0_iter3_reg;
        icmp_ln86_1765_reg_1453_pp0_iter5_reg <= icmp_ln86_1765_reg_1453_pp0_iter4_reg;
        icmp_ln86_1766_reg_1459 <= icmp_ln86_1766_fu_468_p2;
        icmp_ln86_1766_reg_1459_pp0_iter1_reg <= icmp_ln86_1766_reg_1459;
        icmp_ln86_1766_reg_1459_pp0_iter2_reg <= icmp_ln86_1766_reg_1459_pp0_iter1_reg;
        icmp_ln86_1766_reg_1459_pp0_iter3_reg <= icmp_ln86_1766_reg_1459_pp0_iter2_reg;
        icmp_ln86_1766_reg_1459_pp0_iter4_reg <= icmp_ln86_1766_reg_1459_pp0_iter3_reg;
        icmp_ln86_1766_reg_1459_pp0_iter5_reg <= icmp_ln86_1766_reg_1459_pp0_iter4_reg;
        icmp_ln86_1766_reg_1459_pp0_iter6_reg <= icmp_ln86_1766_reg_1459_pp0_iter5_reg;
        icmp_ln86_1767_reg_1465 <= icmp_ln86_1767_fu_474_p2;
        icmp_ln86_1768_reg_1470 <= icmp_ln86_1768_fu_480_p2;
        icmp_ln86_1768_reg_1470_pp0_iter1_reg <= icmp_ln86_1768_reg_1470;
        icmp_ln86_1769_reg_1475 <= icmp_ln86_1769_fu_486_p2;
        icmp_ln86_1769_reg_1475_pp0_iter1_reg <= icmp_ln86_1769_reg_1475;
        icmp_ln86_1770_reg_1480 <= icmp_ln86_1770_fu_492_p2;
        icmp_ln86_1770_reg_1480_pp0_iter1_reg <= icmp_ln86_1770_reg_1480;
        icmp_ln86_1771_reg_1485 <= icmp_ln86_1771_fu_498_p2;
        icmp_ln86_1771_reg_1485_pp0_iter1_reg <= icmp_ln86_1771_reg_1485;
        icmp_ln86_1771_reg_1485_pp0_iter2_reg <= icmp_ln86_1771_reg_1485_pp0_iter1_reg;
        icmp_ln86_1772_reg_1490 <= icmp_ln86_1772_fu_504_p2;
        icmp_ln86_1772_reg_1490_pp0_iter1_reg <= icmp_ln86_1772_reg_1490;
        icmp_ln86_1772_reg_1490_pp0_iter2_reg <= icmp_ln86_1772_reg_1490_pp0_iter1_reg;
        icmp_ln86_1773_reg_1495 <= icmp_ln86_1773_fu_510_p2;
        icmp_ln86_1773_reg_1495_pp0_iter1_reg <= icmp_ln86_1773_reg_1495;
        icmp_ln86_1773_reg_1495_pp0_iter2_reg <= icmp_ln86_1773_reg_1495_pp0_iter1_reg;
        icmp_ln86_1774_reg_1500 <= icmp_ln86_1774_fu_516_p2;
        icmp_ln86_1774_reg_1500_pp0_iter1_reg <= icmp_ln86_1774_reg_1500;
        icmp_ln86_1774_reg_1500_pp0_iter2_reg <= icmp_ln86_1774_reg_1500_pp0_iter1_reg;
        icmp_ln86_1774_reg_1500_pp0_iter3_reg <= icmp_ln86_1774_reg_1500_pp0_iter2_reg;
        icmp_ln86_1775_reg_1505 <= icmp_ln86_1775_fu_522_p2;
        icmp_ln86_1775_reg_1505_pp0_iter1_reg <= icmp_ln86_1775_reg_1505;
        icmp_ln86_1775_reg_1505_pp0_iter2_reg <= icmp_ln86_1775_reg_1505_pp0_iter1_reg;
        icmp_ln86_1775_reg_1505_pp0_iter3_reg <= icmp_ln86_1775_reg_1505_pp0_iter2_reg;
        icmp_ln86_1776_reg_1510 <= icmp_ln86_1776_fu_528_p2;
        icmp_ln86_1776_reg_1510_pp0_iter1_reg <= icmp_ln86_1776_reg_1510;
        icmp_ln86_1776_reg_1510_pp0_iter2_reg <= icmp_ln86_1776_reg_1510_pp0_iter1_reg;
        icmp_ln86_1776_reg_1510_pp0_iter3_reg <= icmp_ln86_1776_reg_1510_pp0_iter2_reg;
        icmp_ln86_1777_reg_1515 <= icmp_ln86_1777_fu_534_p2;
        icmp_ln86_1777_reg_1515_pp0_iter1_reg <= icmp_ln86_1777_reg_1515;
        icmp_ln86_1777_reg_1515_pp0_iter2_reg <= icmp_ln86_1777_reg_1515_pp0_iter1_reg;
        icmp_ln86_1777_reg_1515_pp0_iter3_reg <= icmp_ln86_1777_reg_1515_pp0_iter2_reg;
        icmp_ln86_1777_reg_1515_pp0_iter4_reg <= icmp_ln86_1777_reg_1515_pp0_iter3_reg;
        icmp_ln86_1778_reg_1520 <= icmp_ln86_1778_fu_540_p2;
        icmp_ln86_1778_reg_1520_pp0_iter1_reg <= icmp_ln86_1778_reg_1520;
        icmp_ln86_1778_reg_1520_pp0_iter2_reg <= icmp_ln86_1778_reg_1520_pp0_iter1_reg;
        icmp_ln86_1778_reg_1520_pp0_iter3_reg <= icmp_ln86_1778_reg_1520_pp0_iter2_reg;
        icmp_ln86_1778_reg_1520_pp0_iter4_reg <= icmp_ln86_1778_reg_1520_pp0_iter3_reg;
        icmp_ln86_1779_reg_1525 <= icmp_ln86_1779_fu_546_p2;
        icmp_ln86_1779_reg_1525_pp0_iter1_reg <= icmp_ln86_1779_reg_1525;
        icmp_ln86_1779_reg_1525_pp0_iter2_reg <= icmp_ln86_1779_reg_1525_pp0_iter1_reg;
        icmp_ln86_1779_reg_1525_pp0_iter3_reg <= icmp_ln86_1779_reg_1525_pp0_iter2_reg;
        icmp_ln86_1779_reg_1525_pp0_iter4_reg <= icmp_ln86_1779_reg_1525_pp0_iter3_reg;
        icmp_ln86_1780_reg_1530 <= icmp_ln86_1780_fu_552_p2;
        icmp_ln86_1780_reg_1530_pp0_iter1_reg <= icmp_ln86_1780_reg_1530;
        icmp_ln86_1780_reg_1530_pp0_iter2_reg <= icmp_ln86_1780_reg_1530_pp0_iter1_reg;
        icmp_ln86_1780_reg_1530_pp0_iter3_reg <= icmp_ln86_1780_reg_1530_pp0_iter2_reg;
        icmp_ln86_1780_reg_1530_pp0_iter4_reg <= icmp_ln86_1780_reg_1530_pp0_iter3_reg;
        icmp_ln86_1780_reg_1530_pp0_iter5_reg <= icmp_ln86_1780_reg_1530_pp0_iter4_reg;
        icmp_ln86_1781_reg_1535 <= icmp_ln86_1781_fu_568_p2;
        icmp_ln86_1781_reg_1535_pp0_iter1_reg <= icmp_ln86_1781_reg_1535;
        icmp_ln86_1781_reg_1535_pp0_iter2_reg <= icmp_ln86_1781_reg_1535_pp0_iter1_reg;
        icmp_ln86_1781_reg_1535_pp0_iter3_reg <= icmp_ln86_1781_reg_1535_pp0_iter2_reg;
        icmp_ln86_1781_reg_1535_pp0_iter4_reg <= icmp_ln86_1781_reg_1535_pp0_iter3_reg;
        icmp_ln86_1781_reg_1535_pp0_iter5_reg <= icmp_ln86_1781_reg_1535_pp0_iter4_reg;
        icmp_ln86_1782_reg_1540 <= icmp_ln86_1782_fu_574_p2;
        icmp_ln86_1782_reg_1540_pp0_iter1_reg <= icmp_ln86_1782_reg_1540;
        icmp_ln86_1782_reg_1540_pp0_iter2_reg <= icmp_ln86_1782_reg_1540_pp0_iter1_reg;
        icmp_ln86_1782_reg_1540_pp0_iter3_reg <= icmp_ln86_1782_reg_1540_pp0_iter2_reg;
        icmp_ln86_1782_reg_1540_pp0_iter4_reg <= icmp_ln86_1782_reg_1540_pp0_iter3_reg;
        icmp_ln86_1782_reg_1540_pp0_iter5_reg <= icmp_ln86_1782_reg_1540_pp0_iter4_reg;
        icmp_ln86_1782_reg_1540_pp0_iter6_reg <= icmp_ln86_1782_reg_1540_pp0_iter5_reg;
        icmp_ln86_reg_1376 <= icmp_ln86_fu_390_p2;
        icmp_ln86_reg_1376_pp0_iter1_reg <= icmp_ln86_reg_1376;
        icmp_ln86_reg_1376_pp0_iter2_reg <= icmp_ln86_reg_1376_pp0_iter1_reg;
        icmp_ln86_reg_1376_pp0_iter3_reg <= icmp_ln86_reg_1376_pp0_iter2_reg;
        or_ln117_1596_reg_1631 <= or_ln117_1596_fu_789_p2;
        or_ln117_1600_reg_1649 <= or_ln117_1600_fu_881_p2;
        or_ln117_1605_reg_1682 <= or_ln117_1605_fu_1014_p2;
        or_ln117_1607_reg_1692 <= or_ln117_1607_fu_1034_p2;
        or_ln117_1609_reg_1698 <= or_ln117_1609_fu_1040_p2;
        or_ln117_1609_reg_1698_pp0_iter5_reg <= or_ln117_1609_reg_1698;
        or_ln117_1611_reg_1706 <= or_ln117_1611_fu_1116_p2;
        or_ln117_1615_reg_1716 <= or_ln117_1615_fu_1191_p2;
        select_ln117_1708_reg_1626 <= select_ln117_1708_fu_782_p3;
        select_ln117_1714_reg_1654 <= select_ln117_1714_fu_895_p3;
        select_ln117_1720_reg_1687 <= select_ln117_1720_fu_1026_p3;
        select_ln117_1726_reg_1711 <= select_ln117_1726_fu_1129_p3;
        select_ln117_1730_reg_1721 <= select_ln117_1730_fu_1205_p3;
        select_ln117_reg_1591 <= select_ln117_fu_640_p3;
        xor_ln104_842_reg_1574 <= xor_ln104_842_fu_610_p2;
        xor_ln104_842_reg_1574_pp0_iter2_reg <= xor_ln104_842_reg_1574;
        xor_ln104_842_reg_1574_pp0_iter3_reg <= xor_ln104_842_reg_1574_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1240_p65 = 'bx;

assign agg_result_fu_1240_p66 = ((or_ln117_1616_fu_1228_p2[0:0] == 1'b1) ? select_ln117_1730_reg_1721 : 5'd31);

assign and_ln102_1961_fu_653_p2 = (xor_ln104_fu_648_p2 & icmp_ln86_1755_reg_1392_pp0_iter1_reg);

assign and_ln102_1962_fu_596_p2 = (icmp_ln86_1756_reg_1398 & and_ln102_reg_1545);

assign and_ln102_1963_fu_669_p2 = (icmp_ln86_1757_reg_1404_pp0_iter1_reg & and_ln104_reg_1555);

assign and_ln102_1964_fu_794_p2 = (icmp_ln86_1758_reg_1410_pp0_iter2_reg & and_ln102_1961_reg_1596);

assign and_ln102_1965_fu_907_p2 = (icmp_ln86_1759_reg_1417_pp0_iter3_reg & and_ln104_332_reg_1603_pp0_iter3_reg);

assign and_ln102_1966_fu_615_p2 = (icmp_ln86_1758_reg_1410 & and_ln102_1962_fu_596_p2);

assign and_ln102_1967_fu_620_p2 = (icmp_ln86_1760_reg_1423 & and_ln104_333_fu_605_p2);

assign and_ln102_1968_fu_688_p2 = (icmp_ln86_1761_reg_1429_pp0_iter1_reg & and_ln102_1963_fu_669_p2);

assign and_ln102_1969_fu_803_p2 = (icmp_ln86_1762_reg_1435_pp0_iter2_reg & and_ln104_334_reg_1615);

assign and_ln102_1970_fu_807_p2 = (icmp_ln86_1763_reg_1441_pp0_iter2_reg & and_ln102_1964_fu_794_p2);

assign and_ln102_1971_fu_931_p2 = (icmp_ln86_1764_reg_1447_pp0_iter3_reg & and_ln104_335_fu_903_p2);

assign and_ln102_1972_fu_1049_p2 = (icmp_ln86_1765_reg_1453_pp0_iter4_reg & and_ln102_1965_reg_1664);

assign and_ln102_1973_fu_1142_p2 = (icmp_ln86_1766_reg_1459_pp0_iter5_reg & and_ln104_336_reg_1671_pp0_iter5_reg);

assign and_ln102_1974_fu_625_p2 = (icmp_ln86_1767_reg_1465 & and_ln102_1966_fu_615_p2);

assign and_ln102_1975_fu_693_p2 = (xor_ln104_842_reg_1574 & icmp_ln86_1768_reg_1470_pp0_iter1_reg);

assign and_ln102_1976_fu_697_p2 = (and_ln102_1975_fu_693_p2 & and_ln102_1962_reg_1561);

assign and_ln102_1977_fu_702_p2 = (icmp_ln86_1769_reg_1475_pp0_iter1_reg & and_ln102_1967_reg_1585);

assign and_ln102_1978_fu_706_p2 = (xor_ln104_844_fu_683_p2 & icmp_ln86_1770_reg_1480_pp0_iter1_reg);

assign and_ln102_1979_fu_711_p2 = (and_ln104_333_reg_1569 & and_ln102_1978_fu_706_p2);

assign and_ln102_1980_fu_812_p2 = (icmp_ln86_1771_reg_1485_pp0_iter2_reg & and_ln102_1968_reg_1621);

assign and_ln102_1981_fu_816_p2 = (xor_ln104_845_fu_798_p2 & icmp_ln86_1772_reg_1490_pp0_iter2_reg);

assign and_ln102_1982_fu_821_p2 = (and_ln102_1981_fu_816_p2 & and_ln102_1963_reg_1609);

assign and_ln102_1983_fu_826_p2 = (icmp_ln86_1773_reg_1495_pp0_iter2_reg & and_ln102_1969_fu_803_p2);

assign and_ln102_1984_fu_936_p2 = (xor_ln104_846_fu_921_p2 & icmp_ln86_1774_reg_1500_pp0_iter3_reg);

assign and_ln102_1985_fu_941_p2 = (and_ln104_334_reg_1615_pp0_iter3_reg & and_ln102_1984_fu_936_p2);

assign and_ln102_1986_fu_946_p2 = (icmp_ln86_1775_reg_1505_pp0_iter3_reg & and_ln102_1970_reg_1643);

assign and_ln102_1987_fu_950_p2 = (xor_ln104_847_fu_926_p2 & icmp_ln86_1776_reg_1510_pp0_iter3_reg);

assign and_ln102_1988_fu_955_p2 = (and_ln102_1987_fu_950_p2 & and_ln102_1964_reg_1637);

assign and_ln102_1989_fu_1053_p2 = (icmp_ln86_1777_reg_1515_pp0_iter4_reg & and_ln102_1971_reg_1677);

assign and_ln102_1990_fu_1057_p2 = (xor_ln104_848_fu_1044_p2 & icmp_ln86_1778_reg_1520_pp0_iter4_reg);

assign and_ln102_1991_fu_1062_p2 = (and_ln104_335_reg_1659 & and_ln102_1990_fu_1057_p2);

assign and_ln102_1992_fu_1067_p2 = (icmp_ln86_1779_reg_1525_pp0_iter4_reg & and_ln102_1972_fu_1049_p2);

assign and_ln102_1993_fu_1146_p2 = (xor_ln104_849_fu_1137_p2 & icmp_ln86_1780_reg_1530_pp0_iter5_reg);

assign and_ln102_1994_fu_1151_p2 = (and_ln102_1993_fu_1146_p2 & and_ln102_1965_reg_1664_pp0_iter5_reg);

assign and_ln102_1995_fu_1156_p2 = (icmp_ln86_1781_reg_1535_pp0_iter5_reg & and_ln102_1973_fu_1142_p2);

assign and_ln102_1996_fu_1218_p2 = (xor_ln104_850_fu_1213_p2 & icmp_ln86_1782_reg_1540_pp0_iter6_reg);

assign and_ln102_1997_fu_1223_p2 = (and_ln104_336_reg_1671_pp0_iter6_reg & and_ln102_1996_fu_1218_p2);

assign and_ln102_fu_580_p2 = (icmp_ln86_fu_390_p2 & icmp_ln86_1754_fu_396_p2);

assign and_ln104_332_fu_663_p2 = (xor_ln104_fu_648_p2 & xor_ln104_839_fu_658_p2);

assign and_ln104_333_fu_605_p2 = (xor_ln104_840_fu_600_p2 & and_ln102_reg_1545);

assign and_ln104_334_fu_678_p2 = (xor_ln104_841_fu_673_p2 & and_ln104_reg_1555);

assign and_ln104_335_fu_903_p2 = (xor_ln104_842_reg_1574_pp0_iter3_reg & and_ln102_1961_reg_1596_pp0_iter3_reg);

assign and_ln104_336_fu_916_p2 = (xor_ln104_843_fu_911_p2 & and_ln104_332_reg_1603_pp0_iter3_reg);

assign and_ln104_fu_591_p2 = (xor_ln104_838_fu_586_p2 & icmp_ln86_reg_1376);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1240_p67;

assign icmp_ln86_1754_fu_396_p2 = (($signed(p_read9_int_reg) < $signed(18'd101)) ? 1'b1 : 1'b0);

assign icmp_ln86_1755_fu_402_p2 = (($signed(p_read18_int_reg) < $signed(18'd43425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1756_fu_408_p2 = (($signed(p_read9_int_reg) < $signed(18'd99)) ? 1'b1 : 1'b0);

assign icmp_ln86_1757_fu_414_p2 = (($signed(p_read7_int_reg) < $signed(18'd467)) ? 1'b1 : 1'b0);

assign icmp_ln86_1758_fu_420_p2 = (($signed(p_read19_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1759_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd15702)) ? 1'b1 : 1'b0);

assign icmp_ln86_1760_fu_432_p2 = (($signed(p_read17_int_reg) < $signed(18'd9547)) ? 1'b1 : 1'b0);

assign icmp_ln86_1761_fu_438_p2 = (($signed(p_read5_int_reg) < $signed(18'd1017)) ? 1'b1 : 1'b0);

assign icmp_ln86_1762_fu_444_p2 = (($signed(p_read16_int_reg) < $signed(18'd6273)) ? 1'b1 : 1'b0);

assign icmp_ln86_1763_fu_450_p2 = (($signed(p_read4_int_reg) < $signed(18'd13458)) ? 1'b1 : 1'b0);

assign icmp_ln86_1764_fu_456_p2 = (($signed(p_read5_int_reg) < $signed(18'd904)) ? 1'b1 : 1'b0);

assign icmp_ln86_1765_fu_462_p2 = (($signed(p_read19_int_reg) < $signed(18'd39425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1766_fu_468_p2 = (($signed(p_read14_int_reg) < $signed(18'd486)) ? 1'b1 : 1'b0);

assign icmp_ln86_1767_fu_474_p2 = (($signed(p_read18_int_reg) < $signed(18'd31459)) ? 1'b1 : 1'b0);

assign icmp_ln86_1768_fu_480_p2 = (($signed(p_read2_int_reg) < $signed(18'd37080)) ? 1'b1 : 1'b0);

assign icmp_ln86_1769_fu_486_p2 = (($signed(p_read12_int_reg) < $signed(18'd2190)) ? 1'b1 : 1'b0);

assign icmp_ln86_1770_fu_492_p2 = (($signed(p_read6_int_reg) < $signed(18'd259741)) ? 1'b1 : 1'b0);

assign icmp_ln86_1771_fu_498_p2 = (($signed(p_read17_int_reg) < $signed(18'd5103)) ? 1'b1 : 1'b0);

assign icmp_ln86_1772_fu_504_p2 = (($signed(p_read19_int_reg) < $signed(18'd30209)) ? 1'b1 : 1'b0);

assign icmp_ln86_1773_fu_510_p2 = (($signed(p_read15_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1774_fu_516_p2 = (($signed(p_read17_int_reg) < $signed(18'd10614)) ? 1'b1 : 1'b0);

assign icmp_ln86_1775_fu_522_p2 = (($signed(p_read1_int_reg) < $signed(18'd50967)) ? 1'b1 : 1'b0);

assign icmp_ln86_1776_fu_528_p2 = (($signed(p_read3_int_reg) < $signed(18'd25902)) ? 1'b1 : 1'b0);

assign icmp_ln86_1777_fu_534_p2 = (($signed(p_read9_int_reg) < $signed(18'd115)) ? 1'b1 : 1'b0);

assign icmp_ln86_1778_fu_540_p2 = (($signed(p_read17_int_reg) < $signed(18'd17946)) ? 1'b1 : 1'b0);

assign icmp_ln86_1779_fu_546_p2 = (($signed(p_read13_int_reg) < $signed(18'd456)) ? 1'b1 : 1'b0);

assign icmp_ln86_1780_fu_552_p2 = (($signed(p_read4_int_reg) < $signed(18'd15041)) ? 1'b1 : 1'b0);

assign icmp_ln86_1781_fu_568_p2 = (($signed(tmp_fu_558_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1782_fu_574_p2 = (($signed(p_read11_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_390_p2 = (($signed(p_read4_int_reg) < $signed(18'd8602)) ? 1'b1 : 1'b0);

assign or_ln117_1592_fu_732_p2 = (and_ln102_1977_fu_702_p2 | and_ln102_1962_reg_1561);

assign or_ln117_1593_fu_744_p2 = (and_ln102_1967_reg_1585 | and_ln102_1962_reg_1561);

assign or_ln117_1594_fu_756_p2 = (or_ln117_1593_fu_744_p2 | and_ln102_1979_fu_711_p2);

assign or_ln117_1595_fu_831_p2 = (and_ln102_reg_1545_pp0_iter2_reg | and_ln102_1980_fu_812_p2);

assign or_ln117_1596_fu_789_p2 = (and_ln102_reg_1545_pp0_iter1_reg | and_ln102_1968_fu_688_p2);

assign or_ln117_1597_fu_843_p2 = (or_ln117_1596_reg_1631 | and_ln102_1982_fu_821_p2);

assign or_ln117_1598_fu_855_p2 = (and_ln102_reg_1545_pp0_iter2_reg | and_ln102_1963_reg_1609);

assign or_ln117_1599_fu_867_p2 = (or_ln117_1598_fu_855_p2 | and_ln102_1983_fu_826_p2);

assign or_ln117_1600_fu_881_p2 = (or_ln117_1598_fu_855_p2 | and_ln102_1969_fu_803_p2);

assign or_ln117_1601_fu_960_p2 = (or_ln117_1600_reg_1649 | and_ln102_1985_fu_941_p2);

assign or_ln117_1602_fu_976_p2 = (icmp_ln86_reg_1376_pp0_iter3_reg | and_ln102_1986_fu_946_p2);

assign or_ln117_1603_fu_988_p2 = (icmp_ln86_reg_1376_pp0_iter3_reg | and_ln102_1970_reg_1643);

assign or_ln117_1604_fu_1000_p2 = (or_ln117_1603_fu_988_p2 | and_ln102_1988_fu_955_p2);

assign or_ln117_1605_fu_1014_p2 = (icmp_ln86_reg_1376_pp0_iter3_reg | and_ln102_1964_reg_1637);

assign or_ln117_1606_fu_1072_p2 = (or_ln117_1605_reg_1682 | and_ln102_1989_fu_1053_p2);

assign or_ln117_1607_fu_1034_p2 = (or_ln117_1605_fu_1014_p2 | and_ln102_1971_fu_931_p2);

assign or_ln117_1608_fu_1084_p2 = (or_ln117_1607_reg_1692 | and_ln102_1991_fu_1062_p2);

assign or_ln117_1609_fu_1040_p2 = (icmp_ln86_reg_1376_pp0_iter3_reg | and_ln102_1961_reg_1596_pp0_iter3_reg);

assign or_ln117_1610_fu_1104_p2 = (or_ln117_1609_reg_1698 | and_ln102_1992_fu_1067_p2);

assign or_ln117_1611_fu_1116_p2 = (or_ln117_1609_reg_1698 | and_ln102_1972_fu_1049_p2);

assign or_ln117_1612_fu_1161_p2 = (or_ln117_1611_reg_1706 | and_ln102_1994_fu_1151_p2);

assign or_ln117_1613_fu_1166_p2 = (or_ln117_1609_reg_1698_pp0_iter5_reg | and_ln102_1965_reg_1664_pp0_iter5_reg);

assign or_ln117_1614_fu_1177_p2 = (or_ln117_1613_fu_1166_p2 | and_ln102_1995_fu_1156_p2);

assign or_ln117_1615_fu_1191_p2 = (or_ln117_1613_fu_1166_p2 | and_ln102_1973_fu_1142_p2);

assign or_ln117_1616_fu_1228_p2 = (or_ln117_1615_reg_1716 | and_ln102_1997_fu_1223_p2);

assign or_ln117_fu_716_p2 = (and_ln102_1976_fu_697_p2 | and_ln102_1966_reg_1580);

assign select_ln117_1703_fu_721_p3 = ((or_ln117_fu_716_p2[0:0] == 1'b1) ? select_ln117_reg_1591 : 2'd3);

assign select_ln117_1704_fu_737_p3 = ((and_ln102_1962_reg_1561[0:0] == 1'b1) ? zext_ln117_189_fu_728_p1 : 3'd4);

assign select_ln117_1705_fu_748_p3 = ((or_ln117_1592_fu_732_p2[0:0] == 1'b1) ? select_ln117_1704_fu_737_p3 : 3'd5);

assign select_ln117_1706_fu_762_p3 = ((or_ln117_1593_fu_744_p2[0:0] == 1'b1) ? select_ln117_1705_fu_748_p3 : 3'd6);

assign select_ln117_1707_fu_770_p3 = ((or_ln117_1594_fu_756_p2[0:0] == 1'b1) ? select_ln117_1706_fu_762_p3 : 3'd7);

assign select_ln117_1708_fu_782_p3 = ((and_ln102_reg_1545_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_190_fu_778_p1 : 4'd8);

assign select_ln117_1709_fu_836_p3 = ((or_ln117_1595_fu_831_p2[0:0] == 1'b1) ? select_ln117_1708_reg_1626 : 4'd9);

assign select_ln117_1710_fu_848_p3 = ((or_ln117_1596_reg_1631[0:0] == 1'b1) ? select_ln117_1709_fu_836_p3 : 4'd10);

assign select_ln117_1711_fu_859_p3 = ((or_ln117_1597_fu_843_p2[0:0] == 1'b1) ? select_ln117_1710_fu_848_p3 : 4'd11);

assign select_ln117_1712_fu_873_p3 = ((or_ln117_1598_fu_855_p2[0:0] == 1'b1) ? select_ln117_1711_fu_859_p3 : 4'd12);

assign select_ln117_1713_fu_887_p3 = ((or_ln117_1599_fu_867_p2[0:0] == 1'b1) ? select_ln117_1712_fu_873_p3 : 4'd13);

assign select_ln117_1714_fu_895_p3 = ((or_ln117_1600_fu_881_p2[0:0] == 1'b1) ? select_ln117_1713_fu_887_p3 : 4'd14);

assign select_ln117_1715_fu_965_p3 = ((or_ln117_1601_fu_960_p2[0:0] == 1'b1) ? select_ln117_1714_reg_1654 : 4'd15);

assign select_ln117_1716_fu_981_p3 = ((icmp_ln86_reg_1376_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_191_fu_972_p1 : 5'd16);

assign select_ln117_1717_fu_992_p3 = ((or_ln117_1602_fu_976_p2[0:0] == 1'b1) ? select_ln117_1716_fu_981_p3 : 5'd17);

assign select_ln117_1718_fu_1006_p3 = ((or_ln117_1603_fu_988_p2[0:0] == 1'b1) ? select_ln117_1717_fu_992_p3 : 5'd18);

assign select_ln117_1719_fu_1018_p3 = ((or_ln117_1604_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1718_fu_1006_p3 : 5'd19);

assign select_ln117_1720_fu_1026_p3 = ((or_ln117_1605_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1719_fu_1018_p3 : 5'd20);

assign select_ln117_1721_fu_1077_p3 = ((or_ln117_1606_fu_1072_p2[0:0] == 1'b1) ? select_ln117_1720_reg_1687 : 5'd21);

assign select_ln117_1722_fu_1089_p3 = ((or_ln117_1607_reg_1692[0:0] == 1'b1) ? select_ln117_1721_fu_1077_p3 : 5'd22);

assign select_ln117_1723_fu_1096_p3 = ((or_ln117_1608_fu_1084_p2[0:0] == 1'b1) ? select_ln117_1722_fu_1089_p3 : 5'd23);

assign select_ln117_1724_fu_1109_p3 = ((or_ln117_1609_reg_1698[0:0] == 1'b1) ? select_ln117_1723_fu_1096_p3 : 5'd24);

assign select_ln117_1725_fu_1121_p3 = ((or_ln117_1610_fu_1104_p2[0:0] == 1'b1) ? select_ln117_1724_fu_1109_p3 : 5'd25);

assign select_ln117_1726_fu_1129_p3 = ((or_ln117_1611_fu_1116_p2[0:0] == 1'b1) ? select_ln117_1725_fu_1121_p3 : 5'd26);

assign select_ln117_1727_fu_1170_p3 = ((or_ln117_1612_fu_1161_p2[0:0] == 1'b1) ? select_ln117_1726_reg_1711 : 5'd27);

assign select_ln117_1728_fu_1183_p3 = ((or_ln117_1613_fu_1166_p2[0:0] == 1'b1) ? select_ln117_1727_fu_1170_p3 : 5'd28);

assign select_ln117_1729_fu_1197_p3 = ((or_ln117_1614_fu_1177_p2[0:0] == 1'b1) ? select_ln117_1728_fu_1183_p3 : 5'd29);

assign select_ln117_1730_fu_1205_p3 = ((or_ln117_1615_fu_1191_p2[0:0] == 1'b1) ? select_ln117_1729_fu_1197_p3 : 5'd30);

assign select_ln117_fu_640_p3 = ((and_ln102_1966_fu_615_p2[0:0] == 1'b1) ? zext_ln117_fu_636_p1 : 2'd2);

assign tmp_fu_558_p4 = {{p_read8_int_reg[17:4]}};

assign xor_ln104_838_fu_586_p2 = (icmp_ln86_1754_reg_1387 ^ 1'd1);

assign xor_ln104_839_fu_658_p2 = (icmp_ln86_1755_reg_1392_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_840_fu_600_p2 = (icmp_ln86_1756_reg_1398 ^ 1'd1);

assign xor_ln104_841_fu_673_p2 = (icmp_ln86_1757_reg_1404_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_842_fu_610_p2 = (icmp_ln86_1758_reg_1410 ^ 1'd1);

assign xor_ln104_843_fu_911_p2 = (icmp_ln86_1759_reg_1417_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_844_fu_683_p2 = (icmp_ln86_1760_reg_1423_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_845_fu_798_p2 = (icmp_ln86_1761_reg_1429_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_846_fu_921_p2 = (icmp_ln86_1762_reg_1435_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_847_fu_926_p2 = (icmp_ln86_1763_reg_1441_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_848_fu_1044_p2 = (icmp_ln86_1764_reg_1447_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_849_fu_1137_p2 = (icmp_ln86_1765_reg_1453_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_850_fu_1213_p2 = (icmp_ln86_1766_reg_1459_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_648_p2 = (icmp_ln86_reg_1376_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_630_p2 = (1'd1 ^ and_ln102_1974_fu_625_p2);

assign zext_ln117_189_fu_728_p1 = select_ln117_1703_fu_721_p3;

assign zext_ln117_190_fu_778_p1 = select_ln117_1707_fu_770_p3;

assign zext_ln117_191_fu_972_p1 = select_ln117_1715_fu_965_p3;

assign zext_ln117_fu_636_p1 = xor_ln117_fu_630_p2;

endmodule //conifer_jettag_accelerator_decision_function_110
