===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.2010 seconds

  ----Wall Time----  ----Name----
    4.3560 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.6117 (  9.2%)    Parse modules
    0.7066 (  1.8%)    Verify circuit
   20.2807 ( 51.7%)  'firrtl.circuit' Pipeline
    1.5522 (  4.0%)    'firrtl.module' Pipeline
    1.4593 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0929 (  0.2%)      LowerCHIRRTLPass
    0.1255 (  0.3%)    InferWidths
    0.8810 (  2.2%)    InferResets
    0.0618 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0851 (  0.2%)    WireDFT
    0.0922 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7744 (  2.0%)    LowerFIRRTLTypes
    8.3056 ( 21.2%)    'firrtl.module' Pipeline
    0.8690 (  2.2%)      ExpandWhens
    0.0250 (  0.1%)      RemoveInvalid
    6.9227 ( 17.7%)      Canonicalizer
    0.4889 (  1.2%)      InferReadWrite
    0.6525 (  1.7%)    Inliner
    1.2929 (  3.3%)    IMConstProp
    0.0829 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0794 (  0.2%)    BlackBoxReader
    0.0793 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.2847 ( 13.5%)    'firrtl.module' Pipeline
    5.2847 ( 13.5%)      Canonicalizer
    0.5137 (  1.3%)    RemoveUnusedPorts
    0.0806 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4752 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.1203 ( 10.5%)  LowerFIRRTLToHW
    0.0798 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.9696 ( 12.7%)  'hw.module' Pipeline
    1.0759 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.1239 (  8.0%)    Canonicalizer
    0.7698 (  2.0%)    HWCleanup
    0.9560 (  2.4%)  'hw.module' Pipeline
    0.0929 (  0.2%)    HWLegalizeModules
    0.8631 (  2.2%)    PrettifyVerilog
    4.2806 ( 10.9%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   39.2010 (100.0%)  Total

{
  totalTime: 39.226,
  maxMemory: 709083136
}
