Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Feb  4 18:49:52 2020
| Host         : crystal-lnx running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file cora_z7_10_wrapper_control_sets_placed.rpt
| Design       : cora_z7_10_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   100 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             363 |          101 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             517 |          164 |
| Yes          | No                    | No                     |             695 |          155 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             614 |          185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              2 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                2 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                  | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                               |                1 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              5 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/axi_arready_i_1_n_0                                                                                                       | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              5 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/axi_awready0                                                                                                              | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              5 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | cora_z7_10_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                      |                2 |              7 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                     | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                      | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                       | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                 | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                      | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                      | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                     | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[5][7]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[5][31]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[5][23]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[5][15]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[4][7]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[4][31]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[4][23]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[4][15]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                    | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                   | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | cora_z7_10_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                  |                1 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                            |                6 |             12 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | cora_z7_10_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                  |                2 |             12 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                | cora_z7_10_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                  |                3 |             12 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             12 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             12 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                4 |             12 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             13 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                5 |             13 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             14 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                        | cora_z7_10_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                  |                5 |             14 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                              | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |                4 |             14 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |                3 |             14 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             14 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                             | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |                3 |             16 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                       | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |                3 |             16 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             16 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                              |                5 |             16 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                 | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |                9 |             17 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                               |                5 |             17 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                        | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             20 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                      | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             20 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                            |                8 |             21 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                  |                5 |             21 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                8 |             21 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | cora_z7_10_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                9 |             24 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             24 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                    | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |               11 |             25 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/axi_gpio_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[20]_0               |                8 |             26 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                           | cora_z7_10_i/pwm_rgb/inst/axi_awready_i_1_n_0                                                                                              |               26 |             32 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |                8 |             32 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/pwm_rgb/inst/max[31]_i_1_n_0                                                                                                  |                8 |             32 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/max[31]_i_1_n_0                                                                                                                        |                                                                                                                                            |                7 |             32 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             34 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |                8 |             35 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                8 |             47 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               10 |             47 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               10 |             48 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               13 |             48 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                7 |             48 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               12 |             48 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/axi_gpio_shield/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                  |               22 |             60 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/axi_gpio_btn/U0/bus2ip_reset                                                                                                  |               21 |             61 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/axi_gpio_shield/U0/bus2ip_reset                                                                                               |               26 |             78 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | cora_z7_10_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                               |               30 |            115 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 | cora_z7_10_i/pwm_rgb/inst/genblk1[0].duty_reg_latch[0][31]_i_1_n_0                                                                                               |                                                                                                                                            |               34 |            192 |
|  cora_z7_10_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                            |              102 |            364 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     7 |
| 5      |                     4 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                    39 |
| 12     |                     6 |
| 13     |                     2 |
| 14     |                     5 |
| 16+    |                    34 |
+--------+-----------------------+


