$date
	Thu Aug 21 13:17:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_clock $end
$var wire 1 ! clk $end
$scope module dut $end
$var reg 1 ! clk1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0!
$end
#500
1!
#1000
0!
#1500
1!
#2000
0!
#2500
1!
#3000
0!
#3500
1!
#4000
0!
#4500
1!
#5000
0!
#5500
1!
#6000
0!
#6500
1!
#7000
0!
#7500
1!
#8000
0!
#8500
1!
#9000
0!
#9500
1!
#10000
0!
#10500
1!
#11000
0!
#11500
1!
#12000
0!
#12500
1!
#13000
0!
#13500
1!
#14000
0!
#14500
1!
#15000
0!
#15500
1!
#16000
0!
#16500
1!
#17000
0!
#17500
1!
#18000
0!
#18500
1!
#19000
0!
#19500
1!
#20000
0!
