{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697976697700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697976697700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 20:11:37 2023 " "Processing started: Sun Oct 22 20:11:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697976697700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697976697700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl -c vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl -c vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697976697700 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697976698238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-shift_reg " "Found design unit 1: shift_reg-shift_reg" {  } { { "shift_reg.vhd" "" { Text "D:/code/hdl/vhdl/shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699104 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "D:/code/hdl/vhdl/shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_1bit-FA_1bit " "Found design unit 1: FA_1bit-FA_1bit" {  } { { "FA_1bit.vhd" "" { Text "D:/code/hdl/vhdl/FA_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699104 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_1bit " "Found entity 1: FA_1bit" {  } { { "FA_1bit.vhd" "" { Text "D:/code/hdl/vhdl/FA_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_10bit-FA_10bit " "Found design unit 1: FA_10bit-FA_10bit" {  } { { "FA_10bit.vhd" "" { Text "D:/code/hdl/vhdl/FA_10bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_10bit " "Found entity 1: FA_10bit" {  } { { "FA_10bit.vhd" "" { Text "D:/code/hdl/vhdl/FA_10bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA4bit-fa4bit " "Found design unit 1: FA4bit-fa4bit" {  } { { "fa4bit.vhd" "" { Text "D:/code/hdl/vhdl/fa4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa4bit " "Found entity 1: fa4bit" {  } { { "fa4bit.vhd" "" { Text "D:/code/hdl/vhdl/fa4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dowm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dowm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_counter-down_counter " "Found design unit 1: down_counter-down_counter" {  } { { "dowm_counter.vhd" "" { Text "D:/code/hdl/vhdl/dowm_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "dowm_counter.vhd" "" { Text "D:/code/hdl/vhdl/dowm_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-decoder_3to8 " "Found design unit 1: decoder_3to8-decoder_3to8" {  } { { "decoder_3to8.vhd" "" { Text "D:/code/hdl/vhdl/decoder_3to8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699135 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.vhd" "" { Text "D:/code/hdl/vhdl/decoder_3to8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_decoder-counter_decoder " "Found design unit 1: counter_decoder-counter_decoder" {  } { { "counter_decoder.vhd" "" { Text "D:/code/hdl/vhdl/counter_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699135 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_decoder " "Found entity 1: counter_decoder" {  } { { "counter_decoder.vhd" "" { Text "D:/code/hdl/vhdl/counter_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_123to201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_123to201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_123to201-counter_123to201_a " "Found design unit 1: counter_123to201-counter_123to201_a" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_123to201 " "Found entity 1: counter_123to201" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_0to9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_0to9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_0to9-bcd_0to9_a " "Found design unit 1: bcd_0to9-bcd_0to9_a" {  } { { "bcd_0to9.vhd" "" { Text "D:/code/hdl/vhdl/bcd_0to9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_0to9 " "Found entity 1: bcd_0to9" {  } { { "bcd_0to9.vhd" "" { Text "D:/code/hdl/vhdl/bcd_0to9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter_0_26_20_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up_down_counter_0_26_20_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down_counter_0_26_20_5-up_down_counter_0_26_20_5_a " "Found design unit 1: up_down_counter_0_26_20_5-up_down_counter_0_26_20_5_a" {  } { { "up_down_counter_0_26_20_5.vhd" "" { Text "D:/code/hdl/vhdl/up_down_counter_0_26_20_5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter_0_26_20_5 " "Found entity 1: up_down_counter_0_26_20_5" {  } { { "up_down_counter_0_26_20_5.vhd" "" { Text "D:/code/hdl/vhdl/up_down_counter_0_26_20_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter_0_12 copy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up_down_counter_0_12 copy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down_counter_0_12-up_down_counter_0_12 " "Found design unit 1: up_down_counter_0_12-up_down_counter_0_12" {  } { { "up_down_counter_0_12 copy.vhd" "" { Text "D:/code/hdl/vhdl/up_down_counter_0_12 copy.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699166 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter_0_12 " "Found entity 1: up_down_counter_0_12" {  } { { "up_down_counter_0_12 copy.vhd" "" { Text "D:/code/hdl/vhdl/up_down_counter_0_12 copy.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ounter-ounter " "Found design unit 1: ounter-ounter" {  } { { "ounter.vhd" "" { Text "D:/code/hdl/vhdl/ounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699169 ""} { "Info" "ISGN_ENTITY_NAME" "1 ounter " "Found entity 1: ounter" {  } { { "ounter.vhd" "" { Text "D:/code/hdl/vhdl/ounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4bit-FA_4bit " "Found design unit 1: FA_4bit-FA_4bit" {  } { { "fa_4bit.vhd" "" { Text "D:/code/hdl/vhdl/fa_4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699169 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4bit " "Found entity 1: FA_4bit" {  } { { "fa_4bit.vhd" "" { Text "D:/code/hdl/vhdl/fa_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-fa_a " "Found design unit 1: fa-fa_a" {  } { { "fa.vhd" "" { Text "D:/code/hdl/vhdl/fa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhd" "" { Text "D:/code/hdl/vhdl/fa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_a " "Found design unit 1: alu-alu_a" {  } { { "alu.vhd" "" { Text "D:/code/hdl/vhdl/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/code/hdl/vhdl/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_suber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_suber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_suber-add_suber " "Found design unit 1: add_suber-add_suber" {  } { { "add_suber.vhd" "" { Text "D:/code/hdl/vhdl/add_suber.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_suber " "Found entity 1: add_suber" {  } { { "add_suber.vhd" "" { Text "D:/code/hdl/vhdl/add_suber.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder " "Found design unit 1: adder-adder" {  } { { "adder.vhd" "" { Text "D:/code/hdl/vhdl/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699198 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "D:/code/hdl/vhdl/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_counter-random_counter_a " "Found design unit 1: random_counter-random_counter_a" {  } { { "random_counter.vhd" "" { Text "D:/code/hdl/vhdl/random_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699198 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_counter " "Found entity 1: random_counter" {  } { { "random_counter.vhd" "" { Text "D:/code/hdl/vhdl/random_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-decoder2to4 " "Found design unit 1: decoder2to4-decoder2to4" {  } { { "decoder2to4.vhd" "" { Text "D:/code/hdl/vhdl/decoder2to4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.vhd" "" { Text "D:/code/hdl/vhdl/decoder2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1to16-demux1to16_a " "Found design unit 1: demux1to16-demux1to16_a" {  } { { "demux1to16.vhd" "" { Text "D:/code/hdl/vhdl/demux1to16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1to16 " "Found entity 1: demux1to16" {  } { { "demux1to16.vhd" "" { Text "D:/code/hdl/vhdl/demux1to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "faa_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file faa_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 faa_4bit-faa_4bit_a " "Found design unit 1: faa_4bit-faa_4bit_a" {  } { { "faa_4bit.vhd" "" { Text "D:/code/hdl/vhdl/faa_4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""} { "Info" "ISGN_ENTITY_NAME" "1 faa_4bit " "Found entity 1: faa_4bit" {  } { { "faa_4bit.vhd" "" { Text "D:/code/hdl/vhdl/faa_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-vhdl_a " "Found design unit 1: vhdl-vhdl_a" {  } { { "vhdl.vhd" "" { Text "D:/code/hdl/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "vhdl.vhd" "" { Text "D:/code/hdl/vhdl/vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux " "Found design unit 1: demux-demux" {  } { { "demux.vhd" "" { Text "D:/code/hdl/vhdl/demux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699229 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "D:/code/hdl/vhdl/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5_32-decoder_5_32_a " "Found design unit 1: decoder_5_32-decoder_5_32_a" {  } { { "decoder_5_32.vhd" "" { Text "D:/code/hdl/vhdl/decoder_5_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699229 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.vhd" "" { Text "D:/code/hdl/vhdl/decoder_5_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976699229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" counter_123to201.vhd(29) " "VHDL error at counter_123to201.vhd(29): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 29 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" counter_123to201.vhd(30) " "VHDL error at counter_123to201.vhd(30): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 30 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s counter_123to201.vhd(31) " "VHDL error at counter_123to201.vhd(31): object \"s\" is used but not declared" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 31 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out s counter_123to201.vhd(31) " "VHDL error at counter_123to201.vhd(31): cannot associate formal port \"s\" of mode \"out\" with an expression" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "co counter_123to201.vhd(32) " "VHDL error at counter_123to201.vhd(32): object \"co\" is used but not declared" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 32 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out co counter_123to201.vhd(32) " "VHDL error at counter_123to201.vhd(32): cannot associate formal port \"co\" of mode \"out\" with an expression" {  } { { "counter_123to201.vhd" "" { Text "D:/code/hdl/vhdl/counter_123to201.vhd" 32 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1697976699229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697976699324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 22 20:11:39 2023 " "Processing ended: Sun Oct 22 20:11:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697976699324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697976699324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697976699324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697976699324 ""}
