Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 17 09:44:56 2025
| Host         : PC-077 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    41          
TIMING-18  Warning           Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (9)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.957        0.000                      0                  803        0.072        0.000                      0                  803        8.750        0.000                       0                   342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.957        0.000                      0                  803        0.072        0.000                      0                  803        8.750        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 3.406ns (35.404%)  route 6.214ns (64.596%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.870    14.136    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.260 r  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_1/O
                         net (fo=4, routed)           0.715    14.975    dig_1_reg
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.564    24.922    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[0]/C
                         clock pessimism              0.276    25.198    
                         clock uncertainty           -0.061    25.137    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.932    dig_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 3.406ns (35.404%)  route 6.214ns (64.596%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.870    14.136    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.260 r  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_1/O
                         net (fo=4, routed)           0.715    14.975    dig_1_reg
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.564    24.922    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[1]/C
                         clock pessimism              0.276    25.198    
                         clock uncertainty           -0.061    25.137    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.932    dig_1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 3.406ns (35.404%)  route 6.214ns (64.596%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.870    14.136    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.260 r  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_1/O
                         net (fo=4, routed)           0.715    14.975    dig_1_reg
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.564    24.922    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[2]/C
                         clock pessimism              0.276    25.198    
                         clock uncertainty           -0.061    25.137    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.932    dig_1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 3.406ns (35.404%)  route 6.214ns (64.596%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.870    14.136    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.260 r  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_1/O
                         net (fo=4, routed)           0.715    14.975    dig_1_reg
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.564    24.922    CLK_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  dig_1_reg_reg[3]/C
                         clock pessimism              0.276    25.198    
                         clock uncertainty           -0.061    25.137    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.932    dig_1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_7_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.406ns (36.711%)  route 5.872ns (63.289%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 24.846 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.757    14.023    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.147 r  embedded_kcpsm6_i/processor/pwm_ref_7_reg[7]_i_1/O
                         net (fo=8, routed)           0.486    14.632    pwm_ref_7_reg
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.488    24.846    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[0]/C
                         clock pessimism              0.276    25.122    
                         clock uncertainty           -0.061    25.061    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.856    pwm_ref_7_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_7_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.406ns (36.711%)  route 5.872ns (63.289%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 24.846 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.757    14.023    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.147 r  embedded_kcpsm6_i/processor/pwm_ref_7_reg[7]_i_1/O
                         net (fo=8, routed)           0.486    14.632    pwm_ref_7_reg
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.488    24.846    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[4]/C
                         clock pessimism              0.276    25.122    
                         clock uncertainty           -0.061    25.061    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.856    pwm_ref_7_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_7_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.406ns (36.711%)  route 5.872ns (63.289%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 24.846 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.757    14.023    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.147 r  embedded_kcpsm6_i/processor/pwm_ref_7_reg[7]_i_1/O
                         net (fo=8, routed)           0.486    14.632    pwm_ref_7_reg
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.488    24.846    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[6]/C
                         clock pessimism              0.276    25.122    
                         clock uncertainty           -0.061    25.061    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.856    pwm_ref_7_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_7_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.406ns (36.711%)  route 5.872ns (63.289%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 24.846 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.757    14.023    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.147 r  embedded_kcpsm6_i/processor/pwm_ref_7_reg[7]_i_1/O
                         net (fo=8, routed)           0.486    14.632    pwm_ref_7_reg
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.488    24.846    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pwm_ref_7_reg_reg[7]/C
                         clock pessimism              0.276    25.122    
                         clock uncertainty           -0.061    25.061    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.856    pwm_ref_7_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_3_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.406ns (36.712%)  route 5.872ns (63.288%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 24.846 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.626    13.892    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.016 r  embedded_kcpsm6_i/processor/pwm_ref_3_reg[7]_i_1/O
                         net (fo=8, routed)           0.616    14.632    pwm_ref_3_reg
    SLICE_X35Y50         FDRE                                         r  pwm_ref_3_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.488    24.846    CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  pwm_ref_3_reg_reg[0]/C
                         clock pessimism              0.276    25.122    
                         clock uncertainty           -0.061    25.061    
    SLICE_X35Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.856    pwm_ref_3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_3_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.406ns (36.712%)  route 5.872ns (63.288%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 24.846 - 20.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.720     5.355    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.809 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[5]
                         net (fo=14, routed)          2.277    10.085    embedded_kcpsm6_i/processor/lower_reg_banks/ADDRA1
    SLICE_X34Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.231 r  embedded_kcpsm6_i/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843    11.074    embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.354    11.428 r  embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          1.509    12.938    embedded_kcpsm6_i/processor/port_id[0]
    SLICE_X32Y50         LUT2 (Prop_lut2_I1_O)        0.328    13.266 f  embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4/O
                         net (fo=4, routed)           0.626    13.892    embedded_kcpsm6_i/processor/dig_1_reg[3]_i_4_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.124    14.016 r  embedded_kcpsm6_i/processor/pwm_ref_3_reg[7]_i_1/O
                         net (fo=8, routed)           0.616    14.632    pwm_ref_3_reg
    SLICE_X35Y50         FDRE                                         r  pwm_ref_3_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.488    24.846    CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  pwm_ref_3_reg_reg[1]/C
                         clock pessimism              0.276    25.122    
                         clock uncertainty           -0.061    25.061    
    SLICE_X35Y50         FDRE (Setup_fdre_C_CE)      -0.205    24.856    pwm_ref_3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                 10.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_block_i/uart_rx6_i/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_block_i/uart_rx6_i/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.086%)  route 0.130ns (47.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.593     1.471    uart_block_i/uart_rx6_i/CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  uart_block_i/uart_rx6_i/data7_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_block_i/uart_rx6_i/data7_flop/Q
                         net (fo=3, routed)           0.130     1.742    uart_block_i/uart_rx6_i/data7_flop_n_0
    SLICE_X38Y47         SRL16E                                       r  uart_block_i/uart_rx6_i/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.862     1.987    uart_block_i/uart_rx6_i/CLK_IBUF_BUFG
    SLICE_X38Y47         SRL16E                                       r  uart_block_i/uart_rx6_i/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X38Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.670    uart_block_i/uart_rx6_i/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.595     1.473    seg_disp_driver_i/CLK
    SLICE_X42Y49         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.126     1.763    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.919 r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    seg_disp_driver_i/cnt_clk_en_seg_reg[12]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.973 r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.973    seg_disp_driver_i/data0[13]
    SLICE_X42Y50         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.859     1.984    seg_disp_driver_i/CLK
    SLICE_X42Y50         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.871    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.217%)  route 0.134ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.565     1.443    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  embedded_kcpsm6_i/processor/address_loop[6].pc_flop/Q
                         net (fo=4, routed)           0.134     1.718    embedded_kcpsm6_i/processor/stack_ram_high/DIB0
    SLICE_X30Y46         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X30Y46         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.605    embedded_kcpsm6_i/processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_data_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_block_i/uart_tx6_i/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.587     1.465    CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  uart_data_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_data_in_reg_reg[1]/Q
                         net (fo=1, routed)           0.099     1.705    uart_block_i/uart_tx6_i/Q[1]
    SLICE_X38Y51         SRL16E                                       r  uart_block_i/uart_tx6_i/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.857     1.982    uart_block_i/uart_tx6_i/CLK_IBUF_BUFG
    SLICE_X38Y51         SRL16E                                       r  uart_block_i/uart_tx6_i/data_width_loop[1].storage_srl/CLK
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.590    uart_block_i/uart_tx6_i/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.565     1.443    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  embedded_kcpsm6_i/processor/address_loop[8].pc_flop/Q
                         net (fo=4, routed)           0.132     1.716    embedded_kcpsm6_i/processor/stack_ram_high/DIC0
    SLICE_X30Y46         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X30Y46         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.502     1.456    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.600    embedded_kcpsm6_i/processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_data_in_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_block_i/uart_tx6_i/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.587     1.465    CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  uart_data_in_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_data_in_reg_reg[3]/Q
                         net (fo=1, routed)           0.100     1.706    uart_block_i/uart_tx6_i/Q[3]
    SLICE_X38Y51         SRL16E                                       r  uart_block_i/uart_tx6_i/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.857     1.982    uart_block_i/uart_tx6_i/CLK_IBUF_BUFG
    SLICE_X38Y51         SRL16E                                       r  uart_block_i/uart_tx6_i/data_width_loop[3].storage_srl/CLK
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.589    uart_block_i/uart_tx6_i/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_block_i/uart_tx6_i/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.587     1.465    CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  uart_data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_data_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.099     1.705    uart_block_i/uart_tx6_i/Q[0]
    SLICE_X38Y51         SRL16E                                       r  uart_block_i/uart_tx6_i/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.857     1.982    uart_block_i/uart_tx6_i/CLK_IBUF_BUFG
    SLICE_X38Y51         SRL16E                                       r  uart_block_i/uart_tx6_i/data_width_loop[0].storage_srl/CLK
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.583    uart_block_i/uart_tx6_i/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_SEG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.774%)  route 0.294ns (61.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.595     1.473    seg_disp_driver_i/CLK
    SLICE_X41Y49         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=15, routed)          0.294     1.908    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.953 r  seg_disp_driver_i/DISP_SEG[7]_i_1/O
                         net (fo=1, routed)           0.000     1.953    seg_disp_driver_i/DISP_SEG[7]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.859     1.984    seg_disp_driver_i/CLK
    SLICE_X43Y50         FDRE                                         r  seg_disp_driver_i/DISP_SEG_reg[7]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.829    seg_disp_driver_i/DISP_SEG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.410%)  route 0.308ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.444    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308     1.893    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X30Y45         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X30Y45         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    embedded_kcpsm6_i/processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.410%)  route 0.308ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.566     1.444    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.308     1.893    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X30Y45         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X30Y45         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.769    embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y50    dig_1_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y50    dig_1_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y50    dig_1_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y50    dig_1_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y50    dig_2_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y48    dig_2_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y50    dig_2_reg_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y46    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



