
*** Running vivado
    with args -log array_sorter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source array_sorter.tcl -notrace

awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source array_sorter.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1452.234 ; gain = 43.016 ; free physical = 4503 ; free virtual = 26313
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d48596f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4567 ; free virtual = 26369
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d48596f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4566 ; free virtual = 26369
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d48596f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4567 ; free virtual = 26370
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d48596f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4567 ; free virtual = 26370
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d48596f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4567 ; free virtual = 26370
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4568 ; free virtual = 26371
Ending Logic Optimization Task | Checksum: d48596f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4568 ; free virtual = 26371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d48596f4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.727 ; gain = 0.000 ; free physical = 4568 ; free virtual = 26371
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1904.727 ; gain = 495.508 ; free physical = 4568 ; free virtual = 26371
INFO: [Common 17-1381] The checkpoint '/home/szar/drexel/2017-fall/ecec661/bubble-sort/bubble_sort/bubble_sort.runs/impl_1/array_sorter_opt.dcp' has been generated.
Command: report_drc -file array_sorter_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/szar/drexel/2017-fall/ecec661/bubble-sort/bubble_sort/bubble_sort.runs/impl_1/array_sorter_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9cf5567f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8a993911

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14a87542b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14a87542b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368
Phase 1 Placer Initialization | Checksum: 14a87542b

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1936.742 ; gain = 0.000 ; free physical = 4583 ; free virtual = 26368

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1478adf8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4580 ; free virtual = 26360

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1478adf8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4580 ; free virtual = 26360

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e58cdc3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4580 ; free virtual = 26359

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11b48949c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4580 ; free virtual = 26359

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11b48949c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4580 ; free virtual = 26359

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4576 ; free virtual = 26356

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4576 ; free virtual = 26356

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4576 ; free virtual = 26356
Phase 3 Detail Placement | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4576 ; free virtual = 26356

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4576 ; free virtual = 26356

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4577 ; free virtual = 26356

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16531fa8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4577 ; free virtual = 26356

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1dcd8ce27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4577 ; free virtual = 26356
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dcd8ce27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4577 ; free virtual = 26356
Ending Placer Task | Checksum: e1c40f4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.754 ; gain = 24.012 ; free physical = 4579 ; free virtual = 26358
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1960.754 ; gain = 0.000 ; free physical = 4577 ; free virtual = 26358
INFO: [Common 17-1381] The checkpoint '/home/szar/drexel/2017-fall/ecec661/bubble-sort/bubble_sort/bubble_sort.runs/impl_1/array_sorter_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1960.754 ; gain = 0.000 ; free physical = 4569 ; free virtual = 26349
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1960.754 ; gain = 0.000 ; free physical = 4576 ; free virtual = 26356
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1960.754 ; gain = 0.000 ; free physical = 4576 ; free virtual = 26356
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 44ceb8cc ConstDB: 0 ShapeSum: 9cf5567f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1250bc89b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.746 ; gain = 16.992 ; free physical = 4492 ; free virtual = 26266

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1250bc89b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.746 ; gain = 30.992 ; free physical = 4477 ; free virtual = 26252

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1250bc89b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.746 ; gain = 30.992 ; free physical = 4477 ; free virtual = 26252
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: aa04f78f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4472 ; free virtual = 26246

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 130d47056

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4476 ; free virtual = 26251

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4477 ; free virtual = 26252
Phase 4 Rip-up And Reroute | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4477 ; free virtual = 26252

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4477 ; free virtual = 26251

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4477 ; free virtual = 26252
Phase 6 Post Hold Fix | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4477 ; free virtual = 26252

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0194257 %
  Global Horizontal Routing Utilization  = 0.0234375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
Phase 7 Route finalize | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.746 ; gain = 36.992 ; free physical = 4476 ; free virtual = 26251

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fec0e10c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.746 ; gain = 38.992 ; free physical = 4475 ; free virtual = 26250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11688084f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.746 ; gain = 38.992 ; free physical = 4475 ; free virtual = 26250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.746 ; gain = 38.992 ; free physical = 4490 ; free virtual = 26265

Routing Is Done.
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.906 ; gain = 41.152 ; free physical = 4489 ; free virtual = 26264
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2001.906 ; gain = 0.000 ; free physical = 4489 ; free virtual = 26264
INFO: [Common 17-1381] The checkpoint '/home/szar/drexel/2017-fall/ecec661/bubble-sort/bubble_sort/bubble_sort.runs/impl_1/array_sorter_routed.dcp' has been generated.
Command: report_drc -file array_sorter_drc_routed.rpt -pb array_sorter_drc_routed.pb -rpx array_sorter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/szar/drexel/2017-fall/ecec661/bubble-sort/bubble_sort/bubble_sort.runs/impl_1/array_sorter_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file array_sorter_methodology_drc_routed.rpt -rpx array_sorter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/szar/drexel/2017-fall/ecec661/bubble-sort/bubble_sort/bubble_sort.runs/impl_1/array_sorter_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file array_sorter_power_routed.rpt -pb array_sorter_power_summary_routed.pb -rpx array_sorter_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 16:13:30 2017...
