# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 0.000256 2048 4.58589e-41 1600 94080 8.91494 269.806 261.981 540.754 540.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 0.000256 2048 4.58295e-41 1600 94032 8.9047 313.923 262.084 584.96 585.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 0.000256 2048 4.57496e-41 1600 94080 8.9841 327.309 262.019 598.364 598.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 0.000256 2048 4.58e-41 1600 93984 8.98224 304.14 261.99 575.161 575.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 0.000256 2048 4.56179e-41 1600 94000 8.91494 308.398 261.859 579.219 579.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 0.000256 2048 4.5587e-41 1600 93968 8.89254 316.364 262.019 587.328 587.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 0.000256 2048 4.56361e-41 1600 93960 8.89856 317.786 261.798 588.533 588.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 0.000256 2048 4.58393e-41 1600 93952 8.94339 308.056 261.802 578.852 578.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 0.000256 2048 4.58323e-41 1600 93888 8.90077 309.858 262.022 580.83 580.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 0.000256 2048 4.58981e-41 1600 93800 8.88618 334.59 261.768 605.295 605.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 0.000256 2048 4.57692e-41 1600 93696 8.89446 389.146 261.447 659.538 659.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 0.000256 2048 4.56207e-41 1605 94112 8.90541 267.16 262.001 538.117 538.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 0.000256 2048 4.58729e-41 1605 94080 8.90253 271.115 262.183 542.249 542.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 0.000256 2048 4.55814e-41 1605 94080 8.89888 268.126 262.181 539.256 539.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 0.000256 2048 4.57468e-41 1605 94080 8.9983 274.332 262.111 545.492 545.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 0.000256 2048 4.56697e-41 1605 94080 8.9088 276.799 262.246 548.002 548.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 0.000256 2048 4.59009e-41 1605 94032 8.90669 320.884 262.144 591.988 592.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 0.000256 2048 4.55744e-41 1605 94000 8.95146 313.959 261.868 584.834 584.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 0.000256 2048 4.55618e-41 1605 93984 8.90035 335.344 262.041 606.339 606.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 0.000256 2048 4.56851e-41 1605 94000 8.92867 331.637 262.109 602.727 602.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 0.000256 2048 4.57146e-41 1605 93968 8.90214 334.519 262.053 605.525 605.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 0.000256 2048 4.58519e-41 1605 93960 8.8983 327.409 262.043 598.4 598.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 0.000256 2048 4.56655e-41 1605 93952 8.90826 314.129 261.843 584.932 584.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 0.000256 2048 4.56235e-41 1605 93888 8.90019 368.319 262.042 639.312 639.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 0.000256 2048 4.57005e-41 1605 93800 8.88624 371.168 261.663 641.769 641.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 0.000256 2048 4.58155e-41 1605 93696 8.89856 335.615 261.679 606.244 606.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 0.000256 2048 4.57692e-41 1600 94112 8.92621 253.145 262.234 524.356 524.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 0.000256 2048 4.58715e-41 1600 94120 8.91085 284.283 262.236 555.479 555.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 0.000256 2048 4.57818e-41 1600 94080 8.91501 265.292 262.177 536.439 536.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 0.000256 2048 4.56445e-41 1600 94080 8.90266 269.353 262.142 540.449 540.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 0.000256 2048 4.57748e-41 1600 94080 8.90413 267.396 262.218 538.569 538.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 0.000256 2048 4.58463e-41 1600 94032 8.90186 337.38 261.801 608.131 608.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 0.000256 2048 4.55604e-41 1600 93888 8.91347 235.409 261.605 505.976 506.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 0.000256 2048 4.56991e-41 1600 94080 8.91085 324.109 262.021 595.094 595.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 0.000256 2048 4.58813e-41 1600 93920 8.9289 226.992 261.789 497.761 497.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 0.000256 2048 4.57762e-41 1600 93984 8.9129 302.92 261.788 573.669 573.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 0.000256 2048 4.58491e-41 1600 93888 8.90038 218.287 261.989 489.228 489.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 0.000256 2048 4.58197e-41 1600 94000 8.9009 317.624 262.073 588.652 588.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 0.000256 2048 4.56529e-41 1600 93800 8.89424 223.961 261.808 494.714 494.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 0.000256 2048 4.57664e-41 1600 93968 8.92333 405.705 262.04 676.718 676.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 0.000256 2048 4.57272e-41 1600 93856 8.93542 263.317 261.795 534.1 534.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 0.000256 2048 4.58799e-41 1600 93960 8.90861 389.304 262.048 660.314 660.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 0.000256 2048 4.58967e-41 1600 93840 8.90701 263.393 262.045 534.396 534.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 0.000256 2048 4.56235e-41 1600 93952 8.9047 376.335 262.042 647.333 647.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 0.000256 2048 4.58533e-41 1600 93696 8.87808 253.934 261.457 524.32 524.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 0.000256 2048 4.56109e-41 1600 93888 8.90266 330.108 261.802 600.862 600.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 0.000256 2048 4.59037e-41 1600 93696 8.90061 231.623 261.794 502.369 502.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 0.000256 2048 4.56851e-41 1600 93800 8.9129 342.33 261.828 613.124 613.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 0.000256 2048 4.58785e-41 1600 93600 8.88781 246.894 261.8 517.633 517.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 0.000256 2048 4.56011e-41 1608 94112 8.90931 250.08 262.018 521.059 521.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 0.000256 2048 4.57552e-41 1608 94080 8.90304 265.279 261.984 536.219 536.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 0.000256 2048 4.57468e-41 1608 94080 8.90266 263.393 262.202 534.547 534.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1240 0.000256 2048 4.56627e-41 1608 93984 8.90198 169.691 262.066 440.711 440.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 0.000256 2048 4.57762e-41 1608 94080 8.91811 303.276 262.244 574.488 574.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 0.000256 2048 4.56571e-41 1608 93968 8.90109 193.503 261.893 464.349 464.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 0.000256 2048 4.56459e-41 1608 94080 8.93542 289.02 262.027 560.03 560.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 0.000256 2048 4.56179e-41 1608 93952 8.90336 192.069 261.784 462.805 462.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 0.000256 2048 4.56753e-41 1608 94032 8.93949 325.005 261.904 595.899 595.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 0.000256 2048 4.55702e-41 1608 93888 8.90355 228.318 261.909 499.182 499.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 0.000256 2048 4.58967e-41 1608 94000 8.90086 306.211 261.845 577.005 577.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 0.000256 2048 4.58365e-41 1608 93920 8.9129 221.401 261.855 492.219 492.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 0.000256 2048 4.57328e-41 1608 93984 8.91126 395.695 261.886 666.544 666.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 0.000256 2048 4.58253e-41 1608 93888 8.90045 253.29 262.029 524.27 524.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 0.000256 2048 4.55576e-41 1608 94000 8.9377 388.801 261.897 659.686 659.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 0.000256 2048 4.57916e-41 1608 93800 8.89635 263.132 262.038 534.117 534.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 0.000256 2048 4.58239e-41 1608 93968 8.89856 381.6 261.783 652.333 652.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 0.000256 2048 4.55562e-41 1608 93856 8.91501 251.933 261.887 522.786 522.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 0.000256 2048 4.56277e-41 1608 93960 8.90445 369.385 262.073 640.414 640.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 0.000256 2048 4.59065e-41 1608 93840 8.9047 239.752 261.884 510.588 510.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 0.000256 2048 4.59023e-41 1608 93952 8.90883 353.319 262.089 624.369 624.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 0.000256 2048 4.5765e-41 1608 93696 8.91043 236.507 261.696 507.164 507.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 0.000256 2048 4.573e-41 1600 94112 8.90214 282.343 261.934 553.23 553.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 0.000256 2048 4.56963e-41 1600 94120 8.91939 253.698 262.049 524.721 524.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 0.000256 2048 4.58014e-41 1600 94080 8.92762 166.155 262.199 437.33 437.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 0.000256 2048 4.58084e-41 1600 94080 8.94976 270.92 261.929 541.852 541.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 0.000256 2048 4.56599e-41 1600 93984 8.90675 174.616 261.799 445.373 445.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 0.000256 2048 4.56291e-41 1600 94080 8.9007 289.604 262.195 560.751 560.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 0.000256 2048 4.58925e-41 1600 93968 8.8961 185.376 261.8 456.123 456.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 0.000256 2048 4.56949e-41 1600 94080 8.90048 300.97 262.007 571.93 571.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 0.000256 2048 4.56179e-41 1600 93952 8.92746 197.98 262.045 469.005 469.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 0.000256 2048 4.57902e-41 1600 94032 8.89898 321.323 262.049 592.322 592.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 0.000256 2048 4.5779e-41 1600 93888 8.89651 232.59 261.67 503.206 503.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 0.000256 2048 4.58491e-41 1600 94080 8.9368 312.801 262.05 583.837 583.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 0.000256 2048 4.56179e-41 1600 93920 8.89696 220.956 262.049 491.948 492.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 0.000256 2048 4.57174e-41 1600 93984 8.9088 384.272 261.986 655.215 655.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 0.000256 2048 4.57426e-41 1600 93888 8.90301 255.734 261.793 526.483 526.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 0.000256 2048 4.56291e-41 1600 94000 8.92765 381.579 262.1 652.658 652.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 0.000256 2048 4.58491e-41 1600 93800 8.88986 257.63 261.584 528.154 528.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 0.000256 2048 4.57328e-41 1600 93968 8.90342 370.76 261.796 641.51 641.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 0.000256 2048 4.56753e-41 1600 93856 8.91696 243.624 262.019 514.612 514.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 0.000256 2048 4.56823e-41 1600 93960 8.93952 359.365 261.791 630.147 630.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 0.000256 2048 4.57636e-41 1600 93840 8.9136 238.288 261.772 509.027 509.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 0.000256 2048 4.58953e-41 1600 93952 8.94579 343.241 261.796 614.032 614.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 0.000256 2048 4.55604e-41 1600 93696 8.9055 240.63 261.704 511.29 511.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 0.000256 2048 4.57174e-41 1600 94112 8.9152 248.121 262.162 519.254 519.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 0.000256 2048 4.58407e-41 1600 94080 8.89869 161.289 262.189 432.429 432.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 0.000256 2048 4.57188e-41 1600 94120 8.92806 254.577 262.261 525.819 525.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 0.000256 2048 4.55548e-41 1600 94080 8.9047 164.651 261.979 435.588 435.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 0.000256 2048 4.59037e-41 1600 94080 8.90602 275.431 261.925 546.311 546.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 0.000256 2048 4.58155e-41 1600 93984 8.90346 178.104 262.021 449.082 449.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 0.000256 2048 4.56655e-41 1600 94080 8.89325 271.598 262.196 542.738 542.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 0.000256 2048 4.58421e-41 1600 93968 8.9025 174.837 261.996 445.785 445.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 0.000256 2048 4.57538e-41 1600 93912 8.91715 144.729 261.803 415.501 415.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 0.000256 2048 4.59051e-41 1600 94080 8.89523 270.451 262.159 541.56 541.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 0.000256 2048 4.5786e-41 1600 93952 8.90237 182.01 261.745 452.706 452.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 0.000256 2048 4.58729e-41 1600 93888 8.89798 151.914 261.79 422.651 422.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 0.000256 2048 4.56963e-41 1600 94032 8.90278 394.667 261.908 665.527 665.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 0.000256 2048 4.5709e-41 1600 93888 8.89885 248.512 261.921 519.384 519.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 0.000256 2048 4.56627e-41 1600 93744 8.93338 206.074 261.664 476.722 476.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 0.000256 2048 4.5751e-41 1600 94080 8.9129 367.882 262.197 639.041 639.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 0.000256 2048 4.58883e-41 1600 93920 8.90483 247.882 261.847 518.686 518.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 0.000256 2048 4.56543e-41 1600 93840 8.9047 206.971 261.996 477.921 477.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 0.000256 2048 4.58953e-41 1600 93984 8.9016 348.533 262.048 619.535 619.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 0.000256 2048 4.57538e-41 1600 93888 8.89725 226.361 261.835 497.146 497.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 0.000256 2048 4.57552e-41 1600 93600 8.87194 196.651 261.476 467.048 467.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 0.000256 2048 4.56991e-41 1600 94000 8.90675 343.69 262.042 614.687 614.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 0.000256 2048 4.56053e-41 1600 93800 8.98662 237.702 261.589 508.327 508.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 0.000256 2048 4.56235e-41 1600 93600 8.88138 197.077 261.356 467.363 467.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 0.000256 2048 4.56697e-41 1600 93968 8.96678 331.393 261.964 602.377 602.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 0.000256 2048 4.55548e-41 1600 93856 8.976 231.934 261.835 502.794 502.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 0.000256 2048 4.55618e-41 1600 93744 8.89037 192.022 261.78 462.74 462.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 0.000256 2048 4.57818e-41 1600 93960 8.91712 324.964 261.734 595.664 595.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 0.000256 2048 4.57468e-41 1600 93840 8.90077 234.2 261.995 505.147 505.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 0.000256 2048 4.58757e-41 1600 93600 8.88323 193.973 261.517 464.422 464.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 0.000256 2048 4.58449e-41 1600 93952 8.90653 328.834 262.016 599.81 599.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 0.000256 2048 4.57426e-41 1600 93696 8.88899 223.949 261.451 494.34 494.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 0.000256 2048 4.57566e-41 1600 93696 8.9047 202.721 262.011 473.687 473.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 0.000256 2048 4.56403e-41 1600 94112 8.91085 252.108 261.913 522.981 523.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 0.000256 2048 4.56725e-41 1600 94080 8.91776 163.226 261.967 434.161 434.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 0.000256 2048 4.55534e-41 1600 94120 8.92845 284.957 262.258 556.194 556.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1240 0.000256 2048 4.5744e-41 1600 94080 8.92518 185.006 262.262 456.243 456.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1240 0.000256 2048 4.57314e-41 1600 93960 8.91085 151.412 261.79 422.164 422.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 0.000256 2048 4.56249e-41 1600 94080 8.9047 264.574 262.179 535.708 535.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 0.000256 2048 4.56263e-41 1600 93984 8.90266 174.964 262.052 445.973 446.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 0.000256 2048 4.58197e-41 1600 93888 8.88678 144.169 261.663 414.771 414.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 0.000256 2048 4.58995e-41 1600 94080 8.90189 380.697 261.947 651.595 651.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 0.000256 2048 4.57944e-41 1600 93968 8.90266 240.283 262.023 511.258 511.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 0.000256 2048 4.58393e-41 1600 93912 8.9007 195.831 261.804 466.588 466.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 0.000256 2048 4.59079e-41 1600 94080 8.90266 354.595 262.225 625.775 625.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 0.000256 2048 4.57019e-41 1600 93952 8.89082 223.812 261.994 494.747 494.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 0.000256 2048 4.56655e-41 1600 93888 8.98019 183.14 262.022 454.196 454.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 0.000256 2048 4.5716e-41 1600 94032 8.91008 364.184 261.863 635.008 635.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 0.000256 2048 4.56011e-41 1600 93888 8.90675 237.644 261.676 508.279 508.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 0.000256 2048 4.58869e-41 1600 93744 9.07523 208.947 261.7 479.774 479.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 0.000256 2048 4.57062e-41 1600 93600 8.88915 185.938 261.505 456.383 456.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 0.000256 2048 4.58098e-41 1600 94080 8.92928 342.536 262.045 613.559 613.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 0.000256 2048 4.57244e-41 1600 93920 8.92451 233.187 261.775 503.938 504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 0.000256 2048 4.59009e-41 1600 93840 8.896 194.912 261.798 465.659 465.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 0.000256 2048 4.58407e-41 1600 93760 8.9047 194.318 262.041 465.316 465.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 0.000256 2048 4.558e-41 1600 93984 8.89651 321.603 261.749 592.299 592.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 0.000256 2048 4.57748e-41 1600 93888 8.90045 230.038 262.015 501.006 501.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 0.000256 2048 4.56893e-41 1600 93600 8.88998 190.011 261.479 460.432 460.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 0.000256 2048 4.57804e-41 1600 93696 8.91699 178.138 261.958 449.064 449.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 0.000256 2048 4.5779e-41 1600 94000 8.89322 333.435 262.069 604.45 604.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 0.000256 2048 4.58855e-41 1600 93800 8.8921 227.584 261.771 498.299 498.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 0.000256 2048 4.55997e-41 1600 93600 8.87808 197.343 261.319 467.593 467.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 0.000256 2048 4.57916e-41 1600 93600 8.88832 181.383 261.609 451.931 451.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 0.000256 2048 4.56963e-41 1632 94048 8.90342 280.568 262.202 551.724 551.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 0.000256 2048 4.58645e-41 1632 94016 8.90877 180.856 262.184 451.998 452.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 0.000256 2048 4.55969e-41 1632 93984 8.90746 149.65 262.237 420.846 420.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 0.000256 2048 4.56361e-41 1632 94040 8.9129 269.413 262.208 540.584 540.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 0.000256 2048 4.58477e-41 1632 94000 8.92624 178.314 261.986 449.275 449.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 0.000256 2048 4.59037e-41 1632 93960 8.92899 144.694 261.986 415.662 415.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 0.000256 2048 4.58141e-41 1632 94032 8.94893 377.57 262.231 648.8 648.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 0.000256 2048 4.57033e-41 1632 93984 8.91085 238.201 262.023 509.186 509.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 0.000256 2048 4.58589e-41 1632 93888 8.90054 192.755 261.857 463.565 463.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 0.000256 2048 4.56039e-41 1632 93888 8.92202 163.915 262.009 434.897 434.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 0.000256 2048 4.5793e-41 1632 94024 8.93907 349.679 261.926 620.595 620.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 0.000256 2048 4.57468e-41 1632 93968 8.9047 220.968 262.205 492.129 492.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 0.000256 2048 4.57482e-41 1632 93912 8.90883 182.057 262.08 453.096 453.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 0.000256 2048 4.58757e-41 1632 93856 8.90352 165.06 262.207 436.221 436.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 0.000256 2048 4.5793e-41 1632 94016 8.9129 335.571 262.203 606.738 606.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 0.000256 2048 4.55786e-41 1632 93952 8.89952 216.677 262.22 487.848 487.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 0.000256 2048 4.58197e-41 1632 93888 8.90675 180.571 261.958 451.486 451.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 0.000256 2048 4.56025e-41 1632 93696 8.89856 159.762 261.624 430.337 430.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 0.000256 2048 4.56375e-41 1632 93960 8.95795 330.619 262.105 601.734 601.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 0.000256 2048 4.56823e-41 1632 93888 8.91494 231.88 261.859 502.705 502.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 0.000256 2048 4.57188e-41 1632 93744 8.90022 197.47 261.857 468.28 468.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 0.000256 2048 4.58351e-41 1632 93600 8.9039 196.742 261.508 467.203 467.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 0.000256 2048 4.58141e-41 1632 94000 8.91459 330.242 261.981 601.188 601.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 0.000256 2048 4.58112e-41 1632 93920 8.93149 235.662 261.988 506.633 506.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 0.000256 2048 4.57384e-41 1632 93840 8.90067 194.871 262.171 465.992 466.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 0.000256 2048 4.56473e-41 1632 93760 8.93952 182.367 261.987 453.343 453.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 0.000256 2048 4.58729e-41 1600 94112 8.90704 285.885 262.42 557.264 557.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 0.000256 2048 4.56389e-41 1600 94080 8.90384 183.231 261.971 454.155 454.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 0.000256 2048 4.57118e-41 1600 93984 8.91699 151.717 262.051 422.733 422.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 0.000256 2048 4.58911e-41 1600 94120 8.91888 266.097 262.057 537.124 537.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 0.000256 2048 4.5573e-41 1600 94080 8.91994 172.147 262.261 443.384 443.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 0.000256 2048 4.58603e-41 1600 93960 8.92637 144.083 261.841 414.902 414.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 0.000256 2048 4.57048e-41 1600 93920 8.92109 123.908 261.977 394.857 394.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 0.000256 2048 4.58407e-41 1600 94080 8.97229 364.633 261.972 635.627 635.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 0.000256 2048 4.58771e-41 1600 93984 8.89523 227.206 261.984 498.136 498.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 0.000256 2048 4.57958e-41 1600 93888 8.88832 184.709 261.855 455.505 455.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 0.000256 2048 4.56501e-41 1600 93888 8.90522 157.848 261.761 428.564 428.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 0.000256 2048 4.59037e-41 1600 94080 8.89651 333.941 262.415 605.302 605.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 0.000256 2048 4.55884e-41 1600 93968 8.92838 213.184 261.807 483.972 484.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 0.000256 2048 4.56165e-41 1600 93912 8.9088 175.386 261.988 446.332 446.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 0.000256 2048 4.58351e-41 1600 93856 8.89446 157.651 262.021 428.613 428.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 0.000256 2048 4.56879e-41 1600 94080 8.90474 329.323 261.906 600.183 600.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 0.000256 2048 4.56893e-41 1600 93952 8.92211 214.897 262.048 485.915 485.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 0.000256 2048 4.56319e-41 1600 93888 8.91062 179.27 262.021 450.25 450.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 0.000256 2048 4.5765e-41 1600 93696 8.88605 158.354 261.695 428.982 429.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 0.000256 2048 4.56515e-41 1600 94032 8.89776 340.656 262.109 611.714 611.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 0.000256 2048 4.5779e-41 1600 93888 8.90998 241.441 261.917 512.318 512.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 0.000256 2048 4.56347e-41 1600 93744 8.9009 199.257 261.721 469.93 469.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 0.000256 2048 4.5758e-41 1600 93600 8.88976 189.661 261.537 460.138 460.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 0.000256 2048 4.58757e-41 1600 93600 8.88435 174.034 261.411 444.379 444.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 0.000256 2048 4.55632e-41 1600 94080 9.01939 329.342 262.05 600.46 600.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 0.000256 2048 4.57454e-41 1600 93920 8.90726 227.967 261.8 498.727 498.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 0.000256 2048 4.58e-41 1600 93840 8.90093 193.036 261.758 463.746 463.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 0.000256 2048 4.56319e-41 1600 93760 8.89933 178.947 261.985 449.883 449.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 0.000256 2048 4.58477e-41 1600 93600 8.8919 171.915 261.589 442.446 442.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 0.000256 2048 4.58421e-41 1620 94080 8.90842 264.823 262.193 535.975 536.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 0.000256 2048 4.56823e-41 1620 94016 8.90803 176.124 262.13 447.212 447.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1240 0.000256 2048 4.58953e-41 1620 93984 8.90538 142.269 261.947 413.172 413.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1240 0.000256 2048 4.58617e-41 1620 93952 8.93798 124.252 261.954 395.193 395.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 0.000256 2048 4.57594e-41 1620 94080 8.92122 369.618 262.063 640.653 640.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 0.000256 2048 4.58771e-41 1620 94000 8.91904 230.406 261.919 501.301 501.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1240 0.000256 2048 4.56669e-41 1620 93960 8.91901 187.777 261.915 458.66 458.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1240 0.000256 2048 4.57328e-41 1620 93920 8.89888 160.016 261.915 430.881 430.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 0.000256 2048 4.58183e-41 1620 94032 8.93405 338.138 261.954 609.075 609.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 0.000256 2048 4.58379e-41 1620 93984 8.90938 213.684 262.133 484.777 484.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 0.000256 2048 4.57972e-41 1620 93888 8.91456 175.809 261.787 446.56 446.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 0.000256 2048 4.56767e-41 1620 93888 8.94806 158.689 261.906 429.6 429.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1240 0.000256 2048 4.56557e-41 1620 93840 8.90352 137.281 261.949 408.183 408.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 0.000256 2048 4.57636e-41 1620 94024 8.93654 323.189 261.925 594.103 594.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 0.000256 2048 4.56417e-41 1620 93968 8.90675 207.207 261.917 478.081 478.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 0.000256 2048 4.57398e-41 1620 93912 8.96682 172.935 261.956 443.909 443.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 0.000256 2048 4.5758e-41 1620 93856 8.91085 152.538 261.911 423.411 423.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 0.000256 2048 4.58155e-41 1620 93800 8.90662 134.213 261.913 405.083 405.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 0.000256 2048 4.57692e-41 1620 94016 8.9032 301.269 262.179 572.405 572.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 0.000256 2048 4.56795e-41 1620 93952 8.91699 205.953 262.127 477.049 477.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 0.000256 2048 4.57356e-41 1620 93888 8.91117 172.386 261.964 443.313 443.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 0.000256 2048 4.55604e-41 1620 93696 8.9047 157.309 261.823 428.089 428.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 0.000256 2048 4.57118e-41 1620 93760 8.93306 144.205 261.92 415.108 415.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 0.000256 2048 4.57916e-41 1600 94112 8.90618 259.173 262.193 530.321 530.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 0.000256 2048 4.56543e-41 1600 94080 8.90141 168.024 261.97 438.944 439.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 0.000256 2048 4.56221e-41 1600 93984 8.9111 139.608 262.048 410.62 410.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 0.000256 2048 4.58645e-41 1600 93952 8.89798 120.428 261.995 391.373 391.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 0.000256 2048 4.5709e-41 1600 94120 8.91053 352.094 262.267 623.321 623.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 0.000256 2048 4.57762e-41 1600 94080 8.908 215.472 262.26 486.69 486.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 0.000256 2048 4.56753e-41 1600 93960 8.90205 177.576 261.765 448.294 448.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 0.000256 2048 4.57174e-41 1600 93920 8.90067 153.426 261.804 424.182 424.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 0.000256 2048 4.58757e-41 1600 93800 8.88736 139.517 261.585 410.038 410.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 0.000256 2048 4.58463e-41 1600 94080 8.91085 323.103 262.094 594.158 594.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 0.000256 2048 4.57104e-41 1600 93984 8.9288 202.693 262.016 473.689 473.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 0.000256 2048 4.57314e-41 1600 93888 8.88624 167.543 261.857 438.336 438.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 0.000256 2048 4.57538e-41 1600 93888 8.93219 148.333 261.814 419.131 419.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 0.000256 2048 4.56557e-41 1600 93840 8.92518 131.266 262.019 402.26 402.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 0.000256 2048 4.59037e-41 1600 94080 8.91085 304.822 262.197 575.978 576.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 0.000256 2048 4.57342e-41 1600 93968 8.90922 194.29 261.996 465.249 465.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 0.000256 2048 4.57678e-41 1600 93912 8.89856 164.344 262.023 435.316 435.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 0.000256 2048 4.56291e-41 1600 93856 8.91232 145.644 262.025 416.636 416.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 0.000256 2048 4.58365e-41 1600 93800 8.95158 128.917 261.739 399.656 399.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 0.000256 2048 4.58463e-41 1600 94080 8.91085 297.384 262.011 568.356 568.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 0.000256 2048 4.57132e-41 1600 93952 8.93747 199.553 261.797 470.338 470.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 0.000256 2048 4.58967e-41 1600 93888 8.93011 165.467 261.986 436.434 436.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 0.000256 2048 4.58715e-41 1600 93696 8.87603 149.985 261.652 420.561 420.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 0.000256 2048 4.58981e-41 1600 93760 8.92109 138.929 262.046 409.948 410.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 0.000256 2048 4.58855e-41 1600 93696 8.90291 130.852 261.749 401.553 401.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1240 0.000256 2048 4.56571e-41 1664 94000 8.92666 268.847 262.19 540.015 540.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 0.000256 2048 4.58855e-41 1664 93984 8.90826 302.465 261.995 573.419 573.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 0.000256 2048 4.58897e-41 1664 93952 8.92928 196.712 262.222 467.915 467.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 0.000256 2048 4.55954e-41 1664 93888 8.91312 160.506 261.913 431.385 431.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 0.000256 2048 4.56123e-41 1664 93824 8.91504 143.702 261.878 414.545 414.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 0.000256 2048 4.5559e-41 1664 93760 8.89866 132.641 261.934 403.525 403.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 0.000256 2048 4.58477e-41 1664 93696 8.89197 121.193 261.908 392.044 392.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 0.000256 2048 4.58589e-41 1664 93632 8.89117 113.319 261.755 384.013 384.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1240 0.000256 2048 4.58393e-41 1664 93696 8.90112 108.999 261.825 379.775 379.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1240 0.000256 2048 4.58715e-41 1620 93856 8.90698 102.951 262.134 374.043 374.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1240 0.000256 2048 4.56823e-41 1600 93856 8.89446 100.385 261.837 371.167 371.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1240 0.000256 2048 4.56837e-41 1600 93800 8.89235 102.158 261.804 372.906 372.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1240 0.000256 2048 4.57636e-41 1632 93800 8.90669 104.81 262.183 375.949 376.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1240 0.000256 2048 4.56389e-41 1600 93952 8.90522 116.722 261.832 387.519 387.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1240 0.000256 2048 4.56165e-41 1600 93600 9.00096 179.397 261.816 450.264 450.328
