

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_458_3'
================================================================
* Date:           Tue Oct 14 10:12:04 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf16add_fu_75  |bf16add  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_458_3  |        ?|        ?|         ?|          -|          -|  49152|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_12 = load i16 %i" [activation_accelerator.cpp:458]   --->   Operation 9 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.10ns)   --->   "%icmp_ln458 = icmp_eq  i16 %i_12, i16 49152" [activation_accelerator.cpp:458]   --->   Operation 10 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%add_ln458 = add i16 %i_12, i16 1" [activation_accelerator.cpp:458]   --->   Operation 12 'add' 'add_ln458' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %for.inc34.split, void %if.end74.loopexit.exitStub" [activation_accelerator.cpp:458]   --->   Operation 13 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln458 = zext i16 %i_12" [activation_accelerator.cpp:458]   --->   Operation 14 'zext' 'zext_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i16 %buf0, i64 0, i64 %zext_ln458" [activation_accelerator.cpp:460]   --->   Operation 15 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.23ns)   --->   "%buf0_load = load i16 %buf0_addr" [activation_accelerator.cpp:460]   --->   Operation 16 'load' 'buf0_load' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i16 %buf1, i64 0, i64 %zext_ln458" [activation_accelerator.cpp:460]   --->   Operation 17 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.23ns)   --->   "%buf1_load = load i16 %buf1_addr" [activation_accelerator.cpp:460]   --->   Operation 18 'load' 'buf1_load' <Predicate = (!icmp_ln458)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_2 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln458 = store i16 %add_ln458, i16 %i" [activation_accelerator.cpp:458]   --->   Operation 19 'store' 'store_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.42>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln458)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 21 [1/2] (1.23ns)   --->   "%buf0_load = load i16 %buf0_addr" [activation_accelerator.cpp:460]   --->   Operation 21 'load' 'buf0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_3 : Operation 22 [1/2] (1.23ns)   --->   "%buf1_load = load i16 %buf1_addr" [activation_accelerator.cpp:460]   --->   Operation 22 'load' 'buf1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 23 [2/2] (6.69ns)   --->   "%tmp_5 = call i16 @bf16add, i16 %buf0_load, i16 %buf1_load" [activation_accelerator.cpp:460]   --->   Operation 23 'call' 'tmp_5' <Predicate = true> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.23>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln459 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:459]   --->   Operation 24 'specpipeline' 'specpipeline_ln459' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln458 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [activation_accelerator.cpp:458]   --->   Operation 25 'specloopname' 'specloopname_ln458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (4.99ns)   --->   "%tmp_5 = call i16 @bf16add, i16 %buf0_load, i16 %buf1_load" [activation_accelerator.cpp:460]   --->   Operation 26 'call' 'tmp_5' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %zext_ln458" [activation_accelerator.cpp:460]   --->   Operation 27 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln460 = store i16 %tmp_5, i16 %buf2_addr" [activation_accelerator.cpp:460]   --->   Operation 28 'store' 'store_ln460' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln458 = br void %for.inc34" [activation_accelerator.cpp:458]   --->   Operation 29 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 011111]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_12               (load             ) [ 000000]
icmp_ln458         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
add_ln458          (add              ) [ 000000]
br_ln458           (br               ) [ 000000]
zext_ln458         (zext             ) [ 000111]
buf0_addr          (getelementptr    ) [ 000100]
buf1_addr          (getelementptr    ) [ 000100]
store_ln458        (store            ) [ 000000]
ret_ln0            (ret              ) [ 000000]
buf0_load          (load             ) [ 000011]
buf1_load          (load             ) [ 000011]
specpipeline_ln459 (specpipeline     ) [ 000000]
specloopname_ln458 (specloopname     ) [ 000000]
tmp_5              (call             ) [ 000000]
buf2_addr          (getelementptr    ) [ 000000]
store_ln460        (store            ) [ 000000]
br_ln458           (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16add"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="buf0_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="16" slack="0"/>
<pin id="40" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="16" slack="0"/>
<pin id="45" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_load/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="buf1_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="16" slack="0"/>
<pin id="53" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_load/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buf2_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="3"/>
<pin id="66" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln460_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln460/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_bf16add_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="1"/>
<pin id="78" dir="0" index="2" bw="16" slack="1"/>
<pin id="79" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_12_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="1"/>
<pin id="89" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln458_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln458/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln458_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln458_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln458/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln458_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="1"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln458/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="123" class="1005" name="zext_ln458_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="3"/>
<pin id="125" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln458 "/>
</bind>
</comp>

<comp id="128" class="1005" name="buf0_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf0_addr "/>
</bind>
</comp>

<comp id="133" class="1005" name="buf1_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="1"/>
<pin id="135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf1_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="buf0_load_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf0_load "/>
</bind>
</comp>

<comp id="143" class="1005" name="buf1_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="75" pin="3"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="112"><net_src comp="96" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="126"><net_src comp="102" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="131"><net_src comp="36" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="136"><net_src comp="49" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="141"><net_src comp="43" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="146"><net_src comp="56" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf2 | {5 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_458_3 : buf0 | {2 3 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_458_3 : buf1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln458 : 1
		add_ln458 : 1
		br_ln458 : 2
		zext_ln458 : 1
		buf0_addr : 2
		buf0_load : 3
		buf1_addr : 2
		buf1_load : 3
		store_ln458 : 2
	State 3
	State 4
	State 5
		store_ln460 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   call   | grp_bf16add_fu_75 |   118   |   779   |
|----------|-------------------|---------|---------|
|    add   |  add_ln458_fu_96  |    0    |    23   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln458_fu_90 |    0    |    13   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln458_fu_102 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |   118   |   815   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| buf0_addr_reg_128|   16   |
| buf0_load_reg_138|   16   |
| buf1_addr_reg_133|   16   |
| buf1_load_reg_143|   16   |
|     i_reg_113    |   16   |
|zext_ln458_reg_123|   64   |
+------------------+--------+
|       Total      |   144  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_56 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   118  |   815  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   262  |   833  |
+-----------+--------+--------+--------+
