Analysis & Synthesis report for MIPC_RISK_SimpleCPU
Tue Mar 19 16:28:52 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Mar 19 16:28:52 2024          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; MIPC_RISK_SimpleCPU                        ;
; Top-level Entity Name              ; top_level                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP4CE115F29C7      ;                     ;
; Top-level entity name                                                      ; top_level          ; MIPC_RISK_SimpleCPU ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; DSP Block Balancing                                                        ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Optimization Technique                                                     ; Balanced           ; Balanced            ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                 ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto DSP Block Replacement                                                 ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                 ; On                  ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                 ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; SDC constraint protection                                                  ; Off                ; Off                 ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
; Synthesis Seed                                                             ; 1                  ; 1                   ;
+----------------------------------------------------------------------------+--------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Mar 19 16:28:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file top_level.bdf
    Info (12023): Found entity 1: top_level
Info (12021): Found 1 design units, including 0 entities, in source file cpu_types.vhd
    Info (12022): Found design unit 1: CPU_Types
Info (12021): Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd
    Info (12022): Found design unit 1: nBit_cla4_adder-structural
    Info (12023): Found entity 1: nBit_cla4_adder
Info (12021): Found 2 design units, including 1 entities, in source file cla4_adder.vhd
    Info (12022): Found design unit 1: cla4_adder-structural
    Info (12023): Found entity 1: cla4_adder
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-structural
    Info (12023): Found entity 1: half_adder
Info (12021): Found 2 design units, including 1 entities, in source file tristate_buffer.vhd
    Info (12022): Found design unit 1: tristate_buffer-structural
    Info (12023): Found entity 1: tristate_buffer
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: reg_block_r2w1-structural
    Info (12023): Found entity 1: reg_block_r2w1
Info (12021): Found 2 design units, including 1 entities, in source file nbit_mux2.vhd
    Info (12022): Found design unit 1: nBit_mux2-structural
    Info (12023): Found entity 1: nBit_mux2
Info (12021): Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd
    Info (12022): Found design unit 1: mux_2powMBits-rtl
    Info (12023): Found entity 1: mux_2powMBits
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-rtl
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd
    Info (12022): Found design unit 1: MIPS_RISK_SingleCycle-structural
    Info (12023): Found entity 1: MIPS_RISK_SingleCycle
Info (12021): Found 2 design units, including 1 entities, in source file nbit_inc1.vhd
    Info (12022): Found design unit 1: nBit_inc1-structural
    Info (12023): Found entity 1: nBit_inc1
Info (12021): Found 2 design units, including 1 entities, in source file nbit_reg.vhd
    Info (12022): Found design unit 1: nBit_reg-structural
    Info (12023): Found entity 1: nBit_reg
Info (12021): Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd
    Info (12022): Found design unit 1: nBit_reg_en-structural
    Info (12023): Found entity 1: nBit_reg_en
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-structural
    Info (12023): Found entity 1: d_flipflop
Info (12021): Found 2 design units, including 1 entities, in source file d_latch.vhd
    Info (12022): Found design unit 1: d_latch-structural
    Info (12023): Found entity 1: d_latch
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd
    Info (12022): Found design unit 1: d_flipflop_en-structural
    Info (12023): Found entity 1: d_flipflop_en
Info (12021): Found 2 design units, including 1 entities, in source file nbit_decoder.vhd
    Info (12022): Found design unit 1: nBit_decoder-structural
    Info (12023): Found entity 1: nBit_decoder
Info (12021): Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd
    Info (12022): Found design unit 1: nBit_tristate_buffer-structural
    Info (12023): Found entity 1: nBit_tristate_buffer
Warning (12019): Can't analyze file -- file nBit_mux_2powMBits.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file alu_simple.vhd
    Info (12022): Found design unit 1: ALU_Simple-structural
    Info (12023): Found entity 1: ALU_Simple
Info (12021): Found 2 design units, including 1 entities, in source file au_simple.vhd
    Info (12022): Found design unit 1: AU_Simple-structural
    Info (12023): Found entity 1: AU_Simple
Info (12021): Found 2 design units, including 1 entities, in source file lu_simple.vhd
    Info (12022): Found design unit 1: LU_Simple-structural
    Info (12023): Found entity 1: LU_Simple
Info (12021): Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd
    Info (12022): Found design unit 1: nBit_adder_subtraction_block-structural
    Info (12023): Found entity 1: nBit_adder_subtraction_block
Info (12021): Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd
    Info (12022): Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-rtl
    Info (12023): Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown
Info (12021): Found 2 design units, including 1 entities, in source file dmem_wizard.vhd
    Info (12022): Found design unit 1: dmem_wizard-SYN
    Info (12023): Found entity 1: DMEM_wizard
Info (12021): Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd
    Info (12022): Found design unit 1: MIPS_RISK_SingleCycle_VARS
Info (12021): Found 2 design units, including 1 entities, in source file pc_reg.vhd
    Info (12022): Found design unit 1: PC_reg-structural
    Info (12023): Found entity 1: PC_reg
Info (12021): Found 2 design units, including 1 entities, in source file pc_inc.vhd
    Info (12022): Found design unit 1: IF_PC_inc-structural
    Info (12023): Found entity 1: IF_PC_inc
Info (12021): Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd
    Info (12022): Found design unit 1: ID_CTRL_REG-structural
    Info (12023): Found entity 1: ID_CTRL_REG
Info (12021): Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd
    Info (12022): Found design unit 1: EX_ALU-structural
    Info (12023): Found entity 1: EX_ALU
Info (12021): Found 2 design units, including 1 entities, in source file mem_branch.vhd
    Info (12022): Found design unit 1: MEM_Branch-structural
    Info (12023): Found entity 1: MEM_Branch
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (275004): Undeclared parameter DMEM
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string
Warning (275004): Undeclared parameter IMEM
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string
Warning (275085): Found inconsistent dimensions for element "AUL_res"
Warning (275085): Found inconsistent dimensions for element "AUL_res"
Warning (275085): Found inconsistent dimensions for element "PC"
Warning (275085): Found inconsistent dimensions for element "PC"
Warning (275080): Converted elements in bus name "AUL_res" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "AUL_res[7..0]" to "AUL_res7..0"
Warning (275080): Converted elements in bus name "PC" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "PC[7..0]" to "PC7..0"
Error (275024): Width mismatch in port "data[LPM_WIDTH-1..0]" of instance "DMEM" and type LPM_RAM_DQ -- source is ""rd2""
Error (275024): Width mismatch in port "PC[31..0]" of instance "inst" and type IF_PC_inc -- source is ""PC""
Error (275024): Width mismatch in port "PC_next[31..0]" of instance "inst1" and type PC_reg -- source is ""PC_next""
Error (275024): Width mismatch in port "PC_inc[31..0]" of instance "inst6" and type ID_CTRL_REG -- source is ""PC_inc""
Error (275024): Width mismatch in port "instruction[31..0]" of instance "inst6" and type ID_CTRL_REG -- source is ""instruction""
Error (275024): Width mismatch in port "REG_write_adr_inp[4..0]" of instance "inst6" and type ID_CTRL_REG -- source is ""REG_write_adr_outp""
Error (275024): Width mismatch in port "REG_write_data_inp[31..0]" of instance "inst6" and type ID_CTRL_REG -- source is ""write_data""
Error (275024): Width mismatch in port "PC_branch_offset[31..0]" of instance "inst5" and type EX_ALU -- source is ""PC_b_offset""
Error (275024): Width mismatch in port "REG_data1[31..0]" of instance "inst5" and type EX_ALU -- source is ""rd1""
Error (275024): Width mismatch in port "REG_data2[31..0]" of instance "inst5" and type EX_ALU -- source is ""rd2""
Error (275024): Width mismatch in port "ALU_op[5..0]" of instance "inst5" and type EX_ALU -- source is ""ALU_op""
Error (275024): Width mismatch in port "ALU_shamt[10..6]" of instance "inst5" and type EX_ALU -- source is ""ALU_shamt""
Error (275024): Width mismatch in port "ALU_funct[5..0]" of instance "inst5" and type EX_ALU -- source is ""ALU_funct""
Error (275024): Width mismatch in port "PC_inc[31..0]" of instance "inst7" and type MEM_Branch -- source is ""PC_inc""
Error (275024): Width mismatch in port "PC_jump[31..0]" of instance "inst7" and type MEM_Branch -- source is ""PC_jump""
Error (275024): Width mismatch in port "PC_branch_offset[31..0]" of instance "inst7" and type MEM_Branch -- source is ""PC_b_offset""
Error (275024): Width mismatch in port "inp0[n-1..0]" of instance "inst8" and type nBit_mux2 -- source is ""AUL_res""
Error (275024): Width mismatch in port "inp1[n-1..0]" of instance "inst8" and type nBit_mux2 -- source is ""MEM_read_data""
Error (275023): Width mismatch in PC_b_offset -- source is ""PC_branch_offset[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in REG_write_adr_outp -- source is ""REG_write_adr_outp[4..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in ALU_shamt -- source is ""ALU_shamt[10..6]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in ALU_funct -- source is ""ALU_funct[5..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in PC_jump -- source is ""PC_jump[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in ALU_op -- source is ""ALU_op[5..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in rd1 -- source is ""REG_data1[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in PC_next -- source is ""PC_next[31..0]" (ID MEM_Branch:inst7)"
Error (275023): Width mismatch in PC_inc -- source is ""PC_inc[31..0]" (ID IF_PC_inc:inst)"
Error (275023): Width mismatch in PC_jump -- source is ""PC_jump[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in PC_b_offset -- source is ""PC_branch_offset[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in PC_inc -- source is ""PC_inc[31..0]" (ID IF_PC_inc:inst)"
Error (275023): Width mismatch in REG_write_adr_outp -- source is ""REG_write_adr_outp[4..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in PC_next -- source is ""PC_next[31..0]" (ID MEM_Branch:inst7)"
Error (275023): Width mismatch in PC_inc -- source is ""PC_inc[31..0]" (ID IF_PC_inc:inst)"
Error (275023): Width mismatch in MEM_read_data -- source is ""q[31..0]" (ID LPM_RAM_DQ:DMEM)"
Error (275023): Width mismatch in AUL_res -- source is ""ALU_result[31..0]" (ID EX_ALU:inst5)"
Error (275023): Width mismatch in write_data -- source is ""outp[3..0]" (ID nBit_mux2:inst8)"
Error (275023): Width mismatch in write_data -- source is ""outp[3..0]" (ID nBit_mux2:inst8)"
Error (275023): Width mismatch in instruction -- source is ""q[31..0]" (ID LPM_ROM:IMEM)"
Error (275023): Width mismatch in PC_b_offset -- source is ""PC_branch_offset[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in rd1 -- source is ""REG_data1[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in ALU_op -- source is ""ALU_op[5..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in ALU_shamt -- source is ""ALU_shamt[10..6]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in ALU_funct -- source is ""ALU_funct[5..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in AUL_res -- source is ""ALU_result[31..0]" (ID EX_ALU:inst5)"
Error (275023): Width mismatch in instruction -- source is ""q[31..0]" (ID LPM_ROM:IMEM)"
Error (275023): Width mismatch in rd2 -- source is ""REG_data2[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in rd2 -- source is ""REG_data2[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in MEM_read_data -- source is ""q[31..0]" (ID LPM_RAM_DQ:DMEM)"
Error (275023): Width mismatch in rd2 -- source is ""REG_data2[31..0]" (ID ID_CTRL_REG:inst6)"
Error (275023): Width mismatch in PC -- source is ""PC[31..0]" (ID PC_reg:inst1)"
Error (275023): Width mismatch in PC -- source is ""PC[31..0]" (ID PC_reg:inst1)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 52 errors, 14 warnings
    Error: Peak virtual memory: 4659 megabytes
    Error: Processing ended: Tue Mar 19 16:28:52 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:00


