module CompareRecFN(
  input   clock,
  input   reset,
  input  [64:0] io_a,
  input  [64:0] io_b,
  input   io_signaling,
  output  io_lt,
  output  io_eq,
  output  io_gt,
  output [4:0] io_exceptionFlags
);
  wire [11:0] _T_16;
  wire [2:0] _T_17;
  wire  _T_19;
  wire [1:0] _T_20;
  wire  _T_22;
  wire  rawA_sign;
  wire  rawA_isNaN;
  wire  rawA_isInf;
  wire  rawA_isZero;
  wire [12:0] rawA_sExp;
  wire [55:0] rawA_sig;
  wire  _T_36;
  wire  _T_37;
  wire  _T_38;
  wire  _T_41;
  wire  _T_42;
  wire [12:0] _T_43;
  wire  _T_46;
  wire [51:0] _T_47;
  wire [53:0] _T_49;
  wire [1:0] _T_50;
  wire [55:0] _T_51;
  wire [11:0] _T_52;
  wire [2:0] _T_53;
  wire  _T_55;
  wire [1:0] _T_56;
  wire  _T_58;
  wire  rawB_sign;
  wire  rawB_isNaN;
  wire  rawB_isInf;
  wire  rawB_isZero;
  wire [12:0] rawB_sExp;
  wire [55:0] rawB_sig;
  wire  _T_72;
  wire  _T_73;
  wire  _T_74;
  wire  _T_77;
  wire  _T_78;
  wire [12:0] _T_79;
  wire  _T_82;
  wire [51:0] _T_83;
  wire [53:0] _T_85;
  wire [1:0] _T_86;
  wire [55:0] _T_87;
  wire  _T_89;
  wire  _T_91;
  wire  ordered;
  wire  bothInfs;
  wire  bothZeros;
  wire  eqExps;
  wire  _T_92;
  wire  _T_93;
  wire  _T_94;
  wire  common_ltMags;
  wire  _T_95;
  wire  common_eqMags;
  wire  _T_97;
  wire  _T_99;
  wire  _T_100;
  wire  _T_102;
  wire  _T_104;
  wire  _T_105;
  wire  _T_107;
  wire  _T_108;
  wire  _T_111;
  wire  _T_112;
  wire  _T_113;
  wire  _T_114;
  wire  ordered_lt;
  wire  _T_115;
  wire  _T_116;
  wire  _T_117;
  wire  ordered_eq;
  wire  _T_118;
  wire  _T_120;
  wire  _T_121;
  wire  _T_122;
  wire  _T_124;
  wire  _T_125;
  wire  _T_126;
  wire  _T_128;
  wire  _T_129;
  wire  invalid;
  wire  _T_130;
  wire  _T_131;
  wire  _T_133;
  wire  _T_134;
  wire  _T_136;
  wire  _T_137;
  wire [4:0] _T_139;
  assign io_lt = _T_130;
  assign io_eq = _T_131;
  assign io_gt = _T_137;
  assign io_exceptionFlags = _T_139;
  assign _T_16 = io_a[63:52];
  assign _T_17 = _T_16[11:9];
  assign _T_19 = _T_17 == 3'h0;
  assign _T_20 = _T_16[11:10];
  assign _T_22 = _T_20 == 2'h3;
  assign rawA_sign = _T_36;
  assign rawA_isNaN = _T_38;
  assign rawA_isInf = _T_42;
  assign rawA_isZero = _T_19;
  assign rawA_sExp = _T_43;
  assign rawA_sig = _T_51;
  assign _T_36 = io_a[64];
  assign _T_37 = _T_16[9];
  assign _T_38 = _T_22 & _T_37;
  assign _T_41 = _T_37 == 1'h0;
  assign _T_42 = _T_22 & _T_41;
  assign _T_43 = {1'b0,$signed(_T_16)};
  assign _T_46 = _T_19 == 1'h0;
  assign _T_47 = io_a[51:0];
  assign _T_49 = {_T_47,2'h0};
  assign _T_50 = {1'h0,_T_46};
  assign _T_51 = {_T_50,_T_49};
  assign _T_52 = io_b[63:52];
  assign _T_53 = _T_52[11:9];
  assign _T_55 = _T_53 == 3'h0;
  assign _T_56 = _T_52[11:10];
  assign _T_58 = _T_56 == 2'h3;
  assign rawB_sign = _T_72;
  assign rawB_isNaN = _T_74;
  assign rawB_isInf = _T_78;
  assign rawB_isZero = _T_55;
  assign rawB_sExp = _T_79;
  assign rawB_sig = _T_87;
  assign _T_72 = io_b[64];
  assign _T_73 = _T_52[9];
  assign _T_74 = _T_58 & _T_73;
  assign _T_77 = _T_73 == 1'h0;
  assign _T_78 = _T_58 & _T_77;
  assign _T_79 = {1'b0,$signed(_T_52)};
  assign _T_82 = _T_55 == 1'h0;
  assign _T_83 = io_b[51:0];
  assign _T_85 = {_T_83,2'h0};
  assign _T_86 = {1'h0,_T_82};
  assign _T_87 = {_T_86,_T_85};
  assign _T_89 = rawA_isNaN == 1'h0;
  assign _T_91 = rawB_isNaN == 1'h0;
  assign ordered = _T_89 & _T_91;
  assign bothInfs = rawA_isInf & rawB_isInf;
  assign bothZeros = rawA_isZero & rawB_isZero;
  assign eqExps = $signed(rawA_sExp) == $signed(rawB_sExp);
  assign _T_92 = $signed(rawA_sExp) < $signed(rawB_sExp);
  assign _T_93 = rawA_sig < rawB_sig;
  assign _T_94 = eqExps & _T_93;
  assign common_ltMags = _T_92 | _T_94;
  assign _T_95 = rawA_sig == rawB_sig;
  assign common_eqMags = eqExps & _T_95;
  assign _T_97 = bothZeros == 1'h0;
  assign _T_99 = rawB_sign == 1'h0;
  assign _T_100 = rawA_sign & _T_99;
  assign _T_102 = bothInfs == 1'h0;
  assign _T_104 = common_ltMags == 1'h0;
  assign _T_105 = rawA_sign & _T_104;
  assign _T_107 = common_eqMags == 1'h0;
  assign _T_108 = _T_105 & _T_107;
  assign _T_111 = _T_99 & common_ltMags;
  assign _T_112 = _T_108 | _T_111;
  assign _T_113 = _T_102 & _T_112;
  assign _T_114 = _T_100 | _T_113;
  assign ordered_lt = _T_97 & _T_114;
  assign _T_115 = rawA_sign == rawB_sign;
  assign _T_116 = bothInfs | common_eqMags;
  assign _T_117 = _T_115 & _T_116;
  assign ordered_eq = bothZeros | _T_117;
  assign _T_118 = rawA_sig[53];
  assign _T_120 = _T_118 == 1'h0;
  assign _T_121 = rawA_isNaN & _T_120;
  assign _T_122 = rawB_sig[53];
  assign _T_124 = _T_122 == 1'h0;
  assign _T_125 = rawB_isNaN & _T_124;
  assign _T_126 = _T_121 | _T_125;
  assign _T_128 = ordered == 1'h0;
  assign _T_129 = io_signaling & _T_128;
  assign invalid = _T_126 | _T_129;
  assign _T_130 = ordered & ordered_lt;
  assign _T_131 = ordered & ordered_eq;
  assign _T_133 = ordered_lt == 1'h0;
  assign _T_134 = ordered & _T_133;
  assign _T_136 = ordered_eq == 1'h0;
  assign _T_137 = _T_134 & _T_136;
  assign _T_139 = {invalid,4'h0};
endmodule