// Seed: 1046367196
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6
    , id_15,
    input wand id_7,
    output uwire id_8,
    output uwire id_9,
    output tri id_10,
    inout supply1 id_11,
    output tri id_12,
    output tri1 id_13
);
  wire module_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_14;
  assign id_9 = 1;
endmodule
