{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701456361461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701456361461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:46:01 2023 " "Processing started: Fri Dec 01 15:46:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701456361461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456361461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456361462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701456361981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_sons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_sons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_sons-behavioral " "Found design unit 1: gerador_sons-behavioral" {  } { { "gerador_sons.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371476 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_sons " "Found entity 1: gerador_sons" {  } { { "gerador_sons.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1-comportamental " "Found design unit 1: circuito_semana_1-comportamental" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371479 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1 " "Found entity 1: circuito_semana_1" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371480 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371482 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-comportamental " "Found design unit 1: dataflow-comportamental" {  } { { "dataflow.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371484 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "dataflow.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busca_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busca_buracos-estrutural " "Found design unit 1: busca_buracos-estrutural" {  } { { "busca_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371486 ""} { "Info" "ISGN_ENTITY_NAME" "1 busca_buracos " "Found entity 1: busca_buracos" {  } { { "busca_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_custom-comportamental " "Found design unit 1: contador_custom-comportamental" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371488 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_custom " "Found entity 1: contador_custom" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamental " "Found design unit 1: unidade_controle-comportamental" {  } { { "unidade_controle.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371490 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos-comportamental " "Found design unit 1: gera_buracos-comportamental" {  } { { "gera_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371492 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos " "Found entity 1: gera_buracos" {  } { { "gera_buracos.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_df-comportamental " "Found design unit 1: gera_buracos_df-comportamental" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371494 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_df " "Found entity 1: gera_buracos_df" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_uc-comportamental " "Found design unit 1: gera_buracos_uc-comportamental" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371496 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_uc " "Found entity 1: gera_buracos_uc" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371498 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_buraco-comportamental " "Found design unit 1: move_buraco-comportamental" {  } { { "move_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371500 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_buraco " "Found entity 1: move_buraco" {  } { { "move_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_wrapper-comportamental " "Found design unit 1: circuito_wrapper-comportamental" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371503 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_wrapper " "Found entity 1: circuito_wrapper" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_df-comportamental " "Found design unit 1: wrapper_df-comportamental" {  } { { "wrapper_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371505 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_df " "Found entity 1: wrapper_df" {  } { { "wrapper_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_inicializacao-comportamental " "Found design unit 1: contador_inicializacao-comportamental" {  } { { "contador_3000.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371507 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_inicializacao " "Found entity 1: contador_inicializacao" {  } { { "contador_3000.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_uc-comportamental " "Found design unit 1: wrapper_uc-comportamental" {  } { { "wrapper_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371509 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_uc " "Found entity 1: wrapper_uc" {  } { { "wrapper_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_dificuldade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_dificuldade-comportamental " "Found design unit 1: contador_dificuldade-comportamental" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371511 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_dificuldade " "Found entity 1: contador_dificuldade" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-comportamental " "Found design unit 1: clock_div-comportamental" {  } { { "clock_div.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/clock_div.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371513 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/clock_div.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm_generic-rtl " "Found design unit 1: circuito_pwm_generic-rtl" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371515 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_generic " "Found entity 1: circuito_pwm_generic" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco-behavioral " "Found design unit 1: controle_buraco-behavioral" {  } { { "controle_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371516 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco " "Found entity 1: controle_buraco" {  } { { "controle_buraco.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_trapaca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_trapaca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_trapaca-behavioral " "Found design unit 1: detector_trapaca-behavioral" {  } { { "detector_trapaca.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/detector_trapaca.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371518 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_trapaca " "Found entity 1: detector_trapaca" {  } { { "detector_trapaca.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/detector_trapaca.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_1-tb " "Found design unit 1: circuito_semana_1_tb_1-tb" {  } { { "circuito_semana_1_tb_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371520 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_1 " "Found entity 1: circuito_semana_1_tb_1" {  } { { "circuito_semana_1_tb_1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_2-tb " "Found design unit 1: circuito_semana_1_tb_2-tb" {  } { { "circuito_semana_1_tb_2.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371522 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_2 " "Found entity 1: circuito_semana_1_tb_2" {  } { { "circuito_semana_1_tb_2.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1_tb_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1_tb_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1_tb_3-tb " "Found design unit 1: circuito_semana_1_tb_3-tb" {  } { { "circuito_semana_1_tb_3.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_3.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371524 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1_tb_3 " "Found entity 1: circuito_semana_1_tb_3" {  } { { "circuito_semana_1_tb_3.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1_tb_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_n-comportamental " "Found design unit 1: contador_m_n-comportamental" {  } { { "contador_m_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371526 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_n " "Found entity 1: contador_m_n" {  } { { "contador_m_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco_tb-tb " "Found design unit 1: controle_buraco_tb-tb" {  } { { "controle_buraco_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco_tb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371528 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco_tb " "Found entity 1: controle_buraco_tb" {  } { { "controle_buraco_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco_tb.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371530 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/edge_detector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_sons_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_sons_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_sons_tb-behavioral " "Found design unit 1: gerador_sons_tb-behavioral" {  } { { "gerador_sons_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371531 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_sons_tb " "Found entity 1: gerador_sons_tb" {  } { { "gerador_sons_tb.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gerador_sons_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_ascii_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_ascii_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_ascii_decoder-behavioral " "Found design unit 1: hex_ascii_decoder-behavioral" {  } { { "hex_ascii_decoder.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hex_ascii_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371533 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_ascii_decoder " "Found entity 1: hex_ascii_decoder" {  } { { "hex_ascii_decoder.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/hex_ascii_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-behavioral " "Found design unit 1: transmissor-behavioral" {  } { { "transmissor.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371535 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/deslocador_n.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371536 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/deslocador_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_7o1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1-tx_serial_7O1_arch " "Found design unit 1: tx_serial_7O1-tx_serial_7O1_arch" {  } { { "tx_serial_7O1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371538 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "tx_serial_7O1.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_7o1_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1_fd-tx_serial_7O1_fd_arch " "Found design unit 1: tx_serial_7O1_fd-tx_serial_7O1_fd_arch" {  } { { "tx_serial_7O1_fd.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371540 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "tx_serial_7O1_fd.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_uc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371542 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_uc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor_uc-behave " "Found design unit 1: transmissor_uc-behave" {  } { { "transmissor_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_uc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371544 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor_uc " "Found entity 1: transmissor_uc" {  } { { "transmissor_uc.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmissor_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor_df-behavioral " "Found design unit 1: transmissor_df-behavioral" {  } { { "transmissor_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371546 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor_df " "Found entity 1: transmissor_df" {  } { { "transmissor_df.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701456371546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_wrapper " "Elaborating entity \"circuito_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701456371595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_df wrapper_df:df " "Elaborating entity \"wrapper_df\" for hierarchy \"wrapper_df:df\"" {  } { { "circuito_wrapper.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_inicializacao wrapper_df:df\|contador_inicializacao:contagem_regressiva " "Elaborating entity \"contador_inicializacao\" for hierarchy \"wrapper_df:df\|contador_inicializacao:contagem_regressiva\"" {  } { { "wrapper_df.vhd" "contagem_regressiva" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_semana_1 wrapper_df:df\|circuito_semana_1:circuito_principal " "Elaborating entity \"circuito_semana_1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\"" {  } { { "wrapper_df.vhd" "circuito_principal" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado " "Elaborating entity \"hexa7seg\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado\"" {  } { { "circuito_semana_1.vhd" "HEX_Estado" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF " "Elaborating entity \"dataflow\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\"" {  } { { "circuito_semana_1.vhd" "DF" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO\"" {  } { { "dataflow.vhd" "CONTA_TEMPO" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\"" {  } { { "dataflow.vhd" "TICK_GENERATOR" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\"" {  } { { "dataflow.vhd" "CONTA_AGUA" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371608 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(41) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(41) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(41) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(41) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(41) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] contador_custom.vhd(41) " "Inferred latch for \"M\[5\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] contador_custom.vhd(41) " "Inferred latch for \"M\[6\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] contador_custom.vhd(41) " "Inferred latch for \"M\[7\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[8\] contador_custom.vhd(41) " "Inferred latch for \"M\[8\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371609 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS " "Elaborating entity \"busca_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS\"" {  } { { "dataflow.vhd" "BUSCA_FUROS" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador " "Elaborating entity \"gera_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\"" {  } { { "dataflow.vhd" "gerador" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_df wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df " "Elaborating entity \"gera_buracos_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\"" {  } { { "gera_buracos.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador\"" {  } { { "gera_buracos_df.vhd" "registrador" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_dificuldade wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco " "Elaborating entity \"contador_dificuldade\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco\"" {  } { { "gera_buracos_df.vhd" "conta_buraco" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1\"" {  } { { "gera_buracos_df.vhd" "contador_1" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2\"" {  } { { "gera_buracos_df.vhd" "contador_2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_buraco wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor " "Elaborating entity \"move_buraco\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor\"" {  } { { "gera_buracos_df.vhd" "movedor" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc " "Elaborating entity \"gera_buracos_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc\"" {  } { { "gera_buracos.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:tick_generator_2s\"" {  } { { "dataflow.vhd" "tick_generator_2s" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|edge_detector:edge_detector_buzzer_en " "Elaborating entity \"edge_detector\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|edge_detector:edge_detector_buzzer_en\"" {  } { { "dataflow.vhd" "edge_detector_buzzer_en" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_sons wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gerador_sons:gerador_som " "Elaborating entity \"gerador_sons\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gerador_sons:gerador_som\"" {  } { { "dataflow.vhd" "gerador_som" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/dataflow.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC\"" {  } { { "circuito_semana_1.vhd" "UC" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX " "Elaborating entity \"transmissor\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\"" {  } { { "circuito_semana_1.vhd" "TX" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_uc:uc " "Elaborating entity \"transmissor_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_uc:uc\"" {  } { { "transmissor.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_df wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df " "Elaborating entity \"transmissor_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\"" {  } { { "transmissor.vhd" "df" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|contador_m:seletor " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|contador_m:seletor\"" {  } { { "transmissor_df.vhd" "seletor" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1 wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx " "Elaborating entity \"tx_serial_7O1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\"" {  } { { "transmissor_df.vhd" "tx" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_7O1.vhd" "U1_UC" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1_fd wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD " "Elaborating entity \"tx_serial_7O1_fd\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\"" {  } { { "tx_serial_7O1.vhd" "U2_FD" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_7O1_fd.vhd" "U1" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|contador_m_n:U2 " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|tx_serial_7O1_fd:U2_FD\|contador_m_n:U2\"" {  } { { "tx_serial_7O1_fd.vhd" "U2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1_fd.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|contador_m_n:U3_TICK " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|tx_serial_7O1:tx\|contador_m_n:U3_TICK\"" {  } { { "tx_serial_7O1.vhd" "U3_TICK" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/tx_serial_7O1.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ascii_decoder wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|hex_ascii_decoder:decoder_tempo2 " "Elaborating entity \"hex_ascii_decoder\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|transmissor:TX\|transmissor_df:df\|hex_ascii_decoder:decoder_tempo2\"" {  } { { "transmissor_df.vhd" "decoder_tempo2" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/transmissor_df.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_buraco wrapper_df:df\|controle_buraco:controle_buraco_pwm " "Elaborating entity \"controle_buraco\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\"" {  } { { "wrapper_df.vhd" "controle_buraco_pwm" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator\"" {  } { { "controle_buraco.vhd" "tick_generator" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0 " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\"" {  } { { "controle_buraco.vhd" "contador_0" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371660 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(41) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371661 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(41) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371661 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(41) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371661 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(41) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(41)" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456371661 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm_generic wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0 " "Elaborating entity \"circuito_pwm_generic\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\"" {  } { { "controle_buraco.vhd" "pwm_0" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_uc wrapper_uc:uc " "Elaborating entity \"wrapper_uc\" for hierarchy \"wrapper_uc:uc\"" {  } { { "circuito_wrapper.vhd" "uc" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456371666 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456371801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456371802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456371802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[3\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[3\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456371802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\] " "LATCH primitive \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1701456371802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701456372607 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701456372607 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[16\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701456372610 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701456372610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701456372979 "|circuito_wrapper|db_estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701456372979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701456373095 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] High " "Register wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] will power up to High" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Projetos/T1BA2 - LabDig2/Projeto/Semana 4/Barco-Furado-main/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701456373271 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701456373271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701456374196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701456374196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "835 " "Implemented 835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701456374297 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701456374297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "791 " "Implemented 791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701456374297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701456374297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701456374334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 15:46:14 2023 " "Processing ended: Fri Dec 01 15:46:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701456374334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701456374334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701456374334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701456374334 ""}
