
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000053                       # Number of seconds simulated
sim_ticks                                    53179500                       # Number of ticks simulated
final_tick                                   53179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88574                       # Simulator instruction rate (inst/s)
host_op_rate                                    94151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54134056                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652832                       # Number of bytes of host memory used
host_seconds                                     0.98                       # Real time elapsed on the host
sim_insts                                       87009                       # Number of instructions simulated
sim_ops                                         92489                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 844                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          610159930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          405569815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1015729745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     610159930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        610159930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         610159930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         405569815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1015729745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  54016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      53139500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   844                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.126582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.827241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.848687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           49     31.01%     31.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     25.32%     56.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     13.29%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      5.06%     74.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.80%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      5.06%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.53%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.90%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19     12.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          158                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7891250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23716250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4220000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9349.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28099.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1015.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1015.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      675                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62961.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   960120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   523875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4914000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31662360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               412500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               41524215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            883.917088                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      2325750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44938750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24437610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6741750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35513475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            756.189082                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     13699250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34334250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   12785                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10776                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                10942                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    7925                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.427344                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     787                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           106360                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         115791                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       12785                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8712                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         36296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2485                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     15236                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   632                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              65393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.901396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.165058                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    46108     70.51%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1025      1.57%     72.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1108      1.69%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      620      0.95%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1098      1.68%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      470      0.72%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      845      1.29%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5527      8.45%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8592     13.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                65393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.120205                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.088671                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    24029                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 22761                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     16710                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   931                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    962                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  837                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   291                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 117733                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1044                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    962                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    24966                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2862                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7286                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     16664                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 12653                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 114504                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                    237                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    106                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  11999                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              139289                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                556307                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           172437                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                113761                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    25528                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                116                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3887                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                24111                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8279                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1040                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              519                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     109323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 243                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    100386                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               570                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        54133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         65393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.535118                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.777806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34207     52.31%     52.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4422      6.76%     59.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2890      4.42%     63.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5312      8.12%     71.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               18562     28.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           65393                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     22    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56813     56.59%     56.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12875     12.83%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23280     23.19%     92.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7415      7.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 100386                       # Type of FU issued
system.cpu.iq.rate                           0.943832                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          22                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000219                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             266701                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            126672                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        97681                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 100380                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              106                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3790                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1325                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    962                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2316                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   531                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              109573                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               195                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 24111                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8279                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                109                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   514                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            414                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          544                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  958                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 99065                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 22456                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1321                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                        29736                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8950                       # Number of branches executed
system.cpu.iew.exec_stores                       7280                       # Number of stores executed
system.cpu.iew.exec_rate                     0.931412                       # Inst execution rate
system.cpu.iew.wb_sent                          98169                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         97709                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     72968                       # num instructions producing a value
system.cpu.iew.wb_consumers                    129429                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.918663                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.563769                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           17083                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               912                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        62844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.471724                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.435184                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36149     57.52%     57.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10958     17.44%     74.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2900      4.61%     79.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1142      1.82%     81.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1740      2.77%     84.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4022      6.40%     90.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          641      1.02%     91.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          947      1.51%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4345      6.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        62844                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                87009                       # Number of instructions committed
system.cpu.commit.committedOps                  92489                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          27275                       # Number of memory references committed
system.cpu.commit.loads                         20321                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       8122                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     84845                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  274                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            52390     56.64%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12821     13.86%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20321     21.97%     92.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6954      7.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             92489                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4345                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       167888                       # The number of ROB reads
system.cpu.rob.rob_writes                      221698                       # The number of ROB writes
system.cpu.timesIdled                             393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       87009                       # Number of Instructions Simulated
system.cpu.committedOps                         92489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.222402                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.222402                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.818061                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.818061                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   148381                       # number of integer regfile reads
system.cpu.int_regfile_writes                   79035                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    361869                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40822                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   30371                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                25                       # number of replacements
system.cpu.dcache.tags.tagsinuse           212.112678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25802                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.329049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   212.112678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.207141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.207141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             58327                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            58327                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        21790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21790                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3905                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         25695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        25700                       # number of overall hits
system.cpu.dcache.overall_hits::total           25700                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           267                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2898                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3165                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3165                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3165                       # number of overall misses
system.cpu.dcache.overall_misses::total          3165                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     16693225                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16693225                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    206346742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    206346742                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    223039967                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    223039967                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    223039967                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    223039967                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        28860                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        28865                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28865                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012105                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.425989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.425989                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109648                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62521.441948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62521.441948                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71203.154589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71203.154589                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70470.763665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70470.763665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70470.763665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70470.763665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          698                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          105                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2673                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2673                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2778                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          225                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11170514                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11170514                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     16975495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16975495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28146009                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28146009                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     28146009                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28146009                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007345                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007345                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013407                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013407                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68953.790123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68953.790123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75446.644444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75446.644444                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72728.705426                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72728.705426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72728.705426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72728.705426                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               200                       # number of replacements
system.cpu.icache.tags.tagsinuse           250.883745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               579                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.989637                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   250.883745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.490007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.490007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             31051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            31051                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        14469                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14469                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         14469                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14469                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        14469                       # number of overall hits
system.cpu.icache.overall_hits::total           14469                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     52239750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52239750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     52239750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52239750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     52239750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52239750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        15236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        15236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        15236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15236                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.050341                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050341                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.050341                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050341                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.050341                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050341                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68109.191656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68109.191656                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68109.191656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68109.191656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68109.191656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68109.191656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          672                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          168                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40899500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40899500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.038133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.038133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.038133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.038133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.038133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.038133                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70395.008606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70395.008606                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70395.008606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70395.008606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70395.008606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70395.008606                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   395.979113                       # Cycle average of tags in use
system.l2.tags.total_refs                         112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.178628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.437161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        313.574501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         79.967451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012084                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019135                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8684                       # Number of tag accesses
system.l2.tags.data_accesses                     8684                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   74                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   36                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     110                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                9                       # number of Writeback hits
system.l2.Writeback_hits::total                     9                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    74                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    38                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   74                       # number of overall hits
system.l2.overall_hits::cpu.data                   38                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                507                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                128                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   635                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 223                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 507                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 351                       # number of demand (read+write) misses
system.l2.demand_misses::total                    858                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                507                       # number of overall misses
system.l2.overall_misses::cpu.data                351                       # number of overall misses
system.l2.overall_misses::total                   858                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     39552500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     10794000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        50346500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     16723750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16723750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      27517750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67070250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39552500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     27517750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67070250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              164                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 745                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            9                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 9                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               225                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  970                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 970                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.872633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.780488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.852349                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991111                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.872633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.902314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884536                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.872633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.902314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884536                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 78012.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 84328.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79285.826772                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74994.394619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74994.394619                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78012.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78398.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78170.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78012.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78398.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78170.454545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 14                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              621                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            223                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              844                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     33238500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8408000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41646500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13943750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13943750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     22351750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55590250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     22351750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55590250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.872633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.695122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.833557                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991111                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.872633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.866324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870103                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.872633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.866324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870103                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 65559.171598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 73754.385965                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67063.607085                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62528.026906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62528.026906                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65559.171598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 66325.667656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65865.225118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65559.171598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 66325.667656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65865.225118                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 621                       # Transaction distribution
system.membus.trans_dist::ReadResp                620                       # Transaction distribution
system.membus.trans_dist::ReadExReq               223                       # Transaction distribution
system.membus.trans_dist::ReadExResp              223                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        53952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               844                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     844    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 844                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1024500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4462250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                745                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               743                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  62528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    979    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                979                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             498500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            964500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            650736                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
