{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616158717160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616158717165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 13:58:37 2021 " "Processing started: Fri Mar 19 13:58:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616158717165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158717165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_3b -c ALU_3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_3b -c ALU_3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158717165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616158717487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616158717487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-main " "Found design unit 1: halfadder-main" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfadder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfadder_package " "Found design unit 2: halfadder_package" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725967 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfadder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-main " "Found design unit 1: fulladder-main" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725969 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder_package " "Found design unit 2: fulladder_package" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fulladder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725969 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder3b-main " "Found design unit 1: adder3b-main" {  } { { "adder3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/adder3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725971 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder3b " "Found entity 1: adder3b" {  } { { "adder3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/adder3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages_alu.vhd 4 0 " "Found 4 design units, including 0 entities, in source file packages_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder3b_package " "Found design unit 1: adder3b_package" {  } { { "packages_ALU.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/packages_ALU.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725973 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor3b_package " "Found design unit 2: subtractor3b_package" {  } { { "packages_ALU.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/packages_ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725973 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 multiplier3b_package " "Found design unit 3: multiplier3b_package" {  } { { "packages_ALU.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/packages_ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725973 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 comparator3b_package " "Found design unit 4: comparator3b_package" {  } { { "packages_ALU.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/packages_ALU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsubtractor-main " "Found design unit 1: halfsubtractor-main" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfsubtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsubtractor_package " "Found design unit 2: halfsubtractor_package" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfsubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725974 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsubtractor " "Found entity 1: halfsubtractor" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfsubtractor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubtractor-main " "Found design unit 1: fullsubtractor-main" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fullsubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725976 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullsubtractor_package " "Found design unit 2: fullsubtractor_package" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fullsubtractor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725976 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubtractor " "Found entity 1: fullsubtractor" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fullsubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor3b-main " "Found design unit 1: subtractor3b-main" {  } { { "subtractor3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/subtractor3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725978 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor3b " "Found entity 1: subtractor3b" {  } { { "subtractor3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/subtractor3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier3b-main " "Found design unit 1: multiplier3b-main" {  } { { "multiplier3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/multiplier3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725979 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier3b " "Found entity 1: multiplier3b" {  } { { "multiplier3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/multiplier3b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator3b-main " "Found design unit 1: comparator3b-main" {  } { { "comparator3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/comparator3b.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725981 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator3b " "Found entity 1: comparator3b" {  } { { "comparator3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/comparator3b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Found design unit 1: alu-main" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725982 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616158725982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158725982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616158726015 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solAdd alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): signal \"solAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solSub alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): signal \"solSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solMul alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"solMul\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solCom alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"solCom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledr alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"ledr\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[9..6\] alu.vhd(9) " "Using initial value X (don't care) for net \"ledr\[9..6\]\" at alu.vhd(9)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[2\] alu.vhd(25) " "Inferred latch for \"ledr\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[3\] alu.vhd(25) " "Inferred latch for \"ledr\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[4\] alu.vhd(25) " "Inferred latch for \"ledr\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[5\] alu.vhd(25) " "Inferred latch for \"ledr\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158726017 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3b adder3b:A3B " "Elaborating entity \"adder3b\" for hierarchy \"adder3b:A3B\"" {  } { { "alu.vhd" "A3B" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder3b:A3B\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"adder3b:A3B\|fulladder:FA0\"" {  } { { "adder3b.vhd" "FA0" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/adder3b.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder adder3b:A3B\|fulladder:FA0\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"adder3b:A3B\|fulladder:FA0\|halfadder:HA1\"" {  } { { "fulladder.vhd" "HA1" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fulladder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor3b subtractor3b:S3B " "Elaborating entity \"subtractor3b\" for hierarchy \"subtractor3b:S3B\"" {  } { { "alu.vhd" "S3B" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsubtractor subtractor3b:S3B\|fullsubtractor:FS0 " "Elaborating entity \"fullsubtractor\" for hierarchy \"subtractor3b:S3B\|fullsubtractor:FS0\"" {  } { { "subtractor3b.vhd" "FS0" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/subtractor3b.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsubtractor subtractor3b:S3B\|fullsubtractor:FS0\|halfsubtractor:HS1 " "Elaborating entity \"halfsubtractor\" for hierarchy \"subtractor3b:S3B\|fullsubtractor:FS0\|halfsubtractor:HS1\"" {  } { { "fullsubtractor.vhd" "HS1" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fullsubtractor.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier3b multiplier3b:M3B " "Elaborating entity \"multiplier3b\" for hierarchy \"multiplier3b:M3B\"" {  } { { "alu.vhd" "M3B" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator3b comparator3b:C3B " "Elaborating entity \"comparator3b\" for hierarchy \"comparator3b:C3B\"" {  } { { "alu.vhd" "C3B" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158726136 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sel\[0\] " "Inserted always-enabled tri-state buffer between \"sel\[0\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sel\[1\] " "Inserted always-enabled tri-state buffer between \"sel\[1\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solAdd\[0\] " "Inserted always-enabled tri-state buffer between \"solAdd\[0\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solAdd\[1\] " "Inserted always-enabled tri-state buffer between \"solAdd\[1\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solAdd\[2\] " "Inserted always-enabled tri-state buffer between \"solAdd\[2\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solAdd\[3\] " "Inserted always-enabled tri-state buffer between \"solAdd\[3\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solSub\[0\] " "Inserted always-enabled tri-state buffer between \"solSub\[0\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solSub\[1\] " "Inserted always-enabled tri-state buffer between \"solSub\[1\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solSub\[2\] " "Inserted always-enabled tri-state buffer between \"solSub\[2\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solSub\[3\] " "Inserted always-enabled tri-state buffer between \"solSub\[3\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solMul\[0\] " "Inserted always-enabled tri-state buffer between \"solMul\[0\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solMul\[1\] " "Inserted always-enabled tri-state buffer between \"solMul\[1\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solMul\[2\] " "Inserted always-enabled tri-state buffer between \"solMul\[2\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solMul\[3\] " "Inserted always-enabled tri-state buffer between \"solMul\[3\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solMul\[4\] " "Inserted always-enabled tri-state buffer between \"solMul\[4\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solMul\[5\] " "Inserted always-enabled tri-state buffer between \"solMul\[5\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solCom\[0\] " "Inserted always-enabled tri-state buffer between \"solCom\[0\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "solCom\[1\] " "Inserted always-enabled tri-state buffer between \"solCom\[1\]\" and its non-tri-state driver." {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616158726595 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1616158726595 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sel\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"sel\[0\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sel\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"sel\[1\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solAdd\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solAdd\[0\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solAdd\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solAdd\[1\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solAdd\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solAdd\[2\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solAdd\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solAdd\[3\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solSub\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solSub\[0\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solSub\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solSub\[1\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solSub\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solSub\[2\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solSub\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solSub\[3\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solMul\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solMul\[0\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solMul\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solMul\[1\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solMul\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solMul\[2\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solMul\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solMul\[3\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solMul\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solMul\[4\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solMul\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solMul\[5\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solCom\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solCom\[0\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "solCom\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"solCom\[1\]\" is moved to its source" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616158726596 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1616158726596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledr\[2\]\$latch " "Latch ledr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616158726597 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616158726597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledr\[3\]\$latch " "Latch ledr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1616158726597 ""}  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1616158726597 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sel\[0\]~synth " "Node \"sel\[0\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sel\[1\]~synth " "Node \"sel\[1\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solAdd\[0\]~synth " "Node \"solAdd\[0\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solAdd\[1\]~synth " "Node \"solAdd\[1\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solAdd\[2\]~synth " "Node \"solAdd\[2\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solAdd\[3\]~synth " "Node \"solAdd\[3\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solSub\[0\]~synth " "Node \"solSub\[0\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solSub\[1\]~synth " "Node \"solSub\[1\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solSub\[2\]~synth " "Node \"solSub\[2\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solSub\[3\]~synth " "Node \"solSub\[3\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solMul\[0\]~synth " "Node \"solMul\[0\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solMul\[1\]~synth " "Node \"solMul\[1\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solMul\[2\]~synth " "Node \"solMul\[2\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solMul\[3\]~synth " "Node \"solMul\[3\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solMul\[4\]~synth " "Node \"solMul\[4\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solMul\[5\]~synth " "Node \"solMul\[5\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solCom\[0\]~synth " "Node \"solCom\[0\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "solCom\[1\]~synth " "Node \"solCom\[1\]~synth\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158726622 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616158726622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616158726623 "|alu|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616158726623 "|alu|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616158726623 "|alu|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616158726623 "|alu|ledr[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616158726623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616158726680 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1616158726967 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616158726967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616158727112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616158727112 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616158727197 "|alu|sw[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616158727197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616158727197 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616158727197 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616158727197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616158727197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616158727197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616158727230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 13:58:47 2021 " "Processing ended: Fri Mar 19 13:58:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616158727230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616158727230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616158727230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616158727230 ""}
