# Writing all output to: D:\Compu-Communication Engineering\Term 7\Logic\Labs\PCB\555 timer\DLD2-Clock-Simulation-Final.log
set pad_wire_necking on
bus diagonal
fanout 5
route 50
clean 2
route 50 16
clean 2
filter 5
recorner diagonal
status_file

