// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes128_mix_column_hw_HH_
#define _aes128_mix_column_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gmul_hw.h"
#include "aes128_encrypt_bleOg.h"

namespace ap_rtl {

struct aes128_mix_column_hw : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > column_0_read;
    sc_in< sc_lv<8> > column_1_read;
    sc_in< sc_lv<8> > column_2_read;
    sc_in< sc_lv<8> > column_3_read;
    sc_out< sc_lv<8> > ap_return_0;
    sc_out< sc_lv<8> > ap_return_1;
    sc_out< sc_lv<8> > ap_return_2;
    sc_out< sc_lv<8> > ap_return_3;
    sc_signal< sc_lv<3> > ap_var_for_const0;
    sc_signal< sc_lv<3> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;


    // Module declarations
    aes128_mix_column_hw(sc_module_name name);
    SC_HAS_PROCESS(aes128_mix_column_hw);

    ~aes128_mix_column_hw();

    sc_trace_file* mVcdFile;

    gmul_hw* grp_gmul_hw_fu_89;
    gmul_hw* grp_gmul_hw_fu_96;
    gmul_hw* grp_gmul_hw_fu_103;
    gmul_hw* grp_gmul_hw_fu_110;
    gmul_hw* grp_gmul_hw_fu_117;
    gmul_hw* grp_gmul_hw_fu_124;
    gmul_hw* grp_gmul_hw_fu_131;
    gmul_hw* grp_gmul_hw_fu_138;
    gmul_hw* grp_gmul_hw_fu_145;
    gmul_hw* grp_gmul_hw_fu_152;
    gmul_hw* grp_gmul_hw_fu_159;
    gmul_hw* grp_gmul_hw_fu_166;
    aes128_encrypt_bleOg<1,1,8,8,8,8,2,8>* aes128_encrypt_bleOg_U21;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > i_5_fu_179_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > copy_3_load_reg_394;
    sc_signal< sc_lv<1> > exitcond_fu_173_p2;
    sc_signal< sc_lv<8> > copy_3_1_load_reg_401;
    sc_signal< sc_lv<8> > copy_3_2_load_reg_408;
    sc_signal< sc_lv<8> > copy_3_3_load_reg_415;
    sc_signal< sc_logic > grp_gmul_hw_fu_89_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_89_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_89_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_89_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_89_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_96_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_96_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_96_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_96_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_96_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_103_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_103_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_103_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_103_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_103_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_110_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_110_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_110_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_110_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_110_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_117_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_117_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_117_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_117_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_117_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_124_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_124_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_124_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_124_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_124_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_131_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_131_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_131_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_131_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_131_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_138_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_138_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_138_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_138_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_138_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_145_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_145_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_145_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_145_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_145_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_152_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_152_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_152_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_152_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_152_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_159_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_159_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_159_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_159_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_159_ap_return;
    sc_signal< sc_logic > grp_gmul_hw_fu_166_ap_start;
    sc_signal< sc_logic > grp_gmul_hw_fu_166_ap_done;
    sc_signal< sc_logic > grp_gmul_hw_fu_166_ap_idle;
    sc_signal< sc_logic > grp_gmul_hw_fu_166_ap_ready;
    sc_signal< sc_lv<8> > grp_gmul_hw_fu_166_ap_return;
    sc_signal< sc_lv<3> > i_reg_78;
    sc_signal< sc_logic > grp_gmul_hw_fu_89_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_gmul_hw_fu_96_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_103_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_110_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_117_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_124_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_131_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_138_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_145_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_152_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_159_ap_start_reg;
    sc_signal< sc_logic > grp_gmul_hw_fu_166_ap_start_reg;
    sc_signal< sc_lv<8> > copy_3_fu_38;
    sc_signal< sc_lv<8> > copy_0_fu_189_p6;
    sc_signal< sc_lv<2> > tmp_12_fu_185_p1;
    sc_signal< sc_lv<8> > copy_3_1_fu_42;
    sc_signal< sc_lv<8> > copy_3_2_fu_46;
    sc_signal< sc_lv<8> > copy_3_3_fu_50;
    sc_signal< sc_lv<2> > copy_0_fu_189_p5;
    sc_signal< sc_lv<8> > tmp5_fu_249_p2;
    sc_signal< sc_lv<8> > tmp4_fu_243_p2;
    sc_signal< sc_lv<8> > tmp7_fu_267_p2;
    sc_signal< sc_lv<8> > tmp6_fu_261_p2;
    sc_signal< sc_lv<8> > tmp9_fu_285_p2;
    sc_signal< sc_lv<8> > tmp8_fu_279_p2;
    sc_signal< sc_lv<8> > tmp11_fu_303_p2;
    sc_signal< sc_lv<8> > tmp10_fu_297_p2;
    sc_signal< sc_lv<8> > column_0_write_assi_fu_255_p2;
    sc_signal< sc_lv<8> > column_1_write_assi_fu_273_p2;
    sc_signal< sc_lv<8> > column_2_write_assi_fu_291_p2;
    sc_signal< sc_lv<8> > column_3_write_assi_fu_309_p2;
    sc_signal< sc_lv<8> > ap_return_0_preg;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    sc_signal< sc_lv<8> > ap_return_1_preg;
    sc_signal< sc_lv<8> > ap_return_2_preg;
    sc_signal< sc_lv<8> > ap_return_3_preg;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_column_0_write_assi_fu_255_p2();
    void thread_column_1_write_assi_fu_273_p2();
    void thread_column_2_write_assi_fu_291_p2();
    void thread_column_3_write_assi_fu_309_p2();
    void thread_copy_0_fu_189_p5();
    void thread_exitcond_fu_173_p2();
    void thread_grp_gmul_hw_fu_103_ap_start();
    void thread_grp_gmul_hw_fu_110_ap_start();
    void thread_grp_gmul_hw_fu_117_ap_start();
    void thread_grp_gmul_hw_fu_124_ap_start();
    void thread_grp_gmul_hw_fu_131_ap_start();
    void thread_grp_gmul_hw_fu_138_ap_start();
    void thread_grp_gmul_hw_fu_145_ap_start();
    void thread_grp_gmul_hw_fu_152_ap_start();
    void thread_grp_gmul_hw_fu_159_ap_start();
    void thread_grp_gmul_hw_fu_166_ap_start();
    void thread_grp_gmul_hw_fu_89_ap_start();
    void thread_grp_gmul_hw_fu_96_ap_start();
    void thread_i_5_fu_179_p2();
    void thread_tmp10_fu_297_p2();
    void thread_tmp11_fu_303_p2();
    void thread_tmp4_fu_243_p2();
    void thread_tmp5_fu_249_p2();
    void thread_tmp6_fu_261_p2();
    void thread_tmp7_fu_267_p2();
    void thread_tmp8_fu_279_p2();
    void thread_tmp9_fu_285_p2();
    void thread_tmp_12_fu_185_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
