// Generated register defines for alsaqr_periph_fpga_padframe_periphs_config

// Licensing information found in source file:

#ifndef _ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_REG_DEFS_
#define _ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PARAM_REG_WIDTH 32

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_REG_OFFSET \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_REG_OFFSET \
  0x4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_ETH_ETH_RST \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_GPIO_B_GPIO0 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_PWM0_PWM0 \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_SPI0_SPI_CS0 \
  0x4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_SPI_OT_SPI_CSN \
  0x5

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_REG_OFFSET \
  0x8
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_REG_OFFSET \
  0xc
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_ETH_ETH_RXCK \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_GPIO_B_GPIO1 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_PWM0_PWM1 \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_SPI0_SPI_SCK \
  0x4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_SPI_OT_SPI_SCK \
  0x5

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_REG_OFFSET \
  0x10
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_REG_OFFSET \
  0x14
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_ETH_ETH_RXCTL \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_GPIO_B_GPIO2 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_PWM0_PWM2 \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_SPI0_SPI_MISO \
  0x4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_SPI_OT_SPI_SD1 \
  0x5

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_REG_OFFSET \
  0x18
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_REG_OFFSET \
  0x1c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_ETH_ETH_RXD0 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_GPIO_B_GPIO3 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_PWM0_PWM3 \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_SPI0_SPI_MOSI \
  0x4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_SPI_OT_SPI_SD0 \
  0x5

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_REG_OFFSET \
  0x20
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_04. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_REG_OFFSET \
  0x24
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_PORT_ETH_ETH_RXD1 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_PORT_GPIO_B_GPIO4 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_PORT_I2C0_I2C_SCL \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_PORT_PWM1_PWM0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_REG_OFFSET \
  0x28
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_05. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_REG_OFFSET \
  0x2c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_PORT_ETH_ETH_RXD2 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_PORT_GPIO_B_GPIO5 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_PORT_I2C0_I2C_SDA \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_PORT_PWM1_PWM1 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_REG_OFFSET \
  0x30
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_06. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_REG_OFFSET \
  0x34
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_PORT_ETH_ETH_RXD3 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_PORT_GPIO_B_GPIO6 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_PORT_PWM1_PWM2 \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_PORT_UART0_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_REG_OFFSET \
  0x38
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_07. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_REG_OFFSET \
  0x3c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_MASK \
  0x7
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_PORT_ETH_ETH_TXCK \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_PORT_GPIO_B_GPIO7 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_PORT_PWM1_PWM3 \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_PORT_UART0_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_REG_OFFSET \
  0x40
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_08. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_REG_OFFSET \
  0x44
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_PORT_ETH_ETH_TXCTL \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_PORT_GPIO_B_GPIO8 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA0 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_REG_OFFSET \
  0x48
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_09. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_REG_OFFSET \
  0x4c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_PORT_ETH_ETH_TXD0 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_PORT_GPIO_B_GPIO9 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA1 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_REG_OFFSET \
  0x50
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_10. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_REG_OFFSET \
  0x54
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_PORT_ETH_ETH_TXD1 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_PORT_GPIO_B_GPIO10 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA2 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_REG_OFFSET \
  0x58
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_11. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_REG_OFFSET \
  0x5c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_PORT_ETH_ETH_TXD2 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_PORT_GPIO_B_GPIO11 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA3 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_REG_OFFSET \
  0x60
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_12. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_REG_OFFSET \
  0x64
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_PORT_ETH_ETH_TXD3 \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_PORT_GPIO_B_GPIO12 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_PORT_SDIO0_SDIO_CLK \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_REG_OFFSET \
  0x68
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_13. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_REG_OFFSET \
  0x6c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_PORT_ETH_ETH_MDIO \
  0x1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_PORT_GPIO_B_GPIO13 \
  0x2
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_PORT_SDIO0_SDIO_CMD \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_REG_OFFSET \
  0x70
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_MASK \
  0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_OFFSET \
  1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_14. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_REG_OFFSET \
  0x74
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_REG_OFFSET \
  0x78
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad cva6_uart_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_MUX_SEL_REG_OFFSET \
  0x7c
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_MUX_SEL_CVA6_UART_00_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_REG_OFFSET \
  0x80
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_CHIP2PAD_BIT \
  0
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad cva6_uart_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_MUX_SEL_REG_OFFSET \
  0x84
#define ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_MUX_SEL_CVA6_UART_01_MUX_SEL_BIT \
  0

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_REG_DEFS_
// End generated register defines for alsaqr_periph_fpga_padframe_periphs_config