#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022a147a6da0 .scope module, "half_adder" "half_adder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_in_A";
    .port_info 1 /INPUT 1 "Data_in_B";
    .port_info 2 /OUTPUT 1 "Data_out_Sum";
    .port_info 3 /OUTPUT 1 "Data_out_Carry";
o0000022a147a6fd8 .functor BUFZ 1, C4<z>; HiZ drive
o0000022a147a7008 .functor BUFZ 1, C4<z>; HiZ drive
L_0000022a147a6090 .functor XOR 1, o0000022a147a6fd8, o0000022a147a7008, C4<0>, C4<0>;
L_0000022a14756e70 .functor AND 1, o0000022a147a6fd8, o0000022a147a7008, C4<1>, C4<1>;
v0000022a147a6f30_0 .net "Data_in_A", 0 0, o0000022a147a6fd8;  0 drivers
v0000022a147569d0_0 .net "Data_in_B", 0 0, o0000022a147a7008;  0 drivers
v0000022a147a5ff0_0 .net "Data_out_Carry", 0 0, L_0000022a14756e70;  1 drivers
v0000022a1475e850_0 .net "Data_out_Sum", 0 0, L_0000022a147a6090;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "half_adder.v";
