// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of data_in_V
//        bit 31~0 - data_in_V[31:0] (Read/Write)
// 0x14 : Data signal of data_in_V
//        bit 31~0 - data_in_V[63:32] (Read/Write)
// 0x18 : Data signal of data_in_V
//        bit 31~0 - data_in_V[95:64] (Read/Write)
// 0x1c : Data signal of data_in_V
//        bit 31~0 - data_in_V[127:96] (Read/Write)
// 0x20 : reserved
// 0x24 : Data signal of data_out_V
//        bit 31~0 - data_out_V[31:0] (Read)
// 0x28 : Data signal of data_out_V
//        bit 31~0 - data_out_V[63:32] (Read)
// 0x2c : Data signal of data_out_V
//        bit 31~0 - data_out_V[95:64] (Read)
// 0x30 : Data signal of data_out_V
//        bit 31~0 - data_out_V[127:96] (Read)
// 0x34 : Control signal of data_out_V
//        bit 0  - data_out_V_ap_vld (Read/COR)
//        others - reserved
// 0x38 : Data signal of counter_V
//        bit 31~0 - counter_V[31:0] (Read/Write)
// 0x3c : Data signal of counter_V
//        bit 31~0 - counter_V[63:32] (Read/Write)
// 0x40 : Data signal of counter_V
//        bit 31~0 - counter_V[95:64] (Read/Write)
// 0x44 : Data signal of counter_V
//        bit 31~0 - counter_V[127:96] (Read/Write)
// 0x48 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_ADDR_DATA_IN_V_DATA  0x10
#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_BITS_DATA_IN_V_DATA  128
#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_ADDR_DATA_OUT_V_DATA 0x24
#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_BITS_DATA_OUT_V_DATA 128
#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_ADDR_DATA_OUT_V_CTRL 0x34
#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_ADDR_COUNTER_V_DATA  0x38
#define XSECURE_ENCLAVE_AES_CIPHER_AXILITES_BITS_COUNTER_V_DATA  128

