#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov  1 17:17:22 2024
# Process ID: 14412
# Current directory: C:/Users/nicol/Documents/GitHub/tx-16-QAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.xpr
# Log file: C:/Users/nicol/Documents/GitHub/tx-16-QAM/vivado.log
# Journal file: C:/Users/nicol/Documents/GitHub/tx-16-QAM\vivado.jou
# Running On: Vivobook-manso, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16843 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_synth_1' of run 'design_1_xadc_wiz_0_0_synth_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/albad/LaboratorioD/XADC_FIFO_Entregable/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_impl_1' of run 'design_1_xadc_wiz_0_0_impl_1' is not writable, setting it to default location 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/utils_1/imports/design_1_xadc_wiz_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.375 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:user:Contador_26:1.0 - Contador_26_0
Adding component instance block -- xilinx.com:user:Contador_52:1.0 - Contador_52_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:user:FSM_FIFO_Entregable:1.0 - FSM_FIFO_Entregable_0
Successfully read diagram <design_1> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.375 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:15.1 ten_gig_eth_mac_0
endgroup
set_property location {1 154 372} [get_bd_cells ten_gig_eth_mac_0]
delete_bd_objs [get_bd_cells ten_gig_eth_mac_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells ten_gig_eth_mac_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 154 372} [get_bd_cells ten_gig_eth_mac_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:15.1 ten_gig_eth_mac_0'
INFO: [Common 17-17] undo 'startgroup'
set_property location {2 547 813} [get_bd_cells Contador_26_0]
set_property location {1 546 917} [get_bd_cells clk_wiz_0]
save_bd_design
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property location {0.5 254 913} [get_bd_cells clk_wiz_0]
set_property location {2 648 928} [get_bd_cells clk_wiz_0]
create_bd_design "full_tx"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\full_tx\full_tx.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/full_tx for full_tx cannot be found.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir I CLK_52MHz_in
set_property location {1 557 1032} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets dclk_in_0_1] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports CLK_52MHz_in] [get_bd_pins Contador_52_0/CLK]
delete_bd_objs [get_bd_ports dclk_in_0]
create_bd_port -dir I CLK_Locked
set_property name clk_52MHz [get_bd_ports CLK_52MHz_in]
set_property name locked_clk [get_bd_ports CLK_Locked]
connect_bd_net [get_bd_ports locked_clk] [get_bd_ports locked]
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/dclk_in have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 52000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd}
current_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_design "XADC_FIFO"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\XADC_FIFO\XADC_FIFO.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO for XADC_FIFO cannot be found.
update_compile_order -fileset sources_1
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {xadc_wiz_0 FSM_FIFO_Entregable_0 fifo_generator_0 Contador_26_0 Contador_52_0}] [get_bd_intf_ports {Vp_Vn_0 s_drp_0}] [get_bd_ports {vccaux_alarm_out_0 eoc_out_0 reset_in_0 vccint_alarm_out_0 eos_out_0 ot_out_0 fifo_full locked clk_52MHz wr_rst_busy_0 wr_clk user_temp_alarm_out_0 alarm_out_0 rd_en_fifo locked_clk busy_out_0 clk_out channel_out_0 fifo_din rd_data_count_0 wr_data_count_0 fifo_dout}] [get_bd_intf_nets {s_drp_0_1 Vp_Vn_0_1}] [get_bd_nets {xadc_wiz_0_user_temp_alarm_out xadc_wiz_0_channel_out fifo_generator_0_wr_data_count fifo_generator_0_empty fifo_generator_0_prog_full reset_in_0_1 clk_wiz_0_clk_out1 FSM_FIFO_Entregable_0_rd_en_fifo fifo_generator_0_full fifo_din_1 xadc_wiz_0_vccaux_alarm_out fifo_generator_0_wr_rst_busy clk_wiz_0_locked xadc_wiz_0_vccint_alarm_out xadc_wiz_0_eos_out fifo_generator_0_rd_data_count fifo_generator_0_dout xadc_wiz_0_busy_out Contador_52_0_wr_clk xadc_wiz_0_ot_out Contador_26_0_rd_clk xadc_wiz_0_eoc_out xadc_wiz_0_alarm_out fifo_generator_0_rd_rst_busy}]]
current_bd_design XADC_FIFO
copy_bd_objs -from_design design_1 / $tmpCopyObjs
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/wr_en> is being overridden by the user with net <Contador_52_0_wr_clk>. This pin will not be connected as a part of interface connection <FIFO_WRITE>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/rd_en> is being overridden by the user with net <FSM_FIFO_Entregable_0_rd_en_fifo>. This pin will not be connected as a part of interface connection <FIFO_READ>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/din> is being overridden by the user with net <fifo_din_1>. This pin will not be connected as a part of interface connection <FIFO_WRITE>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/dout> is being overridden by the user with net <fifo_generator_0_dout>. This pin will not be connected as a part of interface connection <FIFO_READ>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/empty> is being overridden by the user with net <fifo_generator_0_empty>. This pin will not be connected as a part of interface connection <FIFO_READ>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/full> is being overridden by the user with net <fifo_generator_0_full>. This pin will not be connected as a part of interface connection <FIFO_WRITE>.
set_property location {1 318 846} [get_bd_cells fifo_generator_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 318 846} [get_bd_cells fifo_generator_0]'
undo
INFO: [Common 17-17] undo 'copy_bd_objs -from_design design_1 / $tmpCopyObjs'
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {xadc_wiz_0 FSM_FIFO_Entregable_0 fifo_generator_0 Contador_26_0 Contador_52_0}] [get_bd_intf_ports {Vp_Vn_0 s_drp_0}] [get_bd_ports {vccaux_alarm_out_0 eoc_out_0 reset_in_0 vccint_alarm_out_0 eos_out_0 ot_out_0 fifo_full locked clk_52MHz wr_rst_busy_0 wr_clk user_temp_alarm_out_0 alarm_out_0 rd_en_fifo locked_clk busy_out_0 clk_out channel_out_0 fifo_din rd_data_count_0 wr_data_count_0 fifo_dout}] [get_bd_intf_nets {s_drp_0_1 Vp_Vn_0_1}] [get_bd_nets {xadc_wiz_0_user_temp_alarm_out xadc_wiz_0_channel_out fifo_generator_0_wr_data_count fifo_generator_0_empty fifo_generator_0_prog_full reset_in_0_1 clk_wiz_0_clk_out1 FSM_FIFO_Entregable_0_rd_en_fifo fifo_generator_0_full fifo_din_1 xadc_wiz_0_vccaux_alarm_out fifo_generator_0_wr_rst_busy clk_wiz_0_locked xadc_wiz_0_vccint_alarm_out xadc_wiz_0_eos_out fifo_generator_0_rd_data_count fifo_generator_0_dout xadc_wiz_0_busy_out Contador_52_0_wr_clk xadc_wiz_0_ot_out Contador_26_0_rd_clk xadc_wiz_0_eoc_out xadc_wiz_0_alarm_out fifo_generator_0_rd_rst_busy}]]
current_bd_design XADC_FIFO
copy_bd_objs -from_design design_1 / $tmpCopyObjs
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/wr_en> is being overridden by the user with net <Contador_52_0_wr_clk>. This pin will not be connected as a part of interface connection <FIFO_WRITE>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/rd_en> is being overridden by the user with net <FSM_FIFO_Entregable_0_rd_en_fifo>. This pin will not be connected as a part of interface connection <FIFO_READ>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/din> is being overridden by the user with net <fifo_din_1>. This pin will not be connected as a part of interface connection <FIFO_WRITE>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/dout> is being overridden by the user with net <fifo_generator_0_dout>. This pin will not be connected as a part of interface connection <FIFO_READ>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/empty> is being overridden by the user with net <fifo_generator_0_empty>. This pin will not be connected as a part of interface connection <FIFO_READ>.
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/full> is being overridden by the user with net <fifo_generator_0_full>. This pin will not be connected as a part of interface connection <FIFO_WRITE>.
set_property location {0.5 -165 408} [get_bd_cells fifo_generator_0]
set_property location {2 259 740} [get_bd_cells Contador_26_0]
current_bd_design [get_bd_designs design_1]
set_property location {1 565 542} [get_bd_cells Contador_52_0]
set_property location {1 577 657} [get_bd_cells Contador_26_0]
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_bd_design [get_bd_designs full_tx]
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd}
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/ui/bd_dd41bdd4.ui> 
update_compile_order -fileset sources_1
create_bd_design "FULL_TX"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\FULL_TX\FULL_TX.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/FULL_TX for FULL_TX cannot be found.
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd] -top
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/dclk_in have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 52000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\XADC_FIFO\XADC_FIFO.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/ui/bd_d4710cc3.ui> 
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/synth/XADC_FIFO.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/sim/XADC_FIFO.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hdl/XADC_FIFO_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hdl/XADC_FIFO_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_design "CLOCKs"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\CLOCKs\CLOCKs.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKs for CLOCKs cannot be found.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKs/CLOCKs.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKs/CLOCKs.bd
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKs/ui/bd_bb3e5da5.ui> 
current_bd_design [get_bd_designs XADC_FIFO]
create_bd_design "CLOCKS"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\CLOCKS\CLOCKS.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS for CLOCKS cannot be found.
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
set_property location {1 90 -81} [get_bd_cells sim_clk_gen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_cells sim_clk_gen_0]
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {576} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {192} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {52} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {23} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {22} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {105.275} CONFIG.CLKOUT1_PHASE_ERROR {158.301} CONFIG.CLKOUT2_JITTER {126.362} CONFIG.CLKOUT2_PHASE_ERROR {158.301} CONFIG.CLKOUT3_JITTER {161.572} CONFIG.CLKOUT3_PHASE_ERROR {158.301}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_576MHz} CONFIG.CLK_OUT2_PORT {clk_192MHz} CONFIG.CLK_OUT3_PORT {clk_52MHz}] [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_cells clk_wiz_0]
make_bd_intf_pins_external  [get_bd_cells clk_wiz_0]
INFO: [BD 5-409] No interface pins to be made external for /clk_wiz_0
endgroup
set_property name clk_in_36MHz [get_bd_ports clk_in1_0]
set_property name rst [get_bd_ports reset_0]
set_property name locked [get_bd_ports locked_0]
set_property name clk_576MHz [get_bd_ports clk_576MHz_0]
set_property name clk_192MHz [get_bd_ports clk_192MHz_0]
set_property name clk_52MHz [get_bd_ports clk_52MHz_0]
set_property name pll_clk [get_bd_cells clk_wiz_0]
save_bd_design
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\CLOCKS\CLOCKS.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/ui/bd_ab7c6d85.ui> 
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_clk clk_wiz propagate
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\CLOCKS\CLOCKS.bd> 
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/synth/CLOCKS.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/sim/CLOCKS.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
current_bd_design [get_bd_designs XADC_FIFO]
close_bd_design [get_bd_designs XADC_FIFO]
close_bd_design [get_bd_designs CLOCKS]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/ui/bd_ab7c6d85.ui> 
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
CRITICAL WARNING: [BD 41-1709] Cannot create module reference for 'XADC_FIFO_wrapper' with a sub-design of type 'Block Designs' ('C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd').  Try to replace the file sources with RTL for "Add Module..."  Additional file types are supported via the IP Packager flow.
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference XADC_FIFO_wrapper -name XADC_FIFO_wrapper_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
CRITICAL WARNING: [IP_Flow 19-4755] Cannot add 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd' to module reference 'CLOCKS_wrapper' a sub-design of type 'Block Designs' in this release.  Try to replace the file sources with RTL for module reference.  Additional file types are supported via the IP Packager flow.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
delete_bd_objs [get_bd_cells CLOCKS_wrapper_0]
export_ip_user_files -of_objects  [get_files c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_clk
Successfully read diagram <CLOCKS> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd>
update_module_reference FULL_TX_CLOCKS_wrapper_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name CLOCKS_wrapper Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd] -top
INFO: [BD 41-1662] The design 'CLOCKS.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\CLOCKS\CLOCKS.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/ui/bd_ab7c6d85.ui> 
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/synth/CLOCKS.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/sim/CLOCKS.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
update_compile_order -fileset sources_1
update_module_reference FULL_TX_CLOCKS_wrapper_0_0
CRITICAL WARNING: [IP_Flow 19-4755] Cannot add 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd' to module reference 'CLOCKS_wrapper' a sub-design of type 'Block Designs' in this release.  Try to replace the file sources with RTL for module reference.  Additional file types are supported via the IP Packager flow.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
CRITICAL WARNING: [BD 41-1709] Cannot create module reference for 'XADC_FIFO_wrapper' with a sub-design of type 'Block Designs' ('C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd').  Try to replace the file sources with RTL for "Add Module..."  Additional file types are supported via the IP Packager flow.
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference XADC_FIFO_wrapper -name XADC_FIFO_wrapper_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_pins /CLOCKS_wrapper_0/rst]
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
CRITICAL WARNING: [BD 41-1709] Cannot create module reference for 'XADC_FIFO_wrapper' with a sub-design of type 'Block Designs' ('C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd').  Try to replace the file sources with RTL for "Add Module..."  Additional file types are supported via the IP Packager flow.
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference XADC_FIFO_wrapper -name XADC_FIFO_wrapper_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
CRITICAL WARNING: [BD 41-1709] Cannot create module reference for 'XADC_FIFO_wrapper' with a sub-design of type 'Block Designs' ('C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd').  Try to replace the file sources with RTL for "Add Module..."  Additional file types are supported via the IP Packager flow.
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference XADC_FIFO_wrapper -name XADC_FIFO_wrapper_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
delete_bd_objs [get_bd_cells CLOCKS_wrapper_0]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
close_bd_design [get_bd_designs FULL_TX]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/ui/bd_ac4dc5d4.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
close_bd_design [get_bd_designs CLOCKS]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/ui/bd_ab7c6d85.ui> 
set_property top CLOCKS_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd>...
Successfully read diagram <FULL_TX> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd>
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
CRITICAL WARNING: [IP_Flow 19-4755] Cannot add 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd' to module reference 'XADC_FIFO_wrapper' a sub-design of type 'Block Designs' in this release.  Try to replace the file sources with RTL for module reference.  Additional file types are supported via the IP Packager flow.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_in_0' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'locked_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'locked_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'wr_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'wr_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
CRITICAL WARNING: [BD 41-1709] Cannot create module reference for 'CLOCKS_wrapper' with a sub-design of type 'Block Designs' ('C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd').  Try to replace the file sources with RTL for "Add Module..."  Additional file types are supported via the IP Packager flow.
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference CLOCKS_wrapper -name CLOCKS_wrapper_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
CRITICAL WARNING: [BD 41-1709] Cannot create module reference for 'CLOCKS_wrapper' with a sub-design of type 'Block Designs' ('C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd').  Try to replace the file sources with RTL for "Add Module..."  Additional file types are supported via the IP Packager flow.
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference CLOCKS_wrapper -name CLOCKS_wrapper_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
delete_bd_objs [get_bd_cells XADC_FIFO_wrapper_0]
close_bd_design [get_bd_designs FULL_TX]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/ui/bd_ac4dc5d4.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd>...
Successfully read diagram <FULL_TX> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd>
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/FULL_TX
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/full_QAM_tx.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/full_QAM_tx.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_clk
Successfully read diagram <CLOCKS> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd>
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd>...
Adding component instance block -- xilinx.com:user:Contador_26:1.0 - Contador_26_0
Adding component instance block -- xilinx.com:user:Contador_52:1.0 - Contador_52_0
Adding component instance block -- xilinx.com:user:FSM_FIFO_Entregable:1.0 - FSM_FIFO_Entregable_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Successfully read diagram <XADC_FIFO> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd>
set_property is_enabled false [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd]
set_property is_enabled false [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd]
set_property is_enabled false [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd]
set_property is_enabled true [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd]
set_property is_enabled true [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd]
set_property is_enabled true [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd]
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd]
INFO: [BD 41-1662] The design 'XADC_FIFO.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\XADC_FIFO\XADC_FIFO.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/ui/bd_d4710cc3.ui> 
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/synth/XADC_FIFO.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/sim/XADC_FIFO.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hdl/XADC_FIFO_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Contador_26_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Contador_52_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSM_FIFO_Entregable_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hw_handoff/XADC_FIFO.hwh
Generated Hardware Definition File c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/synth/XADC_FIFO.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2066.832 ; gain = 8.621
export_ip_user_files -of_objects [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd] -directory C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files -ipstatic_source_dir C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/modelsim} {questa=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/questa} {riviera=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/riviera} {activehdl=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prueba_xadc_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'CLOCKS_clk_wiz_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim'
CRITICAL WARNING: [filemgmt 20-1741] File 'design_1_xadc_wiz_0_0.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_xadc_wiz_0_0 (c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/ip/XADC_FIFO_Contador_26_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd)
* design_1_xadc_wiz_0_0 (c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/ip/XADC_FIFO_Contador_52_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd)
* design_1_xadc_wiz_0_0 (c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_fifo_generator_0_1/sim/XADC_FIFO_fifo_generator_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XADC_FIFO_fifo_generator_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_Contador_26_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_xadc_wiz_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ipshared/cbd3/src/Contador_26.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Contador_26'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_Contador_26_0_1/sim/XADC_FIFO_Contador_26_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XADC_FIFO_Contador_26_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ipshared/db9d/src/Contador_52.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Contador_52'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_Contador_52_0_1/sim/XADC_FIFO_Contador_52_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XADC_FIFO_Contador_52_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_xadc_wiz_0_0'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'xilinx' [C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:80]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ipshared/0ffb/src/FSM_FIFO_Entregable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_FIFO_Entregable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_FSM_FIFO_Entregable_0_1/sim/XADC_FIFO_FSM_FIFO_Entregable_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XADC_FIFO_FSM_FIFO_Entregable_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/ip/XADC_FIFO_xadc_wiz_0_1/XADC_FIFO_xadc_wiz_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XADC_FIFO_xadc_wiz_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO/sim/XADC_FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XADC_FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hdl/XADC_FIFO_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XADC_FIFO_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prueba_xadc_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Contador_26 [contador_26_default]
Compiling architecture xadc_fifo_contador_26_0_1_arch of entity xil_defaultlib.XADC_FIFO_Contador_26_0_1 [xadc_fifo_contador_26_0_1_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.Contador_52 [contador_52_default]
Compiling architecture xadc_fifo_contador_52_0_1_arch of entity xil_defaultlib.XADC_FIFO_Contador_52_0_1 [xadc_fifo_contador_52_0_1_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.FSM_FIFO_Entregable [fsm_fifo_entregable_default]
Compiling architecture xadc_fifo_fsm_fifo_entregable_0_1_arch of entity xil_defaultlib.XADC_FIFO_FSM_FIFO_Entregable_0_1 [xadc_fifo_fsm_fifo_entregable_0_...]
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_sync_stag...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_bhv_ver_a...
Compiling module fifo_generator_v13_2_6.fifo_generator_v13_2_6_CONV_VER(...
Compiling module fifo_generator_v13_2_6.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.XADC_FIFO_fifo_generator_0_1
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.XADC_FIFO_xadc_wiz_0_1 [xadc_fifo_xadc_wiz_0_1_default]
Compiling architecture structure of entity xil_defaultlib.XADC_FIFO [xadc_fifo_default]
Compiling architecture structure of entity xil_defaultlib.XADC_FIFO_wrapper [xadc_fifo_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.152 ; gain = 7.320
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -protoinst "protoinst_files/XADC_FIFO.protoinst" -view {C:/Users/nicol/Documents/GitHub/tx-16-QAM/prueba_xadc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/XADC_FIFO.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/nicol/Documents/GitHub/tx-16-QAM/prueba_xadc_tb_behav.wcfg
WARNING: Simulation object /prueba_xadc_tb/dclk_in_0 was not found in the design.
WARNING: Simulation object /prueba_xadc_tb/dclk_in_0 was not found in the design.
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2121.070 ; gain = 54.238
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_bd_design "DDS"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS\DDS.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS for DDS cannot be found.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS/DDS.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS/DDS.bd
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS/ui/bd_8fa6c193.ui> 
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS
create_bd_design "DDS_MULT_ADDER"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER for DDS_MULT_ADDER cannot be found.
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
Value does not match radix '2': 0010 1100 0111 0001 1100 0111
Value does not match radix '2': 0010 1100 0111 0001 1100 0111
Value does not match radix '2': 00101100 0111 0001 1100 0111
Value does not match radix '2': 00101100 0111 0001 1100 0111
Value does not match radix '2': 
Value does not match radix '2': 
set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.DDS_Clock_Rate {576} CONFIG.Channels {1} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Phase_Width {24} CONFIG.Output_Width {3} CONFIG.Phase_Increment {Fixed} CONFIG.PINC1 {001011000111000111000111} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {None} CONFIG.Output_Width {3} CONFIG.Has_Phase_Out {true} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {4} CONFIG.Output_Frequency1 {0}] [get_bd_cells dds_compiler_0]
set_property -dict [list CONFIG.Channels {1} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Phase_Width {24} CONFIG.Output_Width {3} CONFIG.PINC1 {001011000111000111000111} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {None} CONFIG.Output_Width {3} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {4} CONFIG.Output_Frequency1 {0}] [get_bd_cells dds_compiler_0]
startgroup
make_bd_pins_external  [get_bd_cells dds_compiler_0]
make_bd_intf_pins_external  [get_bd_cells dds_compiler_0]
endgroup
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd] -top
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/synth/DDS_MULT_ADDER.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/sim/DDS_MULT_ADDER.vhd
VHDL Output written to : C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
current_bd_design [get_bd_designs CLOCKS]
close_bd_design [get_bd_designs CLOCKS]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/ui/bd_ab7c6d85.ui> 
current_bd_design [get_bd_designs XADC_FIFO]
close_bd_design [get_bd_designs XADC_FIFO]
close_bd_design [get_bd_designs DDS_MULT_ADDER]
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_DDS.vhd w ]
add_files -fileset sim_1 C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_DDS.vhd
update_compile_order -fileset sim_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd>...
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Successfully read diagram <DDS_MULT_ADDER> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd>
startgroup
set_property -dict [list CONFIG.Has_ARESETn {true}] [get_bd_cells dds_compiler_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/aresetn]
endgroup
save_bd_design
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
export_ip_user_files -of_objects  [get_files c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd] -top
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/synth/DDS_MULT_ADDER.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/sim/DDS_MULT_ADDER.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd] -top
INFO: [BD 41-1662] The design 'DDS_MULT_ADDER.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/synth/DDS_MULT_ADDER.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/sim/DDS_MULT_ADDER.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
reset_target all [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd] -top
INFO: [BD 41-1662] The design 'DDS_MULT_ADDER.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/synth/DDS_MULT_ADDER.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/sim/DDS_MULT_ADDER.vhd
VHDL Output written to : c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 19:46:04 2024...
