

================================================================
== Vitis HLS Report for 'patch_embed_accumulate_16u_128u_8u_s'
================================================================
* Date:           Wed Jul 31 17:02:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    27714|    27714|  0.277 ms|  0.277 ms|  27673|  27673|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                          |                                                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                         Instance                         |                         Module                        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0  |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8  |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |patch_embed_accumulate_read_16u_128u_8u_U0                |patch_embed_accumulate_read_16u_128u_8u_s              |    15847|    15847|  0.158 ms|  0.158 ms|  15847|  15847|       no|
        |patch_embed_accumulate_compute_16u_128u_8u_U0             |patch_embed_accumulate_compute_16u_128u_8u_s           |    27672|    27672|  0.277 ms|  0.277 ms|  27672|  27672|       no|
        +----------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        -|   256|   24562|   41605|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   256|   24763|   41782|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    20|      10|      35|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                         Instance                         |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0  |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8  |        0|    0|      5|     20|    0|
    |patch_embed_accumulate_compute_16u_128u_8u_U0             |patch_embed_accumulate_compute_16u_128u_8u_s           |        0|  256|  13931|   7618|    0|
    |patch_embed_accumulate_read_16u_128u_8u_U0                |patch_embed_accumulate_read_16u_128u_8u_s              |        0|    0|  10626|  33967|    0|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                     |                                                       |        0|  256|  24562|  41605|    0|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |image_stream_i_U  |        0|  99|   0|    -|     2|  256|      512|
    |tmp_U             |        0|  99|   0|    -|     2|    7|       14|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 198|   0|    0|     4|  263|      526|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                              |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_read_16u_128u_8u_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                      |          |   0|  0|  16|           8|           8|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                      Name                                     | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready             |   9|          2|    1|          2|
    |ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready                |   9|          2|    1|          2|
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                          |  27|          6|    3|          6|
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready             |  1|   0|    1|          0|
    |ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready                |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          |  3|   0|    3|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+---------------------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+------------------------------+-----+------+------------+---------------------------------------+--------------+
|m_axi_inout1_AWVALID          |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWREADY          |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWADDR           |  out|    64|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWID             |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWLEN            |  out|    32|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWSIZE           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWBURST          |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWLOCK           |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWCACHE          |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWPROT           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWQOS            |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWREGION         |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWUSER           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WVALID           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WREADY           |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WDATA            |  out|   256|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WSTRB            |  out|    32|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WLAST            |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WID              |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WUSER            |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARVALID          |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARREADY          |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARADDR           |  out|    64|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARID             |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARLEN            |  out|    32|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARSIZE           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARBURST          |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARLOCK           |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARCACHE          |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARPROT           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARQOS            |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARREGION         |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARUSER           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RVALID           |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RREADY           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RDATA            |   in|   256|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RLAST            |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RID              |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RFIFONUM         |   in|     9|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RUSER            |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RRESP            |   in|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BVALID           |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BREADY           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BRESP            |   in|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BID              |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BUSER            |   in|     1|       m_axi|                                 inout1|       pointer|
|x                             |   in|    64|     ap_none|                                      x|        scalar|
|x_ap_vld                      |   in|     1|     ap_none|                                      x|        scalar|
|patches31_address0            |  out|     8|   ap_memory|                              patches31|         array|
|patches31_ce0                 |  out|     1|   ap_memory|                              patches31|         array|
|patches31_d0                  |  out|   512|   ap_memory|                              patches31|         array|
|patches31_q0                  |   in|   512|   ap_memory|                              patches31|         array|
|patches31_we0                 |  out|     1|   ap_memory|                              patches31|         array|
|patches31_address1            |  out|     8|   ap_memory|                              patches31|         array|
|patches31_ce1                 |  out|     1|   ap_memory|                              patches31|         array|
|patches31_d1                  |  out|   512|   ap_memory|                              patches31|         array|
|patches31_q1                  |   in|   512|   ap_memory|                              patches31|         array|
|patches31_we1                 |  out|     1|   ap_memory|                              patches31|         array|
|y_block                       |   in|     3|     ap_none|                                y_block|        scalar|
|y_block_ap_vld                |   in|     1|     ap_none|                                y_block|        scalar|
|patch_embed_bias_address0     |  out|     5|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_ce0          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_d0           |  out|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_q0           |   in|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_we0          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_address1     |  out|     5|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_ce1          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_d1           |  out|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_q1           |   in|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_we1          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_weights_address0  |  out|    11|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_ce0       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_d0        |  out|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_q0        |   in|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_we0       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_address1  |  out|    11|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_ce1       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_d1        |  out|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_q1        |   in|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_we1       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|ap_clk                        |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|patches31_full_n              |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|patches31_write               |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_continue                   |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
+------------------------------+-----+------+------------+---------------------------------------+--------------+

