# ProgrammableFIRASIC
A 180nm and 90nm ASIC implementation with two embedded ROMs for programming the taps of the Finite Impulse Response filter. Cadence and Synopsys EDA tools used.
Designed in Verilog at RTL, and simulated for desired operation using Xilinx Vivado.
