Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 19 19:04:21 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
| Design       : riscv_top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_uart_mmio/count[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_uart_mmio/count_reg[2]/CLR, u_uart_mmio/count_reg[3]/CLR,
u_uart_mmio/count_reg[4]/CLR, u_uart_mmio/rd_ptr_reg[0]/CLR,
u_uart_mmio/rd_ptr_reg[1]/CLR, u_uart_mmio/rd_ptr_reg[2]/CLR,
u_uart_mmio/rd_ptr_reg[3]/CLR, u_uart_mmio/wr_ptr_reg[0]/CLR,
u_uart_mmio/wr_ptr_reg[1]/CLR, u_uart_mmio/wr_ptr_reg[2]/CLR,
u_uart_mmio/wr_ptr_reg[3]/CLR, u_uart_tx/bit_idx_reg[0]/CLR,
u_uart_tx/bit_idx_reg[1]/CLR, u_uart_tx/bit_idx_reg[2]/CLR,
u_uart_tx/bit_idx_reg[3]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_uart_tx/bus_wen_d_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_uart_tx/cnt_reg[5]/CLR, u_uart_tx/cnt_reg[6]/CLR,
u_uart_tx/cnt_reg[7]/CLR, u_uart_tx/cnt_reg[8]/CLR,
u_uart_tx/shifter_reg[0]/CLR, u_uart_tx/shifter_reg[1]/CLR,
u_uart_tx/shifter_reg[2]/CLR, u_uart_tx/shifter_reg[3]/CLR,
u_uart_tx/shifter_reg[4]/CLR, u_uart_tx/shifter_reg[5]/CLR,
u_uart_tx/shifter_reg[6]/CLR, u_uart_tx/shifter_reg[7]/CLR,
u_uart_tx/shifter_reg[8]/CLR, u_uart_tx/state_reg/CLR,
u_uart_tx/tx_pin_reg/PRE (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


