{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514431211360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514431211361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 11:20:11 2017 " "Processing started: Thu Dec 28 11:20:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514431211361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514431211361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chronograph -c chronograph " "Command: quartus_map --read_settings_files=on --write_settings_files=off chronograph -c chronograph" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514431211361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514431211763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel23.v 1 1 " "Found 1 design units, including 1 entities, in source file sel23.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL23 " "Found entity 1: SEL23" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211818 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shifting_register.v(10) " "Verilog HDL information at shifting_register.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/shifting_register.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514431211822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel9.v 1 1 " "Found 1 design units, including 1 entities, in source file sel9.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL9 " "Found entity 1: SEL9" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks8.v 1 1 " "Found 1 design units, including 1 entities, in source file ks8.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS8 " "Found entity 1: KS8" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_shake " "Found entity 1: keyboard_shake" {  } { { "keyboard_shake.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/keyboard_shake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211838 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "register24 register24.v(1) " "Verilog Module Declaration warning at register24.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"register24\"" {  } { { "register24.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register24.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431211844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register24.v 1 1 " "Found 1 design units, including 1 entities, in source file register24.v" { { "Info" "ISGN_ENTITY_NAME" "1 register24 " "Found entity 1: register24" {  } { { "register24.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel8.v 1 1 " "Found 1 design units, including 1 entities, in source file sel8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL8 " "Found entity 1: SEL8" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "100counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 100counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 100Counter " "Found entity 1: 100Counter" {  } { { "100Counter.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/100Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "59counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 59counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 59Counter " "Found entity 1: 59Counter" {  } { { "59Counter.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/59Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_scanning.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_scanning.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning " "Found entity 1: dynamic_scanning" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/dynamic_scanning.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronograph.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chronograph.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chronograph " "Found entity 1: chronograph" {  } { { "chronograph.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514431211895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514431211895 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL23.v(6) " "Verilog HDL Port Declaration warning at SEL23.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514431211896 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL23.v(5) " "HDL info at SEL23.v(5): see declaration for object \"out\"" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431211896 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL9.v(6) " "Verilog HDL Port Declaration warning at SEL9.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL9.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514431211896 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL9.v(5) " "HDL info at SEL9.v(5): see declaration for object \"out\"" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL9.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431211896 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(5) " "Verilog HDL Instantiation warning at KS8.v(5): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(6) " "Verilog HDL Instantiation warning at KS8.v(6): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(7) " "Verilog HDL Instantiation warning at KS8.v(7): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(8) " "Verilog HDL Instantiation warning at KS8.v(8): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211898 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(9) " "Verilog HDL Instantiation warning at KS8.v(9): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211898 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(10) " "Verilog HDL Instantiation warning at KS8.v(10): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211898 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(11) " "Verilog HDL Instantiation warning at KS8.v(11): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211899 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(12) " "Verilog HDL Instantiation warning at KS8.v(12): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514431211899 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL8.v(6) " "Verilog HDL Port Declaration warning at SEL8.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL8.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514431211899 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL8.v(5) " "HDL info at SEL8.v(5): see declaration for object \"out\"" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL8.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431211900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chronograph " "Elaborating entity \"chronograph\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514431211950 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "chronograph.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 424 216 248 440 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514431211957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning dynamic_scanning:inst4 " "Elaborating entity \"dynamic_scanning\" for hierarchy \"dynamic_scanning:inst4\"" {  } { { "chronograph.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 168 352 512 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431211982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dynamic_scanning:inst4\|74138:inst2 " "Elaborating entity \"74138\" for hierarchy \"dynamic_scanning:inst4\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst4\|74138:inst2 " "Elaborated megafunction instantiation \"dynamic_scanning:inst4\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431212002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 dynamic_scanning:inst4\|74160:inst " "Elaborating entity \"74160\" for hierarchy \"dynamic_scanning:inst4\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst4\|74160:inst " "Elaborated megafunction instantiation \"dynamic_scanning:inst4\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431212020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst1\"" {  } { { "chronograph.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 400 248 432 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst7 " "Elaborating entity \"led\" for hierarchy \"led:inst7\"" {  } { { "chronograph.bdf" "inst7" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 384 1048 1224 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244b 74244b:inst32 " "Elaborating entity \"74244b\" for hierarchy \"74244b:inst32\"" {  } { { "chronograph.bdf" "inst32" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 184 1104 1240 280 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244b:inst32 " "Elaborated megafunction instantiation \"74244b:inst32\"" {  } { { "chronograph.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 184 1104 1240 280 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431212054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL8 SEL8:inst5 " "Elaborating entity \"SEL8\" for hierarchy \"SEL8:inst5\"" {  } { { "chronograph.bdf" "inst5" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 0 864 1032 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "100Counter 100Counter:inst15 " "Elaborating entity \"100Counter\" for hierarchy \"100Counter:inst15\"" {  } { { "chronograph.bdf" "inst15" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 464 480 576 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74162 100Counter:inst15\|74162:inst " "Elaborating entity \"74162\" for hierarchy \"100Counter:inst15\|74162:inst\"" {  } { { "100Counter.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/100Counter.bdf" { { 304 392 512 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "100Counter:inst15\|74162:inst " "Elaborated megafunction instantiation \"100Counter:inst15\|74162:inst\"" {  } { { "100Counter.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/100Counter.bdf" { { 304 392 512 488 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431212079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "59Counter 59Counter:inst13 " "Elaborating entity \"59Counter\" for hierarchy \"59Counter:inst13\"" {  } { { "chronograph.bdf" "inst13" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 464 648 744 560 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst\"" {  } { { "chronograph.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { { 608 632 728 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212098 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74138 inst21 " "Block or symbol \"74138\" of instance \"inst21\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { -56 1424 1544 104 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514431212103 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst17 " "Block or symbol \"register24\" of instance \"inst17\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 344 824 1000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514431212104 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst25 " "Block or symbol \"register24\" of instance \"inst25\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 648 824 1000 824 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514431212104 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst26 " "Block or symbol \"register24\" of instance \"inst26\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 192 1128 1304 368 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514431212104 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst28 " "Block or symbol \"register24\" of instance \"inst28\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 496 1128 1304 672 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514431212104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL23 register_bank:inst\|SEL23:inst38 " "Elaborating entity \"SEL23\" for hierarchy \"register_bank:inst\|SEL23:inst38\"" {  } { { "register_bank.bdf" "inst38" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 176 1416 1592 384 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register24 register_bank:inst\|register24:inst3 " "Elaborating entity \"register24\" for hierarchy \"register_bank:inst\|register24:inst3\"" {  } { { "register_bank.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 192 824 1000 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 register_bank:inst\|adder8:inst6 " "Elaborating entity \"adder8\" for hierarchy \"register_bank:inst\|adder8:inst6\"" {  } { { "register_bank.bdf" "inst6" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 472 1424 1576 680 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514431212155 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst7\|Decoder0\" " "Converted tri-state node feeding \"led:inst7\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/led.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1514431212573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst7\|Decoder0\" " "Converted tri-state node feeding \"led:inst7\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/led.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1514431212573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst7\|Decoder0\" " "Converted tri-state node feeding \"led:inst7\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/led.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1514431212573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"led:inst7\|Decoder0\" " "Converted tri-state node feeding \"led:inst7\|Decoder0\" into a selector" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/led.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1514431212573 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1514431212573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514431214493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/output_files/chronograph.map.smsg " "Generated suppressed messages file C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/output_files/chronograph.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514431215448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514431215678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514431215678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "904 " "Implemented 904 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514431216000 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514431216000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "876 " "Implemented 876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514431216000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514431216000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514431216104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 11:20:16 2017 " "Processing ended: Thu Dec 28 11:20:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514431216104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514431216104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514431216104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514431216104 ""}
