
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b058  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001dc  20000000  0000b058  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000021d8  200001dc  0000b234  000201dc  2**2
                  ALLOC
  3 .stack        00002004  200023b4  0000d40c  000201dc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
  6 .debug_info   000680e4  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008b06  00000000  00000000  00088374  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e94c  00000000  00000000  00090e7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cc8  00000000  00000000  0009f7c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000014c0  00000000  00000000  000a048e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002329b  00000000  00000000  000a194e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e7c9  00000000  00000000  000c4be9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008a601  00000000  00000000  000e33b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fa0  00000000  00000000  0016d9b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 43 00 20 31 2c 00 00 2d 2c 00 00 2d 2c 00 00     .C. 1,..-,..-,..
	...
      2c:	2d 2c 00 00 00 00 00 00 00 00 00 00 2d 2c 00 00     -,..........-,..
      3c:	2d 2c 00 00 2d 2c 00 00 2d 2c 00 00 2d 2c 00 00     -,..-,..-,..-,..
      4c:	2d 2c 00 00 71 0f 00 00 2d 2c 00 00 2d 2c 00 00     -,..q...-,..-,..
      5c:	2d 2c 00 00 2d 2c 00 00 5d 15 00 00 6d 15 00 00     -,..-,..]...m...
      6c:	7d 15 00 00 8d 15 00 00 9d 15 00 00 ad 15 00 00     }...............
      7c:	59 09 00 00 69 09 00 00 79 09 00 00 0d 29 00 00     Y...i...y....)..
      8c:	1d 29 00 00 2d 29 00 00 00 00 00 00 00 00 00 00     .)..-)..........
      9c:	2d 2c 00 00 2d 2c 00 00 00 00 00 00 2d 2c 00 00     -,..-,......-,..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001dc 	.word	0x200001dc
      d4:	00000000 	.word	0x00000000
      d8:	0000b058 	.word	0x0000b058

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001e0 	.word	0x200001e0
     108:	0000b058 	.word	0x0000b058
     10c:	0000b058 	.word	0x0000b058
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
* Created: 4/8/2017 6:38:36 PM
*  Author: credtiger96, Acka, Kyle  
*/
#include "Maze.h"
void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2303      	movs	r3, #3
     116:	22d9      	movs	r2, #217	; 0xd9
     118:	4902      	ldr	r1, [pc, #8]	; (124 <artist_init_maze+0x10>)
     11a:	548b      	strb	r3, [r1, r2]
	past_distance.direction = STOP;
     11c:	4a02      	ldr	r2, [pc, #8]	; (128 <artist_init_maze+0x14>)
     11e:	7013      	strb	r3, [r2, #0]
}
     120:	4770      	bx	lr
     122:	46c0      	nop			; (mov r8, r8)
     124:	200008c4 	.word	0x200008c4
     128:	20002210 	.word	0x20002210

0000012c <artist_do_maze>:
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
	else printf("%s\n", "BACK\0");
}
*/
void artist_do_maze (void) {
     12c:	b570      	push	{r4, r5, r6, lr}
	if(past_distance.direction == RIGHT || past_distance.direction == LEFT){
     12e:	4b57      	ldr	r3, [pc, #348]	; (28c <artist_do_maze+0x160>)
     130:	781b      	ldrb	r3, [r3, #0]
     132:	3b01      	subs	r3, #1
     134:	2b01      	cmp	r3, #1
     136:	d91e      	bls.n	176 <artist_do_maze+0x4a>
		artist_front.maze_status = STRAIGHT;
	}
	else if(artist_front.center_distance < MAZE_FRONT_WALL_EXIST_DETERMINATE){
     138:	23cc      	movs	r3, #204	; 0xcc
     13a:	4a55      	ldr	r2, [pc, #340]	; (290 <artist_do_maze+0x164>)
     13c:	58d4      	ldr	r4, [r2, r3]
     13e:	4955      	ldr	r1, [pc, #340]	; (294 <artist_do_maze+0x168>)
     140:	1c20      	adds	r0, r4, #0
     142:	4b55      	ldr	r3, [pc, #340]	; (298 <artist_do_maze+0x16c>)
     144:	4798      	blx	r3
     146:	2800      	cmp	r0, #0
     148:	d02e      	beq.n	1a8 <artist_do_maze+0x7c>
		artist_front.maze_status = LEFT;
     14a:	2101      	movs	r1, #1
     14c:	23d9      	movs	r3, #217	; 0xd9
     14e:	4a50      	ldr	r2, [pc, #320]	; (290 <artist_do_maze+0x164>)
     150:	54d1      	strb	r1, [r2, r3]
	}
	else{
		artist_front.maze_status = STRAIGHT;
	}
	
	past_distance.direction = artist_front.maze_status;
     152:	4b4e      	ldr	r3, [pc, #312]	; (28c <artist_do_maze+0x160>)
     154:	484e      	ldr	r0, [pc, #312]	; (290 <artist_do_maze+0x164>)
     156:	22d9      	movs	r2, #217	; 0xd9
     158:	5c82      	ldrb	r2, [r0, r2]
     15a:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     15c:	22d0      	movs	r2, #208	; 0xd0
     15e:	5882      	ldr	r2, [r0, r2]
     160:	605a      	str	r2, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     162:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     164:	22d4      	movs	r2, #212	; 0xd4
     166:	5882      	ldr	r2, [r0, r2]
     168:	60da      	str	r2, [r3, #12]
	switch (artist_front.maze_status){
		case STRAIGHT :
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
		case LEFT :
		usart_write_buffer_job(&(artist_front.usart_instance), "ma\0\0\0", MAX_RX_BUFFER_LENGTH);
     16a:	3078      	adds	r0, #120	; 0x78
     16c:	2205      	movs	r2, #5
     16e:	494b      	ldr	r1, [pc, #300]	; (29c <artist_do_maze+0x170>)
     170:	4b4b      	ldr	r3, [pc, #300]	; (2a0 <artist_do_maze+0x174>)
     172:	4798      	blx	r3
		break;
     174:	e017      	b.n	1a6 <artist_do_maze+0x7a>
		artist_front.maze_status = STRAIGHT;
     176:	2100      	movs	r1, #0
     178:	23d9      	movs	r3, #217	; 0xd9
     17a:	4a45      	ldr	r2, [pc, #276]	; (290 <artist_do_maze+0x164>)
     17c:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     17e:	4b43      	ldr	r3, [pc, #268]	; (28c <artist_do_maze+0x160>)
     180:	4843      	ldr	r0, [pc, #268]	; (290 <artist_do_maze+0x164>)
     182:	22d9      	movs	r2, #217	; 0xd9
     184:	5c82      	ldrb	r2, [r0, r2]
     186:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     188:	22d0      	movs	r2, #208	; 0xd0
     18a:	5882      	ldr	r2, [r0, r2]
     18c:	605a      	str	r2, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     18e:	22cc      	movs	r2, #204	; 0xcc
     190:	5882      	ldr	r2, [r0, r2]
     192:	609a      	str	r2, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     194:	22d4      	movs	r2, #212	; 0xd4
     196:	5882      	ldr	r2, [r0, r2]
     198:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     19a:	3078      	adds	r0, #120	; 0x78
     19c:	2205      	movs	r2, #5
     19e:	493f      	ldr	r1, [pc, #252]	; (29c <artist_do_maze+0x170>)
     1a0:	3110      	adds	r1, #16
     1a2:	4b3f      	ldr	r3, [pc, #252]	; (2a0 <artist_do_maze+0x174>)
     1a4:	4798      	blx	r3
		break;
		case STOP :
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
	}
}
     1a6:	bd70      	pop	{r4, r5, r6, pc}
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND
     1a8:	23d0      	movs	r3, #208	; 0xd0
     1aa:	4a39      	ldr	r2, [pc, #228]	; (290 <artist_do_maze+0x164>)
     1ac:	58d5      	ldr	r5, [r2, r3]
     1ae:	493d      	ldr	r1, [pc, #244]	; (2a4 <artist_do_maze+0x178>)
     1b0:	1c28      	adds	r0, r5, #0
     1b2:	4b39      	ldr	r3, [pc, #228]	; (298 <artist_do_maze+0x16c>)
     1b4:	4798      	blx	r3
     1b6:	2800      	cmp	r0, #0
     1b8:	d00c      	beq.n	1d4 <artist_do_maze+0xa8>
		&& artist_front.right_distance < MAZE_RIGHT_DISTANCE_UPPERBOUND){
     1ba:	493b      	ldr	r1, [pc, #236]	; (2a8 <artist_do_maze+0x17c>)
     1bc:	23d4      	movs	r3, #212	; 0xd4
     1be:	4a34      	ldr	r2, [pc, #208]	; (290 <artist_do_maze+0x164>)
     1c0:	58d0      	ldr	r0, [r2, r3]
     1c2:	4b35      	ldr	r3, [pc, #212]	; (298 <artist_do_maze+0x16c>)
     1c4:	4798      	blx	r3
     1c6:	2800      	cmp	r0, #0
     1c8:	d03b      	beq.n	242 <artist_do_maze+0x116>
		artist_front.maze_status = STRAIGHT;		
     1ca:	2100      	movs	r1, #0
     1cc:	23d9      	movs	r3, #217	; 0xd9
     1ce:	4a30      	ldr	r2, [pc, #192]	; (290 <artist_do_maze+0x164>)
     1d0:	54d1      	strb	r1, [r2, r3]
     1d2:	e7d4      	b.n	17e <artist_do_maze+0x52>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND 
     1d4:	4935      	ldr	r1, [pc, #212]	; (2ac <artist_do_maze+0x180>)
     1d6:	1c28      	adds	r0, r5, #0
     1d8:	4b35      	ldr	r3, [pc, #212]	; (2b0 <artist_do_maze+0x184>)
     1da:	4798      	blx	r3
     1dc:	2800      	cmp	r0, #0
     1de:	d00c      	beq.n	1fa <artist_do_maze+0xce>
		&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     1e0:	4932      	ldr	r1, [pc, #200]	; (2ac <artist_do_maze+0x180>)
     1e2:	23d4      	movs	r3, #212	; 0xd4
     1e4:	4a2a      	ldr	r2, [pc, #168]	; (290 <artist_do_maze+0x164>)
     1e6:	58d0      	ldr	r0, [r2, r3]
     1e8:	4b31      	ldr	r3, [pc, #196]	; (2b0 <artist_do_maze+0x184>)
     1ea:	4798      	blx	r3
     1ec:	2800      	cmp	r0, #0
     1ee:	d004      	beq.n	1fa <artist_do_maze+0xce>
		artist_front.maze_status = STRAIGHT;
     1f0:	2100      	movs	r1, #0
     1f2:	23d9      	movs	r3, #217	; 0xd9
     1f4:	4a26      	ldr	r2, [pc, #152]	; (290 <artist_do_maze+0x164>)
     1f6:	54d1      	strb	r1, [r2, r3]
     1f8:	e7c1      	b.n	17e <artist_do_maze+0x52>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND){
     1fa:	492a      	ldr	r1, [pc, #168]	; (2a4 <artist_do_maze+0x178>)
     1fc:	1c28      	adds	r0, r5, #0
     1fe:	4b26      	ldr	r3, [pc, #152]	; (298 <artist_do_maze+0x16c>)
     200:	4798      	blx	r3
     202:	2800      	cmp	r0, #0
     204:	d123      	bne.n	24e <artist_do_maze+0x122>
	else if(artist_front.right_distance > MAZE_RIGHT_DISTANCE_UPPERBOUND){
     206:	23d4      	movs	r3, #212	; 0xd4
     208:	4a21      	ldr	r2, [pc, #132]	; (290 <artist_do_maze+0x164>)
     20a:	58d6      	ldr	r6, [r2, r3]
     20c:	4926      	ldr	r1, [pc, #152]	; (2a8 <artist_do_maze+0x17c>)
     20e:	1c30      	adds	r0, r6, #0
     210:	4b27      	ldr	r3, [pc, #156]	; (2b0 <artist_do_maze+0x184>)
     212:	4798      	blx	r3
     214:	2800      	cmp	r0, #0
     216:	d004      	beq.n	222 <artist_do_maze+0xf6>
		artist_front.maze_status = RIGHT;
     218:	2102      	movs	r1, #2
     21a:	23d9      	movs	r3, #217	; 0xd9
     21c:	4a1c      	ldr	r2, [pc, #112]	; (290 <artist_do_maze+0x164>)
     21e:	54d1      	strb	r1, [r2, r3]
     220:	e019      	b.n	256 <artist_do_maze+0x12a>
	else if(artist_front.right_distance < MAZE_RIGHT_DISTANCE_LOWERBOUND){
     222:	4924      	ldr	r1, [pc, #144]	; (2b4 <artist_do_maze+0x188>)
     224:	1c30      	adds	r0, r6, #0
     226:	4b1c      	ldr	r3, [pc, #112]	; (298 <artist_do_maze+0x16c>)
     228:	4798      	blx	r3
     22a:	2800      	cmp	r0, #0
     22c:	d004      	beq.n	238 <artist_do_maze+0x10c>
		artist_front.maze_status = LEFT;
     22e:	2101      	movs	r1, #1
     230:	23d9      	movs	r3, #217	; 0xd9
     232:	4a17      	ldr	r2, [pc, #92]	; (290 <artist_do_maze+0x164>)
     234:	54d1      	strb	r1, [r2, r3]
     236:	e78c      	b.n	152 <artist_do_maze+0x26>
		artist_front.maze_status = STRAIGHT;
     238:	2100      	movs	r1, #0
     23a:	23d9      	movs	r3, #217	; 0xd9
     23c:	4a14      	ldr	r2, [pc, #80]	; (290 <artist_do_maze+0x164>)
     23e:	54d1      	strb	r1, [r2, r3]
     240:	e79d      	b.n	17e <artist_do_maze+0x52>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND 
     242:	491a      	ldr	r1, [pc, #104]	; (2ac <artist_do_maze+0x180>)
     244:	1c28      	adds	r0, r5, #0
     246:	4b1a      	ldr	r3, [pc, #104]	; (2b0 <artist_do_maze+0x184>)
     248:	4798      	blx	r3
     24a:	2800      	cmp	r0, #0
     24c:	d114      	bne.n	278 <artist_do_maze+0x14c>
		artist_front.maze_status = RIGHT;
     24e:	2102      	movs	r1, #2
     250:	23d9      	movs	r3, #217	; 0xd9
     252:	4a0f      	ldr	r2, [pc, #60]	; (290 <artist_do_maze+0x164>)
     254:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     256:	4b0d      	ldr	r3, [pc, #52]	; (28c <artist_do_maze+0x160>)
     258:	480d      	ldr	r0, [pc, #52]	; (290 <artist_do_maze+0x164>)
     25a:	22d9      	movs	r2, #217	; 0xd9
     25c:	5c82      	ldrb	r2, [r0, r2]
     25e:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     260:	605d      	str	r5, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     262:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     264:	22d4      	movs	r2, #212	; 0xd4
     266:	5882      	ldr	r2, [r0, r2]
     268:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "md\0\0\0", MAX_RX_BUFFER_LENGTH);
     26a:	3078      	adds	r0, #120	; 0x78
     26c:	2205      	movs	r2, #5
     26e:	490b      	ldr	r1, [pc, #44]	; (29c <artist_do_maze+0x170>)
     270:	3108      	adds	r1, #8
     272:	4b0b      	ldr	r3, [pc, #44]	; (2a0 <artist_do_maze+0x174>)
     274:	4798      	blx	r3
		break;
     276:	e796      	b.n	1a6 <artist_do_maze+0x7a>
		&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     278:	490c      	ldr	r1, [pc, #48]	; (2ac <artist_do_maze+0x180>)
     27a:	23d4      	movs	r3, #212	; 0xd4
     27c:	4a04      	ldr	r2, [pc, #16]	; (290 <artist_do_maze+0x164>)
     27e:	58d0      	ldr	r0, [r2, r3]
     280:	4b0b      	ldr	r3, [pc, #44]	; (2b0 <artist_do_maze+0x184>)
     282:	4798      	blx	r3
     284:	2800      	cmp	r0, #0
     286:	d1b3      	bne.n	1f0 <artist_do_maze+0xc4>
     288:	e7e1      	b.n	24e <artist_do_maze+0x122>
     28a:	46c0      	nop			; (mov r8, r8)
     28c:	20002210 	.word	0x20002210
     290:	200008c4 	.word	0x200008c4
     294:	41280000 	.word	0x41280000
     298:	000082c5 	.word	0x000082c5
     29c:	0000aa90 	.word	0x0000aa90
     2a0:	00001df5 	.word	0x00001df5
     2a4:	40e00000 	.word	0x40e00000
     2a8:	40d00000 	.word	0x40d00000
     2ac:	41a00000 	.word	0x41a00000
     2b0:	000082ed 	.word	0x000082ed
     2b4:	40200000 	.word	0x40200000

000002b8 <sendDonePKT>:
	}
	return true;
}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     2b8:	2200      	movs	r2, #0
     2ba:	4b01      	ldr	r3, [pc, #4]	; (2c0 <sendDonePKT+0x8>)
     2bc:	701a      	strb	r2, [r3, #0]
}
     2be:	4770      	bx	lr
     2c0:	200001f8 	.word	0x200001f8

000002c4 <sendLNOK>:

void sendLNOK(void) {
     2c4:	b510      	push	{r4, lr}
	if(sendBusy)
     2c6:	4b0b      	ldr	r3, [pc, #44]	; (2f4 <sendLNOK+0x30>)
     2c8:	781b      	ldrb	r3, [r3, #0]
     2ca:	2b00      	cmp	r3, #0
     2cc:	d000      	beq.n	2d0 <sendLNOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     2ce:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     2d0:	4809      	ldr	r0, [pc, #36]	; (2f8 <sendLNOK+0x34>)
     2d2:	330a      	adds	r3, #10
     2d4:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     2d6:	2401      	movs	r4, #1
     2d8:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     2da:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     2dc:	4b07      	ldr	r3, [pc, #28]	; (2fc <sendLNOK+0x38>)
     2de:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     2e0:	2305      	movs	r3, #5
     2e2:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     2e4:	4b06      	ldr	r3, [pc, #24]	; (300 <sendLNOK+0x3c>)
     2e6:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     2e8:	4b06      	ldr	r3, [pc, #24]	; (304 <sendLNOK+0x40>)
     2ea:	4798      	blx	r3
	sendBusy = true;
     2ec:	4b01      	ldr	r3, [pc, #4]	; (2f4 <sendLNOK+0x30>)
     2ee:	701c      	strb	r4, [r3, #0]
     2f0:	e7ed      	b.n	2ce <sendLNOK+0xa>
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	200001f8 	.word	0x200001f8
     2f8:	200009a0 	.word	0x200009a0
     2fc:	20002208 	.word	0x20002208
     300:	000002b9 	.word	0x000002b9
     304:	00002edd 	.word	0x00002edd

00000308 <sendNACK>:
void sendNACK(void) {
     308:	b510      	push	{r4, lr}
	if(sendBusy)
     30a:	4b0b      	ldr	r3, [pc, #44]	; (338 <sendNACK+0x30>)
     30c:	781b      	ldrb	r3, [r3, #0]
     30e:	2b00      	cmp	r3, #0
     310:	d000      	beq.n	314 <sendNACK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     312:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     314:	4809      	ldr	r0, [pc, #36]	; (33c <sendNACK+0x34>)
     316:	330a      	adds	r3, #10
     318:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     31a:	2401      	movs	r4, #1
     31c:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     31e:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     320:	4b07      	ldr	r3, [pc, #28]	; (340 <sendNACK+0x38>)
     322:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     324:	2305      	movs	r3, #5
     326:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     328:	4b06      	ldr	r3, [pc, #24]	; (344 <sendNACK+0x3c>)
     32a:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     32c:	4b06      	ldr	r3, [pc, #24]	; (348 <sendNACK+0x40>)
     32e:	4798      	blx	r3
	sendBusy = true;
     330:	4b01      	ldr	r3, [pc, #4]	; (338 <sendNACK+0x30>)
     332:	701c      	strb	r4, [r3, #0]
     334:	e7ed      	b.n	312 <sendNACK+0xa>
     336:	46c0      	nop			; (mov r8, r8)
     338:	200001f8 	.word	0x200001f8
     33c:	200009a0 	.word	0x200009a0
     340:	20002224 	.word	0x20002224
     344:	000002b9 	.word	0x000002b9
     348:	00002edd 	.word	0x00002edd

0000034c <sendMDOK>:
void sendMDOK(void) {
     34c:	b510      	push	{r4, lr}
	if(sendBusy)
     34e:	4b0b      	ldr	r3, [pc, #44]	; (37c <sendMDOK+0x30>)
     350:	781b      	ldrb	r3, [r3, #0]
     352:	2b00      	cmp	r3, #0
     354:	d000      	beq.n	358 <sendMDOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     356:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     358:	4809      	ldr	r0, [pc, #36]	; (380 <sendMDOK+0x34>)
     35a:	330a      	adds	r3, #10
     35c:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     35e:	2401      	movs	r4, #1
     360:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     362:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     364:	4b07      	ldr	r3, [pc, #28]	; (384 <sendMDOK+0x38>)
     366:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     368:	2305      	movs	r3, #5
     36a:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     36c:	4b06      	ldr	r3, [pc, #24]	; (388 <sendMDOK+0x3c>)
     36e:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     370:	4b06      	ldr	r3, [pc, #24]	; (38c <sendMDOK+0x40>)
     372:	4798      	blx	r3
	sendBusy = true;
     374:	4b01      	ldr	r3, [pc, #4]	; (37c <sendMDOK+0x30>)
     376:	701c      	strb	r4, [r3, #0]
     378:	e7ed      	b.n	356 <sendMDOK+0xa>
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	200001f8 	.word	0x200001f8
     380:	200009a0 	.word	0x200009a0
     384:	200009c0 	.word	0x200009c0
     388:	000002b9 	.word	0x000002b9
     38c:	00002edd 	.word	0x00002edd

00000390 <artist_radio_configure>:
void artist_radio_configure() {
     390:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     392:	4c0c      	ldr	r4, [pc, #48]	; (3c4 <artist_radio_configure+0x34>)
     394:	2205      	movs	r2, #5
     396:	0021      	movs	r1, r4
     398:	480b      	ldr	r0, [pc, #44]	; (3c8 <artist_radio_configure+0x38>)
     39a:	4d0c      	ldr	r5, [pc, #48]	; (3cc <artist_radio_configure+0x3c>)
     39c:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     39e:	0021      	movs	r1, r4
     3a0:	3108      	adds	r1, #8
     3a2:	2205      	movs	r2, #5
     3a4:	480a      	ldr	r0, [pc, #40]	; (3d0 <artist_radio_configure+0x40>)
     3a6:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     3a8:	0021      	movs	r1, r4
     3aa:	3110      	adds	r1, #16
     3ac:	2205      	movs	r2, #5
     3ae:	4809      	ldr	r0, [pc, #36]	; (3d4 <artist_radio_configure+0x44>)
     3b0:	47a8      	blx	r5
	receivedLine = 0;
     3b2:	2300      	movs	r3, #0
     3b4:	4a08      	ldr	r2, [pc, #32]	; (3d8 <artist_radio_configure+0x48>)
     3b6:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     3b8:	4a08      	ldr	r2, [pc, #32]	; (3dc <artist_radio_configure+0x4c>)
     3ba:	7013      	strb	r3, [r2, #0]
	my_state = RECVMODE;
     3bc:	4a08      	ldr	r2, [pc, #32]	; (3e0 <artist_radio_configure+0x50>)
     3be:	7013      	strb	r3, [r2, #0]
}
     3c0:	bd70      	pop	{r4, r5, r6, pc}
     3c2:	46c0      	nop			; (mov r8, r8)
     3c4:	0000aac4 	.word	0x0000aac4
     3c8:	20002224 	.word	0x20002224
     3cc:	0000545d 	.word	0x0000545d
     3d0:	20002208 	.word	0x20002208
     3d4:	200009c0 	.word	0x200009c0
     3d8:	20002220 	.word	0x20002220
     3dc:	200001f8 	.word	0x200001f8
     3e0:	20002206 	.word	0x20002206

000003e4 <handle_recvMode>:
void handle_recvMode(NWK_DataInd_t *ind) {
     3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     3e6:	6883      	ldr	r3, [r0, #8]
     3e8:	781a      	ldrb	r2, [r3, #0]
     3ea:	2a01      	cmp	r2, #1
     3ec:	d000      	beq.n	3f0 <handle_recvMode+0xc>
}
     3ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     3f0:	785a      	ldrb	r2, [r3, #1]
     3f2:	2a02      	cmp	r2, #2
     3f4:	d1fb      	bne.n	3ee <handle_recvMode+0xa>
		switch(ind->data[4]) { 
     3f6:	791a      	ldrb	r2, [r3, #4]
     3f8:	2a04      	cmp	r2, #4
     3fa:	d840      	bhi.n	47e <handle_recvMode+0x9a>
     3fc:	0093      	lsls	r3, r2, #2
     3fe:	4a2b      	ldr	r2, [pc, #172]	; (4ac <handle_recvMode+0xc8>)
     400:	58d3      	ldr	r3, [r2, r3]
     402:	469f      	mov	pc, r3
				printf("STOP (WAIT)");
     404:	482a      	ldr	r0, [pc, #168]	; (4b0 <handle_recvMode+0xcc>)
     406:	4b2b      	ldr	r3, [pc, #172]	; (4b4 <handle_recvMode+0xd0>)
     408:	4798      	blx	r3
				artist_front.state = WAIT;  
     40a:	2100      	movs	r1, #0
     40c:	23d8      	movs	r3, #216	; 0xd8
     40e:	4a2a      	ldr	r2, [pc, #168]	; (4b8 <handle_recvMode+0xd4>)
     410:	54d1      	strb	r1, [r2, r3]
     412:	2432      	movs	r4, #50	; 0x32
								usart_write_buffer_job(
     414:	4d29      	ldr	r5, [pc, #164]	; (4bc <handle_recvMode+0xd8>)
     416:	3518      	adds	r5, #24
     418:	4f29      	ldr	r7, [pc, #164]	; (4c0 <handle_recvMode+0xdc>)
     41a:	4e2a      	ldr	r6, [pc, #168]	; (4c4 <handle_recvMode+0xe0>)
     41c:	2205      	movs	r2, #5
     41e:	0029      	movs	r1, r5
     420:	0038      	movs	r0, r7
     422:	47b0      	blx	r6
     424:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++)
     426:	2c00      	cmp	r4, #0
     428:	d1f8      	bne.n	41c <handle_recvMode+0x38>
				SYS_TimerStart(&sendM);
     42a:	4827      	ldr	r0, [pc, #156]	; (4c8 <handle_recvMode+0xe4>)
     42c:	4b27      	ldr	r3, [pc, #156]	; (4cc <handle_recvMode+0xe8>)
     42e:	4798      	blx	r3
				break;
     430:	e7dd      	b.n	3ee <handle_recvMode+0xa>
				printf("1\n"); 
     432:	4827      	ldr	r0, [pc, #156]	; (4d0 <handle_recvMode+0xec>)
     434:	4b27      	ldr	r3, [pc, #156]	; (4d4 <handle_recvMode+0xf0>)
     436:	4798      	blx	r3
				break;
     438:	e7d9      	b.n	3ee <handle_recvMode+0xa>
				my_state = RECVFRAME;
     43a:	2201      	movs	r2, #1
     43c:	4b26      	ldr	r3, [pc, #152]	; (4d8 <handle_recvMode+0xf4>)
     43e:	701a      	strb	r2, [r3, #0]
				artist_front.state = WAIT;
     440:	2100      	movs	r1, #0
     442:	23d8      	movs	r3, #216	; 0xd8
     444:	4a1c      	ldr	r2, [pc, #112]	; (4b8 <handle_recvMode+0xd4>)
     446:	54d1      	strb	r1, [r2, r3]
     448:	240a      	movs	r4, #10
				usart_write_buffer_job(
     44a:	4d1c      	ldr	r5, [pc, #112]	; (4bc <handle_recvMode+0xd8>)
     44c:	3518      	adds	r5, #24
     44e:	4f1c      	ldr	r7, [pc, #112]	; (4c0 <handle_recvMode+0xdc>)
     450:	4e1c      	ldr	r6, [pc, #112]	; (4c4 <handle_recvMode+0xe0>)
     452:	2205      	movs	r2, #5
     454:	0029      	movs	r1, r5
     456:	0038      	movs	r0, r7
     458:	47b0      	blx	r6
     45a:	3c01      	subs	r4, #1
				for (int i =0 ; i < 10; i ++)
     45c:	2c00      	cmp	r4, #0
     45e:	d1f8      	bne.n	452 <handle_recvMode+0x6e>
				SYS_TimerStart(&sendM);
     460:	4819      	ldr	r0, [pc, #100]	; (4c8 <handle_recvMode+0xe4>)
     462:	4b1a      	ldr	r3, [pc, #104]	; (4cc <handle_recvMode+0xe8>)
     464:	4798      	blx	r3
				break;
     466:	e7c2      	b.n	3ee <handle_recvMode+0xa>
				printf("MAZE MODE\n");
     468:	481c      	ldr	r0, [pc, #112]	; (4dc <handle_recvMode+0xf8>)
     46a:	4b1a      	ldr	r3, [pc, #104]	; (4d4 <handle_recvMode+0xf0>)
     46c:	4798      	blx	r3
				artist_front.state = DOING_MAZE; 
     46e:	2101      	movs	r1, #1
     470:	23d8      	movs	r3, #216	; 0xd8
     472:	4a11      	ldr	r2, [pc, #68]	; (4b8 <handle_recvMode+0xd4>)
     474:	54d1      	strb	r1, [r2, r3]
				SYS_TimerStart(&sendM);
     476:	4814      	ldr	r0, [pc, #80]	; (4c8 <handle_recvMode+0xe4>)
     478:	4b14      	ldr	r3, [pc, #80]	; (4cc <handle_recvMode+0xe8>)
     47a:	4798      	blx	r3
				break;	
     47c:	e7b7      	b.n	3ee <handle_recvMode+0xa>
				printf("unknowm message (WAIT)");
     47e:	4818      	ldr	r0, [pc, #96]	; (4e0 <handle_recvMode+0xfc>)
     480:	4b0c      	ldr	r3, [pc, #48]	; (4b4 <handle_recvMode+0xd0>)
     482:	4798      	blx	r3
				artist_front.state = WAIT;
     484:	2100      	movs	r1, #0
     486:	23d8      	movs	r3, #216	; 0xd8
     488:	4a0b      	ldr	r2, [pc, #44]	; (4b8 <handle_recvMode+0xd4>)
     48a:	54d1      	strb	r1, [r2, r3]
     48c:	2432      	movs	r4, #50	; 0x32
				usart_write_buffer_job(
     48e:	4d0b      	ldr	r5, [pc, #44]	; (4bc <handle_recvMode+0xd8>)
     490:	3518      	adds	r5, #24
     492:	4f0b      	ldr	r7, [pc, #44]	; (4c0 <handle_recvMode+0xdc>)
     494:	4e0b      	ldr	r6, [pc, #44]	; (4c4 <handle_recvMode+0xe0>)
     496:	2205      	movs	r2, #5
     498:	0029      	movs	r1, r5
     49a:	0038      	movs	r0, r7
     49c:	47b0      	blx	r6
     49e:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++)
     4a0:	2c00      	cmp	r4, #0
     4a2:	d1f8      	bne.n	496 <handle_recvMode+0xb2>
				printf("undefined message\n");
     4a4:	480f      	ldr	r0, [pc, #60]	; (4e4 <handle_recvMode+0x100>)
     4a6:	4b0b      	ldr	r3, [pc, #44]	; (4d4 <handle_recvMode+0xf0>)
     4a8:	4798      	blx	r3
}
     4aa:	e7a0      	b.n	3ee <handle_recvMode+0xa>
     4ac:	0000aab0 	.word	0x0000aab0
     4b0:	0000aaf0 	.word	0x0000aaf0
     4b4:	00005d61 	.word	0x00005d61
     4b8:	200008c4 	.word	0x200008c4
     4bc:	0000aac4 	.word	0x0000aac4
     4c0:	2000093c 	.word	0x2000093c
     4c4:	00001df5 	.word	0x00001df5
     4c8:	20000210 	.word	0x20000210
     4cc:	0000438d 	.word	0x0000438d
     4d0:	0000aafc 	.word	0x0000aafc
     4d4:	00005e7d 	.word	0x00005e7d
     4d8:	20002206 	.word	0x20002206
     4dc:	0000ab00 	.word	0x0000ab00
     4e0:	0000ab0c 	.word	0x0000ab0c
     4e4:	0000ab24 	.word	0x0000ab24

000004e8 <handle_recvFrame>:
void handle_recvFrame(NWK_DataInd_t *ind) {
     4e8:	b510      	push	{r4, lr}
	image_frame.height = ind->data[0];
     4ea:	6883      	ldr	r3, [r0, #8]
     4ec:	7819      	ldrb	r1, [r3, #0]
     4ee:	4c0c      	ldr	r4, [pc, #48]	; (520 <handle_recvFrame+0x38>)
     4f0:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];	
     4f2:	785a      	ldrb	r2, [r3, #1]
     4f4:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     4f6:	480b      	ldr	r0, [pc, #44]	; (524 <handle_recvFrame+0x3c>)
     4f8:	4b0b      	ldr	r3, [pc, #44]	; (528 <handle_recvFrame+0x40>)
     4fa:	4798      	blx	r3
	if(image_frame.height == 30 || image_frame.width == 30) {
     4fc:	7823      	ldrb	r3, [r4, #0]
     4fe:	2b1e      	cmp	r3, #30
     500:	d007      	beq.n	512 <handle_recvFrame+0x2a>
     502:	4b07      	ldr	r3, [pc, #28]	; (520 <handle_recvFrame+0x38>)
     504:	785b      	ldrb	r3, [r3, #1]
     506:	2b1e      	cmp	r3, #30
     508:	d003      	beq.n	512 <handle_recvFrame+0x2a>
	receivedLine = 0;
     50a:	2200      	movs	r2, #0
     50c:	4b07      	ldr	r3, [pc, #28]	; (52c <handle_recvFrame+0x44>)
     50e:	601a      	str	r2, [r3, #0]
}
     510:	bd10      	pop	{r4, pc}
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     512:	4807      	ldr	r0, [pc, #28]	; (530 <handle_recvFrame+0x48>)
     514:	4b07      	ldr	r3, [pc, #28]	; (534 <handle_recvFrame+0x4c>)
     516:	4798      	blx	r3
     518:	2202      	movs	r2, #2
     51a:	4b07      	ldr	r3, [pc, #28]	; (538 <handle_recvFrame+0x50>)
     51c:	701a      	strb	r2, [r3, #0]
     51e:	e7f4      	b.n	50a <handle_recvFrame+0x22>
     520:	200008c0 	.word	0x200008c0
     524:	0000aae4 	.word	0x0000aae4
     528:	00005d61 	.word	0x00005d61
     52c:	20002220 	.word	0x20002220
     530:	200001fc 	.word	0x200001fc
     534:	0000438d 	.word	0x0000438d
     538:	20002206 	.word	0x20002206

0000053c <handle_recvLine>:
void handle_recvLine(NWK_DataInd_t *ind) {
     53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     53e:	46ce      	mov	lr, r9
     540:	4647      	mov	r7, r8
     542:	b580      	push	{r7, lr}
	int packet_num = ind->data[0];
     544:	6883      	ldr	r3, [r0, #8]
     546:	781c      	ldrb	r4, [r3, #0]
     548:	0161      	lsls	r1, r4, #5
     54a:	1b09      	subs	r1, r1, r4
     54c:	4b22      	ldr	r3, [pc, #136]	; (5d8 <handle_recvLine+0x9c>)
     54e:	18c9      	adds	r1, r1, r3
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     550:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     552:	6882      	ldr	r2, [r0, #8]
     554:	5cd2      	ldrb	r2, [r2, r3]
     556:	54ca      	strb	r2, [r1, r3]
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     558:	3301      	adds	r3, #1
     55a:	2b1f      	cmp	r3, #31
     55c:	d1f9      	bne.n	552 <handle_recvLine+0x16>
	if(packet_num == receivedLine) {
     55e:	4b1f      	ldr	r3, [pc, #124]	; (5dc <handle_recvLine+0xa0>)
     560:	681b      	ldr	r3, [r3, #0]
     562:	429c      	cmp	r4, r3
     564:	d00c      	beq.n	580 <handle_recvLine+0x44>
	else if(packet_num == receivedLine - 1) {
     566:	3b01      	subs	r3, #1
     568:	429c      	cmp	r4, r3
     56a:	d011      	beq.n	590 <handle_recvLine+0x54>
	if(receivedLine == image_frame.height) {
     56c:	4b1c      	ldr	r3, [pc, #112]	; (5e0 <handle_recvLine+0xa4>)
     56e:	781b      	ldrb	r3, [r3, #0]
     570:	4a1a      	ldr	r2, [pc, #104]	; (5dc <handle_recvLine+0xa0>)
     572:	6812      	ldr	r2, [r2, #0]
     574:	4293      	cmp	r3, r2
     576:	d00f      	beq.n	598 <handle_recvLine+0x5c>
}
     578:	bc0c      	pop	{r2, r3}
     57a:	4690      	mov	r8, r2
     57c:	4699      	mov	r9, r3
     57e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStart(&sendL);
     580:	4818      	ldr	r0, [pc, #96]	; (5e4 <handle_recvLine+0xa8>)
     582:	4b19      	ldr	r3, [pc, #100]	; (5e8 <handle_recvLine+0xac>)
     584:	4798      	blx	r3
		receivedLine++;
     586:	4a15      	ldr	r2, [pc, #84]	; (5dc <handle_recvLine+0xa0>)
     588:	6813      	ldr	r3, [r2, #0]
     58a:	3301      	adds	r3, #1
     58c:	6013      	str	r3, [r2, #0]
     58e:	e7ed      	b.n	56c <handle_recvLine+0x30>
		SYS_TimerStart(&sendN);
     590:	4816      	ldr	r0, [pc, #88]	; (5ec <handle_recvLine+0xb0>)
     592:	4b15      	ldr	r3, [pc, #84]	; (5e8 <handle_recvLine+0xac>)
     594:	4798      	blx	r3
     596:	e7e9      	b.n	56c <handle_recvLine+0x30>
		my_state = RECVMODE;
     598:	2100      	movs	r1, #0
     59a:	4a15      	ldr	r2, [pc, #84]	; (5f0 <handle_recvLine+0xb4>)
     59c:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     59e:	2b00      	cmp	r3, #0
     5a0:	ddea      	ble.n	578 <handle_recvLine+0x3c>
     5a2:	4c0d      	ldr	r4, [pc, #52]	; (5d8 <handle_recvLine+0x9c>)
     5a4:	2300      	movs	r3, #0
     5a6:	4698      	mov	r8, r3
				printf("%2d", r_data[i][j]);
     5a8:	4e12      	ldr	r6, [pc, #72]	; (5f4 <handle_recvLine+0xb8>)
     5aa:	4f13      	ldr	r7, [pc, #76]	; (5f8 <handle_recvLine+0xbc>)
			printf("\n");
     5ac:	4b13      	ldr	r3, [pc, #76]	; (5fc <handle_recvLine+0xc0>)
     5ae:	4699      	mov	r9, r3
     5b0:	0025      	movs	r5, r4
     5b2:	351f      	adds	r5, #31
				printf("%2d", r_data[i][j]);
     5b4:	7821      	ldrb	r1, [r4, #0]
     5b6:	0030      	movs	r0, r6
     5b8:	47b8      	blx	r7
     5ba:	3401      	adds	r4, #1
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     5bc:	42ac      	cmp	r4, r5
     5be:	d1f9      	bne.n	5b4 <handle_recvLine+0x78>
			printf("\n");
     5c0:	200a      	movs	r0, #10
     5c2:	47c8      	blx	r9
		for(int i = 0; i<image_frame.height; i++) {
     5c4:	2301      	movs	r3, #1
     5c6:	469c      	mov	ip, r3
     5c8:	44e0      	add	r8, ip
     5ca:	002c      	movs	r4, r5
     5cc:	4b04      	ldr	r3, [pc, #16]	; (5e0 <handle_recvLine+0xa4>)
     5ce:	781b      	ldrb	r3, [r3, #0]
     5d0:	4543      	cmp	r3, r8
     5d2:	dced      	bgt.n	5b0 <handle_recvLine+0x74>
     5d4:	e7d0      	b.n	578 <handle_recvLine+0x3c>
     5d6:	46c0      	nop			; (mov r8, r8)
     5d8:	200009c8 	.word	0x200009c8
     5dc:	20002220 	.word	0x20002220
     5e0:	200008c0 	.word	0x200008c0
     5e4:	200001fc 	.word	0x200001fc
     5e8:	0000438d 	.word	0x0000438d
     5ec:	20000224 	.word	0x20000224
     5f0:	20002206 	.word	0x20002206
     5f4:	0000aaec 	.word	0x0000aaec
     5f8:	00005d61 	.word	0x00005d61
     5fc:	00005d95 	.word	0x00005d95

00000600 <receivePKT>:
bool receivePKT(NWK_DataInd_t *ind) {
     600:	b510      	push	{r4, lr}
     602:	0004      	movs	r4, r0
	printf("%s", ind->data);  
     604:	6881      	ldr	r1, [r0, #8]
     606:	480c      	ldr	r0, [pc, #48]	; (638 <receivePKT+0x38>)
     608:	4b0c      	ldr	r3, [pc, #48]	; (63c <receivePKT+0x3c>)
     60a:	4798      	blx	r3
	switch (my_state) {
     60c:	4b0c      	ldr	r3, [pc, #48]	; (640 <receivePKT+0x40>)
     60e:	781b      	ldrb	r3, [r3, #0]
     610:	2b01      	cmp	r3, #1
     612:	d009      	beq.n	628 <receivePKT+0x28>
     614:	2b00      	cmp	r3, #0
     616:	d003      	beq.n	620 <receivePKT+0x20>
     618:	2b02      	cmp	r3, #2
     61a:	d009      	beq.n	630 <receivePKT+0x30>
}
     61c:	2001      	movs	r0, #1
     61e:	bd10      	pop	{r4, pc}
			handle_recvMode(ind);
     620:	0020      	movs	r0, r4
     622:	4b08      	ldr	r3, [pc, #32]	; (644 <receivePKT+0x44>)
     624:	4798      	blx	r3
			break;
     626:	e7f9      	b.n	61c <receivePKT+0x1c>
			handle_recvFrame(ind);
     628:	0020      	movs	r0, r4
     62a:	4b07      	ldr	r3, [pc, #28]	; (648 <receivePKT+0x48>)
     62c:	4798      	blx	r3
			break;
     62e:	e7f5      	b.n	61c <receivePKT+0x1c>
			handle_recvLine(ind);
     630:	0020      	movs	r0, r4
     632:	4b06      	ldr	r3, [pc, #24]	; (64c <receivePKT+0x4c>)
     634:	4798      	blx	r3
			break;
     636:	e7f1      	b.n	61c <receivePKT+0x1c>
     638:	0000ab38 	.word	0x0000ab38
     63c:	00005d61 	.word	0x00005d61
     640:	20002206 	.word	0x20002206
     644:	000003e5 	.word	0x000003e5
     648:	000004e9 	.word	0x000004e9
     64c:	0000053d 	.word	0x0000053d

00000650 <radioInit>:

void radioInit(void) {
     650:	b510      	push	{r4, lr}
	artist_radio_configure();
     652:	4b12      	ldr	r3, [pc, #72]	; (69c <radioInit+0x4c>)
     654:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     656:	200b      	movs	r0, #11
     658:	4b11      	ldr	r3, [pc, #68]	; (6a0 <radioInit+0x50>)
     65a:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     65c:	4811      	ldr	r0, [pc, #68]	; (6a4 <radioInit+0x54>)
     65e:	4b12      	ldr	r3, [pc, #72]	; (6a8 <radioInit+0x58>)
     660:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     662:	200e      	movs	r0, #14
     664:	4b11      	ldr	r3, [pc, #68]	; (6ac <radioInit+0x5c>)
     666:	4798      	blx	r3
	PHY_SetRxState(true);
     668:	2001      	movs	r0, #1
     66a:	4b11      	ldr	r3, [pc, #68]	; (6b0 <radioInit+0x60>)
     66c:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     66e:	4911      	ldr	r1, [pc, #68]	; (6b4 <radioInit+0x64>)
     670:	2001      	movs	r0, #1
     672:	4b11      	ldr	r3, [pc, #68]	; (6b8 <radioInit+0x68>)
     674:	4798      	blx	r3
	
	sendL.interval = 100;
     676:	4b11      	ldr	r3, [pc, #68]	; (6bc <radioInit+0x6c>)
     678:	2164      	movs	r1, #100	; 0x64
     67a:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     67c:	2200      	movs	r2, #0
     67e:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     680:	480f      	ldr	r0, [pc, #60]	; (6c0 <radioInit+0x70>)
     682:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     684:	4b0f      	ldr	r3, [pc, #60]	; (6c4 <radioInit+0x74>)
     686:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     688:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     68a:	480f      	ldr	r0, [pc, #60]	; (6c8 <radioInit+0x78>)
     68c:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     68e:	4b0f      	ldr	r3, [pc, #60]	; (6cc <radioInit+0x7c>)
     690:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     692:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     694:	4a0e      	ldr	r2, [pc, #56]	; (6d0 <radioInit+0x80>)
     696:	611a      	str	r2, [r3, #16]
}
     698:	bd10      	pop	{r4, pc}
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	00000391 	.word	0x00000391
     6a0:	00002e39 	.word	0x00002e39
     6a4:	00004567 	.word	0x00004567
     6a8:	00002e4d 	.word	0x00002e4d
     6ac:	000040b5 	.word	0x000040b5
     6b0:	000040a1 	.word	0x000040a1
     6b4:	00000601 	.word	0x00000601
     6b8:	00002e61 	.word	0x00002e61
     6bc:	200001fc 	.word	0x200001fc
     6c0:	000002c5 	.word	0x000002c5
     6c4:	20000224 	.word	0x20000224
     6c8:	00000309 	.word	0x00000309
     6cc:	20000210 	.word	0x20000210
     6d0:	0000034d 	.word	0x0000034d

000006d4 <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     6d4:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     6d6:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     6d8:	2300      	movs	r3, #0
     6da:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     6dc:	2300      	movs	r3, #0
     6de:	6043      	str	r3, [r0, #4]
}
     6e0:	4770      	bx	lr
	...

000006e4 <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     6e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6e6:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     6e8:	a903      	add	r1, sp, #12
     6ea:	2201      	movs	r2, #1
     6ec:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     6ee:	2300      	movs	r3, #0
     6f0:	708b      	strb	r3, [r1, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     6f2:	ad02      	add	r5, sp, #8
     6f4:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     6f6:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     6f8:	70ab      	strb	r3, [r5, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     6fa:	4668      	mov	r0, sp
     6fc:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     6fe:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     700:	7083      	strb	r3, [r0, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     702:	ac01      	add	r4, sp, #4
     704:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     706:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     708:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     70a:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     70c:	4f09      	ldr	r7, [pc, #36]	; (734 <artist_ultrasonic_gpio_init+0x50>)
     70e:	33b5      	adds	r3, #181	; 0xb5
     710:	5cf8      	ldrb	r0, [r7, r3]
     712:	4e09      	ldr	r6, [pc, #36]	; (738 <artist_ultrasonic_gpio_init+0x54>)
     714:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     716:	23b4      	movs	r3, #180	; 0xb4
     718:	5cf8      	ldrb	r0, [r7, r3]
     71a:	0029      	movs	r1, r5
     71c:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     71e:	23bc      	movs	r3, #188	; 0xbc
     720:	5cf8      	ldrb	r0, [r7, r3]
     722:	0021      	movs	r1, r4
     724:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     726:	23c4      	movs	r3, #196	; 0xc4
     728:	5cf8      	ldrb	r0, [r7, r3]
     72a:	4669      	mov	r1, sp
     72c:	47b0      	blx	r6
}
     72e:	b005      	add	sp, #20
     730:	bdf0      	pop	{r4, r5, r6, r7, pc}
     732:	46c0      	nop			; (mov r8, r8)
     734:	200008c4 	.word	0x200008c4
     738:	000010d5 	.word	0x000010d5

0000073c <artist_ultrasonic_get_value>:
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
				artist_front.center_distance, 
				artist_front.right_distance);  
}
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     73c:	b5f0      	push	{r4, r5, r6, r7, lr}
     73e:	b083      	sub	sp, #12
     740:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     742:	7842      	ldrb	r2, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     744:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     746:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     748:	2900      	cmp	r1, #0
     74a:	d104      	bne.n	756 <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     74c:	0953      	lsrs	r3, r2, #5
     74e:	01db      	lsls	r3, r3, #7
     750:	495c      	ldr	r1, [pc, #368]	; (8c4 <artist_ultrasonic_get_value+0x188>)
     752:	468c      	mov	ip, r1
     754:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     756:	211f      	movs	r1, #31
     758:	4011      	ands	r1, r2
     75a:	2201      	movs	r2, #1
     75c:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     75e:	615a      	str	r2, [r3, #20]
	delay_us(40);
     760:	2028      	movs	r0, #40	; 0x28
     762:	4b59      	ldr	r3, [pc, #356]	; (8c8 <artist_ultrasonic_get_value+0x18c>)
     764:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     766:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     768:	09d1      	lsrs	r1, r2, #7
		return NULL;
     76a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     76c:	2900      	cmp	r1, #0
     76e:	d104      	bne.n	77a <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     770:	0953      	lsrs	r3, r2, #5
     772:	01db      	lsls	r3, r3, #7
     774:	4953      	ldr	r1, [pc, #332]	; (8c4 <artist_ultrasonic_get_value+0x188>)
     776:	468c      	mov	ip, r1
     778:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     77a:	211f      	movs	r1, #31
     77c:	4011      	ands	r1, r2
     77e:	2201      	movs	r2, #1
     780:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     782:	619a      	str	r2, [r3, #24]
	delay_us(10);
     784:	200a      	movs	r0, #10
     786:	4b50      	ldr	r3, [pc, #320]	; (8c8 <artist_ultrasonic_get_value+0x18c>)
     788:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     78a:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     78c:	09d1      	lsrs	r1, r2, #7
		return NULL;
     78e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     790:	2900      	cmp	r1, #0
     792:	d104      	bne.n	79e <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     794:	0953      	lsrs	r3, r2, #5
     796:	01db      	lsls	r3, r3, #7
     798:	494a      	ldr	r1, [pc, #296]	; (8c4 <artist_ultrasonic_get_value+0x188>)
     79a:	468c      	mov	ip, r1
     79c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     79e:	211f      	movs	r1, #31
     7a0:	4011      	ands	r1, r2
     7a2:	2201      	movs	r2, #1
     7a4:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     7a6:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7a8:	4b48      	ldr	r3, [pc, #288]	; (8cc <artist_ultrasonic_get_value+0x190>)
     7aa:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7ac:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     7ae:	b25b      	sxtb	r3, r3
     7b0:	2b00      	cmp	r3, #0
     7b2:	dbfb      	blt.n	7ac <artist_ultrasonic_get_value+0x70>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     7b4:	2300      	movs	r3, #0
     7b6:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7b8:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     7ba:	b25b      	sxtb	r3, r3
     7bc:	2b00      	cmp	r3, #0
     7be:	dbfb      	blt.n	7b8 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     7c0:	2340      	movs	r3, #64	; 0x40
     7c2:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     7c4:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7c6:	221f      	movs	r2, #31
     7c8:	401a      	ands	r2, r3
     7ca:	2001      	movs	r0, #1
     7cc:	4090      	lsls	r0, r2
     7ce:	09da      	lsrs	r2, r3, #7
     7d0:	2100      	movs	r1, #0
     7d2:	2a00      	cmp	r2, #0
     7d4:	d104      	bne.n	7e0 <artist_ultrasonic_get_value+0xa4>
     7d6:	0959      	lsrs	r1, r3, #5
     7d8:	01c9      	lsls	r1, r1, #7
     7da:	4b3a      	ldr	r3, [pc, #232]	; (8c4 <artist_ultrasonic_get_value+0x188>)
     7dc:	469c      	mov	ip, r3
     7de:	4461      	add	r1, ip
     7e0:	4b3b      	ldr	r3, [pc, #236]	; (8d0 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     7e2:	6a0a      	ldr	r2, [r1, #32]
     7e4:	4202      	tst	r2, r0
     7e6:	d105      	bne.n	7f4 <artist_ultrasonic_get_value+0xb8>
     7e8:	3b01      	subs	r3, #1
     7ea:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     7ec:	2b00      	cmp	r3, #0
     7ee:	d1f8      	bne.n	7e2 <artist_ultrasonic_get_value+0xa6>
     7f0:	6860      	ldr	r0, [r4, #4]
     7f2:	e062      	b.n	8ba <artist_ultrasonic_get_value+0x17e>
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     7f4:	4835      	ldr	r0, [pc, #212]	; (8cc <artist_ultrasonic_get_value+0x190>)
     7f6:	4b37      	ldr	r3, [pc, #220]	; (8d4 <artist_ultrasonic_get_value+0x198>)
     7f8:	4798      	blx	r3
     7fa:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     7fc:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7fe:	221f      	movs	r2, #31
     800:	401a      	ands	r2, r3
     802:	2001      	movs	r0, #1
     804:	4090      	lsls	r0, r2
     806:	09da      	lsrs	r2, r3, #7
     808:	2100      	movs	r1, #0
     80a:	2a00      	cmp	r2, #0
     80c:	d104      	bne.n	818 <artist_ultrasonic_get_value+0xdc>
     80e:	0959      	lsrs	r1, r3, #5
     810:	01c9      	lsls	r1, r1, #7
     812:	4b2c      	ldr	r3, [pc, #176]	; (8c4 <artist_ultrasonic_get_value+0x188>)
     814:	469c      	mov	ip, r3
     816:	4461      	add	r1, ip
     818:	4b2d      	ldr	r3, [pc, #180]	; (8d0 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     81a:	6a0a      	ldr	r2, [r1, #32]
     81c:	4202      	tst	r2, r0
     81e:	d005      	beq.n	82c <artist_ultrasonic_get_value+0xf0>
     820:	3b01      	subs	r3, #1
     822:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     824:	2b00      	cmp	r3, #0
     826:	d1f8      	bne.n	81a <artist_ultrasonic_get_value+0xde>
     828:	6860      	ldr	r0, [r4, #4]
     82a:	e046      	b.n	8ba <artist_ultrasonic_get_value+0x17e>
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     82c:	4e27      	ldr	r6, [pc, #156]	; (8cc <artist_ultrasonic_get_value+0x190>)
     82e:	0030      	movs	r0, r6
     830:	4b28      	ldr	r3, [pc, #160]	; (8d4 <artist_ultrasonic_get_value+0x198>)
     832:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     834:	6832      	ldr	r2, [r6, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     836:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     838:	b25b      	sxtb	r3, r3
     83a:	2b00      	cmp	r3, #0
     83c:	dbfb      	blt.n	836 <artist_ultrasonic_get_value+0xfa>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     83e:	2380      	movs	r3, #128	; 0x80
     840:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     842:	0400      	lsls	r0, r0, #16
     844:	0c00      	lsrs	r0, r0, #16
     846:	042d      	lsls	r5, r5, #16
     848:	0c2d      	lsrs	r5, r5, #16
     84a:	1b40      	subs	r0, r0, r5
     84c:	4f22      	ldr	r7, [pc, #136]	; (8d8 <artist_ultrasonic_get_value+0x19c>)
     84e:	47b8      	blx	r7
     850:	4b22      	ldr	r3, [pc, #136]	; (8dc <artist_ultrasonic_get_value+0x1a0>)
     852:	4798      	blx	r3
     854:	4a22      	ldr	r2, [pc, #136]	; (8e0 <artist_ultrasonic_get_value+0x1a4>)
     856:	4b23      	ldr	r3, [pc, #140]	; (8e4 <artist_ultrasonic_get_value+0x1a8>)
     858:	4d23      	ldr	r5, [pc, #140]	; (8e8 <artist_ultrasonic_get_value+0x1ac>)
     85a:	47a8      	blx	r5
     85c:	4b23      	ldr	r3, [pc, #140]	; (8ec <artist_ultrasonic_get_value+0x1b0>)
     85e:	4798      	blx	r3
     860:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     862:	6865      	ldr	r5, [r4, #4]
	if (new > old * module->filter_large_change_counts ||
     864:	78a6      	ldrb	r6, [r4, #2]
     866:	0030      	movs	r0, r6
     868:	47b8      	blx	r7
     86a:	1c07      	adds	r7, r0, #0
     86c:	1c01      	adds	r1, r0, #0
     86e:	1c28      	adds	r0, r5, #0
     870:	4b1f      	ldr	r3, [pc, #124]	; (8f0 <artist_ultrasonic_get_value+0x1b4>)
     872:	4798      	blx	r3
     874:	1c01      	adds	r1, r0, #0
     876:	9801      	ldr	r0, [sp, #4]
     878:	4b1e      	ldr	r3, [pc, #120]	; (8f4 <artist_ultrasonic_get_value+0x1b8>)
     87a:	4798      	blx	r3
     87c:	2800      	cmp	r0, #0
     87e:	d109      	bne.n	894 <artist_ultrasonic_get_value+0x158>
	new < old * 1/module->filter_large_change_counts ) {
     880:	1c39      	adds	r1, r7, #0
     882:	1c28      	adds	r0, r5, #0
     884:	4b1c      	ldr	r3, [pc, #112]	; (8f8 <artist_ultrasonic_get_value+0x1bc>)
     886:	4798      	blx	r3
     888:	1c01      	adds	r1, r0, #0
	if (new > old * module->filter_large_change_counts ||
     88a:	9801      	ldr	r0, [sp, #4]
     88c:	4b1b      	ldr	r3, [pc, #108]	; (8fc <artist_ultrasonic_get_value+0x1c0>)
     88e:	4798      	blx	r3
     890:	2800      	cmp	r0, #0
     892:	d005      	beq.n	8a0 <artist_ultrasonic_get_value+0x164>
		module->filter_large_change_counts ++;
     894:	1c73      	adds	r3, r6, #1
     896:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     898:	2b03      	cmp	r3, #3
     89a:	d810      	bhi.n	8be <artist_ultrasonic_get_value+0x182>
		module->filter_large_change_counts ++;
     89c:	70a3      	strb	r3, [r4, #2]
			new = old;
     89e:	9501      	str	r5, [sp, #4]
	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     8a0:	4f13      	ldr	r7, [pc, #76]	; (8f0 <artist_ultrasonic_get_value+0x1b4>)
     8a2:	4917      	ldr	r1, [pc, #92]	; (900 <artist_ultrasonic_get_value+0x1c4>)
     8a4:	9801      	ldr	r0, [sp, #4]
     8a6:	47b8      	blx	r7
     8a8:	1c06      	adds	r6, r0, #0
     8aa:	4916      	ldr	r1, [pc, #88]	; (904 <artist_ultrasonic_get_value+0x1c8>)
     8ac:	1c28      	adds	r0, r5, #0
     8ae:	47b8      	blx	r7
     8b0:	1c01      	adds	r1, r0, #0
     8b2:	1c30      	adds	r0, r6, #0
     8b4:	4b14      	ldr	r3, [pc, #80]	; (908 <artist_ultrasonic_get_value+0x1cc>)
     8b6:	4798      	blx	r3
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     8b8:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     8ba:	b003      	add	sp, #12
     8bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			module->filter_large_change_counts = 0;
     8be:	2300      	movs	r3, #0
     8c0:	70a3      	strb	r3, [r4, #2]
     8c2:	e7ed      	b.n	8a0 <artist_ultrasonic_get_value+0x164>
     8c4:	41004400 	.word	0x41004400
     8c8:	00000d69 	.word	0x00000d69
     8cc:	200008c4 	.word	0x200008c4
     8d0:	0000ff01 	.word	0x0000ff01
     8d4:	00002bb1 	.word	0x00002bb1
     8d8:	00008cad 	.word	0x00008cad
     8dc:	0000a89d 	.word	0x0000a89d
     8e0:	b020c49c 	.word	0xb020c49c
     8e4:	3f916872 	.word	0x3f916872
     8e8:	00009bd5 	.word	0x00009bd5
     8ec:	0000a941 	.word	0x0000a941
     8f0:	00008a6d 	.word	0x00008a6d
     8f4:	000082ed 	.word	0x000082ed
     8f8:	0000868d 	.word	0x0000868d
     8fc:	000082c5 	.word	0x000082c5
     900:	3ecccccc 	.word	0x3ecccccc
     904:	3f19999a 	.word	0x3f19999a
     908:	00008369 	.word	0x00008369

0000090c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     90c:	b5f0      	push	{r4, r5, r6, r7, lr}
     90e:	46c6      	mov	lr, r8
     910:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     912:	0080      	lsls	r0, r0, #2
     914:	4b0e      	ldr	r3, [pc, #56]	; (950 <_tcc_interrupt_handler+0x44>)
     916:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     918:	683b      	ldr	r3, [r7, #0]
     91a:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     91e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     920:	4013      	ands	r3, r2
     922:	401e      	ands	r6, r3
     924:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     926:	4b0b      	ldr	r3, [pc, #44]	; (954 <_tcc_interrupt_handler+0x48>)
     928:	4698      	mov	r8, r3
     92a:	e002      	b.n	932 <_tcc_interrupt_handler+0x26>
     92c:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     92e:	2c30      	cmp	r4, #48	; 0x30
     930:	d00a      	beq.n	948 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     932:	4643      	mov	r3, r8
     934:	58e5      	ldr	r5, [r4, r3]
     936:	4235      	tst	r5, r6
     938:	d0f8      	beq.n	92c <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     93a:	193b      	adds	r3, r7, r4
     93c:	685b      	ldr	r3, [r3, #4]
     93e:	0038      	movs	r0, r7
     940:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     942:	683b      	ldr	r3, [r7, #0]
     944:	62dd      	str	r5, [r3, #44]	; 0x2c
     946:	e7f1      	b.n	92c <_tcc_interrupt_handler+0x20>
		}
	}
}
     948:	bc04      	pop	{r2}
     94a:	4690      	mov	r8, r2
     94c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     94e:	46c0      	nop			; (mov r8, r8)
     950:	2000222c 	.word	0x2000222c
     954:	0000ab3c 	.word	0x0000ab3c

00000958 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     958:	b510      	push	{r4, lr}
     95a:	2000      	movs	r0, #0
     95c:	4b01      	ldr	r3, [pc, #4]	; (964 <TCC0_Handler+0xc>)
     95e:	4798      	blx	r3
     960:	bd10      	pop	{r4, pc}
     962:	46c0      	nop			; (mov r8, r8)
     964:	0000090d 	.word	0x0000090d

00000968 <TCC1_Handler>:
     968:	b510      	push	{r4, lr}
     96a:	2001      	movs	r0, #1
     96c:	4b01      	ldr	r3, [pc, #4]	; (974 <TCC1_Handler+0xc>)
     96e:	4798      	blx	r3
     970:	bd10      	pop	{r4, pc}
     972:	46c0      	nop			; (mov r8, r8)
     974:	0000090d 	.word	0x0000090d

00000978 <TCC2_Handler>:
     978:	b510      	push	{r4, lr}
     97a:	2002      	movs	r0, #2
     97c:	4b01      	ldr	r3, [pc, #4]	; (984 <TCC2_Handler+0xc>)
     97e:	4798      	blx	r3
     980:	bd10      	pop	{r4, pc}
     982:	46c0      	nop			; (mov r8, r8)
     984:	0000090d 	.word	0x0000090d

00000988 <usart_write_callback>:
	usart_read_buffer_job( usart_instance,
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	

}
void usart_write_callback(struct usart_module *const usart_module){}
     988:	4770      	bx	lr
	...

0000098c <usart_read_callback>:
{
     98c:	b510      	push	{r4, lr}
     98e:	0004      	movs	r4, r0
	switch(rx_buffer[0]) {
     990:	4b0b      	ldr	r3, [pc, #44]	; (9c0 <usart_read_callback+0x34>)
     992:	781b      	ldrb	r3, [r3, #0]
     994:	2b6c      	cmp	r3, #108	; 0x6c
     996:	d103      	bne.n	9a0 <usart_read_callback+0x14>
		switch (rx_buffer[1]) {
     998:	4b09      	ldr	r3, [pc, #36]	; (9c0 <usart_read_callback+0x34>)
     99a:	785b      	ldrb	r3, [r3, #1]
     99c:	2b31      	cmp	r3, #49	; 0x31
     99e:	d005      	beq.n	9ac <usart_read_callback+0x20>
	usart_read_buffer_job( usart_instance,
     9a0:	2205      	movs	r2, #5
     9a2:	4907      	ldr	r1, [pc, #28]	; (9c0 <usart_read_callback+0x34>)
     9a4:	0020      	movs	r0, r4
     9a6:	4b07      	ldr	r3, [pc, #28]	; (9c4 <usart_read_callback+0x38>)
     9a8:	4798      	blx	r3
}
     9aa:	bd10      	pop	{r4, pc}
			delay_ms(500);
     9ac:	20fa      	movs	r0, #250	; 0xfa
     9ae:	0040      	lsls	r0, r0, #1
     9b0:	4b05      	ldr	r3, [pc, #20]	; (9c8 <usart_read_callback+0x3c>)
     9b2:	4798      	blx	r3
			usart_write_buffer_job(&artist_front.usart_instance, "lg\0\0\0", MAX_RX_BUFFER_LENGTH);
     9b4:	2205      	movs	r2, #5
     9b6:	4905      	ldr	r1, [pc, #20]	; (9cc <usart_read_callback+0x40>)
     9b8:	4805      	ldr	r0, [pc, #20]	; (9d0 <usart_read_callback+0x44>)
     9ba:	4b06      	ldr	r3, [pc, #24]	; (9d4 <usart_read_callback+0x48>)
     9bc:	4798      	blx	r3
			break;
     9be:	e7ef      	b.n	9a0 <usart_read_callback+0x14>
     9c0:	20002200 	.word	0x20002200
     9c4:	00001e15 	.word	0x00001e15
     9c8:	00000d95 	.word	0x00000d95
     9cc:	0000ab6c 	.word	0x0000ab6c
     9d0:	2000093c 	.word	0x2000093c
     9d4:	00001df5 	.word	0x00001df5

000009d8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     9d8:	b570      	push	{r4, r5, r6, lr}
     9da:	b082      	sub	sp, #8
     9dc:	0005      	movs	r5, r0
     9de:	000e      	movs	r6, r1
	uint16_t temp = 0;
     9e0:	2200      	movs	r2, #0
     9e2:	466b      	mov	r3, sp
     9e4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     9e6:	4c06      	ldr	r4, [pc, #24]	; (a00 <usart_serial_getchar+0x28>)
     9e8:	466b      	mov	r3, sp
     9ea:	1d99      	adds	r1, r3, #6
     9ec:	0028      	movs	r0, r5
     9ee:	47a0      	blx	r4
     9f0:	2800      	cmp	r0, #0
     9f2:	d1f9      	bne.n	9e8 <usart_serial_getchar+0x10>

	*c = temp;
     9f4:	466b      	mov	r3, sp
     9f6:	3306      	adds	r3, #6
     9f8:	881b      	ldrh	r3, [r3, #0]
     9fa:	7033      	strb	r3, [r6, #0]
}
     9fc:	b002      	add	sp, #8
     9fe:	bd70      	pop	{r4, r5, r6, pc}
     a00:	00001ce1 	.word	0x00001ce1

00000a04 <usart_serial_putchar>:
{
     a04:	b570      	push	{r4, r5, r6, lr}
     a06:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     a08:	b28c      	uxth	r4, r1
     a0a:	4e03      	ldr	r6, [pc, #12]	; (a18 <usart_serial_putchar+0x14>)
     a0c:	0021      	movs	r1, r4
     a0e:	0028      	movs	r0, r5
     a10:	47b0      	blx	r6
     a12:	2800      	cmp	r0, #0
     a14:	d1fa      	bne.n	a0c <usart_serial_putchar+0x8>
}
     a16:	bd70      	pop	{r4, r5, r6, pc}
     a18:	00001cb5 	.word	0x00001cb5

00000a1c <artist_ultrasonic_tc_configure>:
void artist_ultrasonic_tc_configure() {
     a1c:	b510      	push	{r4, lr}
     a1e:	b08e      	sub	sp, #56	; 0x38
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     a20:	aa01      	add	r2, sp, #4
     a22:	2300      	movs	r3, #0
     a24:	2100      	movs	r1, #0
     a26:	7093      	strb	r3, [r2, #2]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     a28:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     a2a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     a2c:	2000      	movs	r0, #0
     a2e:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     a30:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     a32:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     a34:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     a36:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     a38:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     a3a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     a3c:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     a3e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     a40:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     a42:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     a44:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     a46:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     a48:	8593      	strh	r3, [r2, #44]	; 0x2c
	config.clock_source = GCLK_GENERATOR_3;
     a4a:	3303      	adds	r3, #3
     a4c:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     a4e:	23c0      	movs	r3, #192	; 0xc0
     a50:	009b      	lsls	r3, r3, #2
     a52:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     a54:	2301      	movs	r3, #1
     a56:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     a58:	4c07      	ldr	r4, [pc, #28]	; (a78 <artist_ultrasonic_tc_configure+0x5c>)
     a5a:	4908      	ldr	r1, [pc, #32]	; (a7c <artist_ultrasonic_tc_configure+0x60>)
     a5c:	0020      	movs	r0, r4
     a5e:	4b08      	ldr	r3, [pc, #32]	; (a80 <artist_ultrasonic_tc_configure+0x64>)
     a60:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a62:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a64:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     a66:	b25b      	sxtb	r3, r3
     a68:	2b00      	cmp	r3, #0
     a6a:	dbfb      	blt.n	a64 <artist_ultrasonic_tc_configure+0x48>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     a6c:	8813      	ldrh	r3, [r2, #0]
     a6e:	2102      	movs	r1, #2
     a70:	430b      	orrs	r3, r1
     a72:	8013      	strh	r3, [r2, #0]
}
     a74:	b00e      	add	sp, #56	; 0x38
     a76:	bd10      	pop	{r4, pc}
     a78:	200008c4 	.word	0x200008c4
     a7c:	42003000 	.word	0x42003000
     a80:	00002975 	.word	0x00002975

00000a84 <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     a84:	b570      	push	{r4, r5, r6, lr}
     a86:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     a88:	2200      	movs	r2, #0
     a8a:	4906      	ldr	r1, [pc, #24]	; (aa4 <configure_usart_callbacks+0x20>)
     a8c:	4d06      	ldr	r5, [pc, #24]	; (aa8 <configure_usart_callbacks+0x24>)
     a8e:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     a90:	2201      	movs	r2, #1
     a92:	4906      	ldr	r1, [pc, #24]	; (aac <configure_usart_callbacks+0x28>)
     a94:	0020      	movs	r0, r4
     a96:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     a98:	2231      	movs	r2, #49	; 0x31
     a9a:	5ca3      	ldrb	r3, [r4, r2]
     a9c:	2103      	movs	r1, #3
     a9e:	430b      	orrs	r3, r1
     aa0:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     aa2:	bd70      	pop	{r4, r5, r6, pc}
     aa4:	00000989 	.word	0x00000989
     aa8:	00001ddd 	.word	0x00001ddd
     aac:	0000098d 	.word	0x0000098d

00000ab0 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     ab0:	b570      	push	{r4, r5, r6, lr}
     ab2:	b090      	sub	sp, #64	; 0x40
     ab4:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     ab6:	2380      	movs	r3, #128	; 0x80
     ab8:	05db      	lsls	r3, r3, #23
     aba:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     abc:	2300      	movs	r3, #0
     abe:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     ac0:	22ff      	movs	r2, #255	; 0xff
     ac2:	4669      	mov	r1, sp
     ac4:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     ac6:	2200      	movs	r2, #0
     ac8:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     aca:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     acc:	2196      	movs	r1, #150	; 0x96
     ace:	0189      	lsls	r1, r1, #6
     ad0:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     ad2:	2101      	movs	r1, #1
     ad4:	2024      	movs	r0, #36	; 0x24
     ad6:	466d      	mov	r5, sp
     ad8:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     ada:	3001      	adds	r0, #1
     adc:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     ade:	3125      	adds	r1, #37	; 0x25
     ae0:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     ae2:	3101      	adds	r1, #1
     ae4:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     ae6:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     ae8:	3105      	adds	r1, #5
     aea:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     aec:	3101      	adds	r1, #1
     aee:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     af0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     af2:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     af4:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     af6:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     af8:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     afa:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     afc:	2313      	movs	r3, #19
     afe:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     b00:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     b02:	2380      	movs	r3, #128	; 0x80
     b04:	035b      	lsls	r3, r3, #13
     b06:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     b08:	4b1e      	ldr	r3, [pc, #120]	; (b84 <artist_usart_configure+0xd4>)
     b0a:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     b0c:	4b1e      	ldr	r3, [pc, #120]	; (b88 <artist_usart_configure+0xd8>)
     b0e:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     b10:	2301      	movs	r3, #1
     b12:	425b      	negs	r3, r3
     b14:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     b16:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     b18:	4e1c      	ldr	r6, [pc, #112]	; (b8c <artist_usart_configure+0xdc>)
     b1a:	4d1d      	ldr	r5, [pc, #116]	; (b90 <artist_usart_configure+0xe0>)
     b1c:	466a      	mov	r2, sp
     b1e:	0031      	movs	r1, r6
     b20:	0020      	movs	r0, r4
     b22:	47a8      	blx	r5
     b24:	2800      	cmp	r0, #0
     b26:	d1f9      	bne.n	b1c <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     b28:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     b2a:	0028      	movs	r0, r5
     b2c:	4b19      	ldr	r3, [pc, #100]	; (b94 <artist_usart_configure+0xe4>)
     b2e:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     b30:	231f      	movs	r3, #31
     b32:	4018      	ands	r0, r3
     b34:	3b1e      	subs	r3, #30
     b36:	4083      	lsls	r3, r0
     b38:	4a17      	ldr	r2, [pc, #92]	; (b98 <artist_usart_configure+0xe8>)
     b3a:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     b3c:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     b3e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     b40:	2b00      	cmp	r3, #0
     b42:	d1fc      	bne.n	b3e <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     b44:	682b      	ldr	r3, [r5, #0]
     b46:	2202      	movs	r2, #2
     b48:	4313      	orrs	r3, r2
     b4a:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     b4c:	0020      	movs	r0, r4
     b4e:	4b13      	ldr	r3, [pc, #76]	; (b9c <artist_usart_configure+0xec>)
     b50:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     b52:	4b13      	ldr	r3, [pc, #76]	; (ba0 <artist_usart_configure+0xf0>)
     b54:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     b56:	4a13      	ldr	r2, [pc, #76]	; (ba4 <artist_usart_configure+0xf4>)
     b58:	4b13      	ldr	r3, [pc, #76]	; (ba8 <artist_usart_configure+0xf8>)
     b5a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     b5c:	4a13      	ldr	r2, [pc, #76]	; (bac <artist_usart_configure+0xfc>)
     b5e:	4b14      	ldr	r3, [pc, #80]	; (bb0 <artist_usart_configure+0x100>)
     b60:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     b62:	466a      	mov	r2, sp
     b64:	4909      	ldr	r1, [pc, #36]	; (b8c <artist_usart_configure+0xdc>)
     b66:	0020      	movs	r0, r4
     b68:	4b09      	ldr	r3, [pc, #36]	; (b90 <artist_usart_configure+0xe0>)
     b6a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     b6c:	4d11      	ldr	r5, [pc, #68]	; (bb4 <artist_usart_configure+0x104>)
     b6e:	682b      	ldr	r3, [r5, #0]
     b70:	6898      	ldr	r0, [r3, #8]
     b72:	2100      	movs	r1, #0
     b74:	4c10      	ldr	r4, [pc, #64]	; (bb8 <artist_usart_configure+0x108>)
     b76:	47a0      	blx	r4
	setbuf(stdin, NULL);
     b78:	682b      	ldr	r3, [r5, #0]
     b7a:	6858      	ldr	r0, [r3, #4]
     b7c:	2100      	movs	r1, #0
     b7e:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     b80:	b010      	add	sp, #64	; 0x40
     b82:	bd70      	pop	{r4, r5, r6, pc}
     b84:	00040003 	.word	0x00040003
     b88:	00050003 	.word	0x00050003
     b8c:	42000800 	.word	0x42000800
     b90:	00001975 	.word	0x00001975
     b94:	0000152d 	.word	0x0000152d
     b98:	e000e100 	.word	0xe000e100
     b9c:	00000a85 	.word	0x00000a85
     ba0:	200022a8 	.word	0x200022a8
     ba4:	00000a05 	.word	0x00000a05
     ba8:	200022a4 	.word	0x200022a4
     bac:	000009d9 	.word	0x000009d9
     bb0:	200022a0 	.word	0x200022a0
     bb4:	2000000c 	.word	0x2000000c
     bb8:	00005f09 	.word	0x00005f09

00000bbc <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     bbc:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     bbe:	4e09      	ldr	r6, [pc, #36]	; (be4 <artist_ultrasonic_update+0x28>)
     bc0:	0030      	movs	r0, r6
     bc2:	4d09      	ldr	r5, [pc, #36]	; (be8 <artist_ultrasonic_update+0x2c>)
     bc4:	47a8      	blx	r5
     bc6:	0034      	movs	r4, r6
     bc8:	3cb4      	subs	r4, #180	; 0xb4
     bca:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     bcc:	0020      	movs	r0, r4
     bce:	30c4      	adds	r0, #196	; 0xc4
     bd0:	47a8      	blx	r5
     bd2:	23d4      	movs	r3, #212	; 0xd4
     bd4:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     bd6:	0020      	movs	r0, r4
     bd8:	30bc      	adds	r0, #188	; 0xbc
     bda:	47a8      	blx	r5
     bdc:	23d0      	movs	r3, #208	; 0xd0
     bde:	50e0      	str	r0, [r4, r3]
}
     be0:	bd70      	pop	{r4, r5, r6, pc}
     be2:	46c0      	nop			; (mov r8, r8)
     be4:	20000978 	.word	0x20000978
     be8:	0000073d 	.word	0x0000073d

00000bec <artist_scheduler_tc_configure>:

void artist_scheduler_tc_configure() {
     bec:	b510      	push	{r4, lr}
     bee:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     bf0:	aa01      	add	r2, sp, #4
     bf2:	2300      	movs	r3, #0
     bf4:	2100      	movs	r1, #0
     bf6:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     bf8:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     bfa:	2000      	movs	r0, #0
     bfc:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     bfe:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     c00:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     c02:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     c04:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     c06:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     c08:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     c0a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     c0c:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     c0e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     c10:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     c12:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     c14:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     c16:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     c18:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     c1a:	3304      	adds	r3, #4
     c1c:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     c1e:	3b01      	subs	r3, #1
     c20:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     c22:	23e0      	movs	r3, #224	; 0xe0
     c24:	00db      	lsls	r3, r3, #3
     c26:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     c28:	2132      	movs	r1, #50	; 0x32
     c2a:	2329      	movs	r3, #41	; 0x29
     c2c:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     c2e:	4c08      	ldr	r4, [pc, #32]	; (c50 <artist_scheduler_tc_configure+0x64>)
     c30:	4908      	ldr	r1, [pc, #32]	; (c54 <artist_scheduler_tc_configure+0x68>)
     c32:	0020      	movs	r0, r4
     c34:	4b08      	ldr	r3, [pc, #32]	; (c58 <artist_scheduler_tc_configure+0x6c>)
     c36:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     c38:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     c3a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     c3c:	b25b      	sxtb	r3, r3
     c3e:	2b00      	cmp	r3, #0
     c40:	dbfb      	blt.n	c3a <artist_scheduler_tc_configure+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     c42:	8813      	ldrh	r3, [r2, #0]
     c44:	2102      	movs	r1, #2
     c46:	430b      	orrs	r3, r1
     c48:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     c4a:	b00e      	add	sp, #56	; 0x38
     c4c:	bd10      	pop	{r4, pc}
     c4e:	46c0      	nop			; (mov r8, r8)
     c50:	200008e0 	.word	0x200008e0
     c54:	42003400 	.word	0x42003400
     c58:	00002975 	.word	0x00002975

00000c5c <do_state_maze>:


enum artist_state do_state_maze() {
     c5c:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	ultrasonic_counter ++;
     c5e:	4a0e      	ldr	r2, [pc, #56]	; (c98 <do_state_maze+0x3c>)
     c60:	8813      	ldrh	r3, [r2, #0]
     c62:	3301      	adds	r3, #1
     c64:	b29b      	uxth	r3, r3
     c66:	8013      	strh	r3, [r2, #0]
	if (ultrasonic_counter > 5) {
     c68:	2b05      	cmp	r3, #5
     c6a:	d808      	bhi.n	c7e <do_state_maze+0x22>
	}
	
	
	
	static uint16_t maze_counter = 0;
	maze_counter ++;
     c6c:	4a0b      	ldr	r2, [pc, #44]	; (c9c <do_state_maze+0x40>)
     c6e:	8813      	ldrh	r3, [r2, #0]
     c70:	3301      	adds	r3, #1
     c72:	b29b      	uxth	r3, r3
     c74:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 10) {
     c76:	2b0a      	cmp	r3, #10
     c78:	d807      	bhi.n	c8a <do_state_maze+0x2e>
	#endif
	

	// ! [ultra sonic]
	return DOING_MAZE;
}
     c7a:	2001      	movs	r0, #1
     c7c:	bd10      	pop	{r4, pc}
		artist_ultrasonic_update();
     c7e:	4b08      	ldr	r3, [pc, #32]	; (ca0 <do_state_maze+0x44>)
     c80:	4798      	blx	r3
		ultrasonic_counter = 0;
     c82:	2200      	movs	r2, #0
     c84:	4b04      	ldr	r3, [pc, #16]	; (c98 <do_state_maze+0x3c>)
     c86:	801a      	strh	r2, [r3, #0]
     c88:	e7f0      	b.n	c6c <do_state_maze+0x10>
		artist_do_maze();
     c8a:	4b06      	ldr	r3, [pc, #24]	; (ca4 <do_state_maze+0x48>)
     c8c:	4798      	blx	r3
		maze_counter = 0;
     c8e:	2200      	movs	r2, #0
     c90:	4b02      	ldr	r3, [pc, #8]	; (c9c <do_state_maze+0x40>)
     c92:	801a      	strh	r2, [r3, #0]
     c94:	e7f1      	b.n	c7a <do_state_maze+0x1e>
     c96:	46c0      	nop			; (mov r8, r8)
     c98:	2000023a 	.word	0x2000023a
     c9c:	20000238 	.word	0x20000238
     ca0:	00000bbd 	.word	0x00000bbd
     ca4:	0000012d 	.word	0x0000012d

00000ca8 <callbacks>:
	//usart_write_buffer_job(artist_front.usart_instance, "lg\0\0\0", MAX_RX_BUFFER_LENGTH);
	return TRACING_LINE;
}
enum artist_state do_state_wait() {return WAIT; }

void callbacks (void) {
     ca8:	b510      	push	{r4, lr}
	
	
	switch (artist_front.state) {
     caa:	23d8      	movs	r3, #216	; 0xd8
     cac:	4a08      	ldr	r2, [pc, #32]	; (cd0 <callbacks+0x28>)
     cae:	5cd3      	ldrb	r3, [r2, r3]
     cb0:	2b01      	cmp	r3, #1
     cb2:	d006      	beq.n	cc2 <callbacks+0x1a>
     cb4:	2b02      	cmp	r3, #2
     cb6:	d009      	beq.n	ccc <callbacks+0x24>
		artist_front.state = do_state_tracing_line();
		break;
		
		case WAIT:
		default :
		artist_front.state = do_state_wait();
     cb8:	2100      	movs	r1, #0
     cba:	23d8      	movs	r3, #216	; 0xd8
     cbc:	4a04      	ldr	r2, [pc, #16]	; (cd0 <callbacks+0x28>)
     cbe:	54d1      	strb	r1, [r2, r3]
	}
}
     cc0:	e004      	b.n	ccc <callbacks+0x24>
		artist_front.state = do_state_maze();
     cc2:	4b04      	ldr	r3, [pc, #16]	; (cd4 <callbacks+0x2c>)
     cc4:	4798      	blx	r3
     cc6:	23d8      	movs	r3, #216	; 0xd8
     cc8:	4a01      	ldr	r2, [pc, #4]	; (cd0 <callbacks+0x28>)
     cca:	54d0      	strb	r0, [r2, r3]
}
     ccc:	bd10      	pop	{r4, pc}
     cce:	46c0      	nop			; (mov r8, r8)
     cd0:	200008c4 	.word	0x200008c4
     cd4:	00000c5d 	.word	0x00000c5d

00000cd8 <artist_configure_tc_callbacks>:

void artist_configure_tc_callbacks(void)
{
     cd8:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     cda:	4c0d      	ldr	r4, [pc, #52]	; (d10 <artist_configure_tc_callbacks+0x38>)
     cdc:	2200      	movs	r2, #0
     cde:	490d      	ldr	r1, [pc, #52]	; (d14 <artist_configure_tc_callbacks+0x3c>)
     ce0:	0020      	movs	r0, r4
     ce2:	4b0d      	ldr	r3, [pc, #52]	; (d18 <artist_configure_tc_callbacks+0x40>)
     ce4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     ce6:	6820      	ldr	r0, [r4, #0]
     ce8:	3c1c      	subs	r4, #28
     cea:	4b0c      	ldr	r3, [pc, #48]	; (d1c <artist_configure_tc_callbacks+0x44>)
     cec:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     cee:	4b0c      	ldr	r3, [pc, #48]	; (d20 <artist_configure_tc_callbacks+0x48>)
     cf0:	5c1a      	ldrb	r2, [r3, r0]
     cf2:	231f      	movs	r3, #31
     cf4:	4013      	ands	r3, r2
     cf6:	2201      	movs	r2, #1
     cf8:	0011      	movs	r1, r2
     cfa:	4099      	lsls	r1, r3
     cfc:	4b09      	ldr	r3, [pc, #36]	; (d24 <artist_configure_tc_callbacks+0x4c>)
     cfe:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     d00:	2135      	movs	r1, #53	; 0x35
     d02:	5c63      	ldrb	r3, [r4, r1]
     d04:	2001      	movs	r0, #1
     d06:	4303      	orrs	r3, r0
     d08:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     d0a:	69e3      	ldr	r3, [r4, #28]
     d0c:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
     d0e:	bd10      	pop	{r4, pc}
     d10:	200008e0 	.word	0x200008e0
     d14:	00000ca9 	.word	0x00000ca9
     d18:	00002875 	.word	0x00002875
     d1c:	0000293d 	.word	0x0000293d
     d20:	0000ab74 	.word	0x0000ab74
     d24:	e000e100 	.word	0xe000e100

00000d28 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     d28:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     d2a:	2000      	movs	r0, #0
     d2c:	4b08      	ldr	r3, [pc, #32]	; (d50 <delay_init+0x28>)
     d2e:	4798      	blx	r3
     d30:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     d32:	4c08      	ldr	r4, [pc, #32]	; (d54 <delay_init+0x2c>)
     d34:	21fa      	movs	r1, #250	; 0xfa
     d36:	0089      	lsls	r1, r1, #2
     d38:	47a0      	blx	r4
     d3a:	4b07      	ldr	r3, [pc, #28]	; (d58 <delay_init+0x30>)
     d3c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     d3e:	4907      	ldr	r1, [pc, #28]	; (d5c <delay_init+0x34>)
     d40:	0028      	movs	r0, r5
     d42:	47a0      	blx	r4
     d44:	4b06      	ldr	r3, [pc, #24]	; (d60 <delay_init+0x38>)
     d46:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     d48:	2205      	movs	r2, #5
     d4a:	4b06      	ldr	r3, [pc, #24]	; (d64 <delay_init+0x3c>)
     d4c:	601a      	str	r2, [r3, #0]
}
     d4e:	bd70      	pop	{r4, r5, r6, pc}
     d50:	00002605 	.word	0x00002605
     d54:	00007f39 	.word	0x00007f39
     d58:	20000000 	.word	0x20000000
     d5c:	000f4240 	.word	0x000f4240
     d60:	20000004 	.word	0x20000004
     d64:	e000e010 	.word	0xe000e010

00000d68 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     d68:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     d6a:	4b08      	ldr	r3, [pc, #32]	; (d8c <delay_cycles_us+0x24>)
     d6c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     d6e:	4a08      	ldr	r2, [pc, #32]	; (d90 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     d70:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d72:	2180      	movs	r1, #128	; 0x80
     d74:	0249      	lsls	r1, r1, #9
	while (n--) {
     d76:	3801      	subs	r0, #1
     d78:	d307      	bcc.n	d8a <delay_cycles_us+0x22>
	if (n > 0) {
     d7a:	2c00      	cmp	r4, #0
     d7c:	d0fb      	beq.n	d76 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     d7e:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     d80:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d82:	6813      	ldr	r3, [r2, #0]
     d84:	420b      	tst	r3, r1
     d86:	d0fc      	beq.n	d82 <delay_cycles_us+0x1a>
     d88:	e7f5      	b.n	d76 <delay_cycles_us+0xe>
	}
}
     d8a:	bd30      	pop	{r4, r5, pc}
     d8c:	20000004 	.word	0x20000004
     d90:	e000e010 	.word	0xe000e010

00000d94 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     d94:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     d96:	4b08      	ldr	r3, [pc, #32]	; (db8 <delay_cycles_ms+0x24>)
     d98:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     d9a:	4a08      	ldr	r2, [pc, #32]	; (dbc <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     d9c:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d9e:	2180      	movs	r1, #128	; 0x80
     da0:	0249      	lsls	r1, r1, #9
	while (n--) {
     da2:	3801      	subs	r0, #1
     da4:	d307      	bcc.n	db6 <delay_cycles_ms+0x22>
	if (n > 0) {
     da6:	2c00      	cmp	r4, #0
     da8:	d0fb      	beq.n	da2 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     daa:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     dac:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     dae:	6813      	ldr	r3, [r2, #0]
     db0:	420b      	tst	r3, r1
     db2:	d0fc      	beq.n	dae <delay_cycles_ms+0x1a>
     db4:	e7f5      	b.n	da2 <delay_cycles_ms+0xe>
	}
}
     db6:	bd30      	pop	{r4, r5, pc}
     db8:	20000000 	.word	0x20000000
     dbc:	e000e010 	.word	0xe000e010

00000dc0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     dc0:	4b0c      	ldr	r3, [pc, #48]	; (df4 <cpu_irq_enter_critical+0x34>)
     dc2:	681b      	ldr	r3, [r3, #0]
     dc4:	2b00      	cmp	r3, #0
     dc6:	d106      	bne.n	dd6 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     dc8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     dcc:	2b00      	cmp	r3, #0
     dce:	d007      	beq.n	de0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     dd0:	2200      	movs	r2, #0
     dd2:	4b09      	ldr	r3, [pc, #36]	; (df8 <cpu_irq_enter_critical+0x38>)
     dd4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     dd6:	4a07      	ldr	r2, [pc, #28]	; (df4 <cpu_irq_enter_critical+0x34>)
     dd8:	6813      	ldr	r3, [r2, #0]
     dda:	3301      	adds	r3, #1
     ddc:	6013      	str	r3, [r2, #0]
}
     dde:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     de0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     de2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     de6:	2200      	movs	r2, #0
     de8:	4b04      	ldr	r3, [pc, #16]	; (dfc <cpu_irq_enter_critical+0x3c>)
     dea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     dec:	3201      	adds	r2, #1
     dee:	4b02      	ldr	r3, [pc, #8]	; (df8 <cpu_irq_enter_critical+0x38>)
     df0:	701a      	strb	r2, [r3, #0]
     df2:	e7f0      	b.n	dd6 <cpu_irq_enter_critical+0x16>
     df4:	2000023c 	.word	0x2000023c
     df8:	20000240 	.word	0x20000240
     dfc:	20000008 	.word	0x20000008

00000e00 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e00:	4b08      	ldr	r3, [pc, #32]	; (e24 <cpu_irq_leave_critical+0x24>)
     e02:	681a      	ldr	r2, [r3, #0]
     e04:	3a01      	subs	r2, #1
     e06:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     e08:	681b      	ldr	r3, [r3, #0]
     e0a:	2b00      	cmp	r3, #0
     e0c:	d109      	bne.n	e22 <cpu_irq_leave_critical+0x22>
     e0e:	4b06      	ldr	r3, [pc, #24]	; (e28 <cpu_irq_leave_critical+0x28>)
     e10:	781b      	ldrb	r3, [r3, #0]
     e12:	2b00      	cmp	r3, #0
     e14:	d005      	beq.n	e22 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     e16:	2201      	movs	r2, #1
     e18:	4b04      	ldr	r3, [pc, #16]	; (e2c <cpu_irq_leave_critical+0x2c>)
     e1a:	701a      	strb	r2, [r3, #0]
     e1c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     e20:	b662      	cpsie	i
	}
}
     e22:	4770      	bx	lr
     e24:	2000023c 	.word	0x2000023c
     e28:	20000240 	.word	0x20000240
     e2c:	20000008 	.word	0x20000008

00000e30 <system_board_init>:




void system_board_init(void)
{
     e30:	b5f0      	push	{r4, r5, r6, r7, lr}
     e32:	46c6      	mov	lr, r8
     e34:	b500      	push	{lr}
     e36:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     e38:	ac01      	add	r4, sp, #4
     e3a:	2601      	movs	r6, #1
     e3c:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     e3e:	2700      	movs	r7, #0
     e40:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     e42:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     e44:	0021      	movs	r1, r4
     e46:	2013      	movs	r0, #19
     e48:	4d27      	ldr	r5, [pc, #156]	; (ee8 <system_board_init+0xb8>)
     e4a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     e4c:	4b27      	ldr	r3, [pc, #156]	; (eec <system_board_init+0xbc>)
     e4e:	4698      	mov	r8, r3
     e50:	2380      	movs	r3, #128	; 0x80
     e52:	031b      	lsls	r3, r3, #12
     e54:	4642      	mov	r2, r8
     e56:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     e58:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     e5a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     e5c:	0021      	movs	r1, r4
     e5e:	201c      	movs	r0, #28
     e60:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
     e62:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     e64:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     e66:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     e68:	0021      	movs	r1, r4
     e6a:	2052      	movs	r0, #82	; 0x52
     e6c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     e6e:	0021      	movs	r1, r4
     e70:	203e      	movs	r0, #62	; 0x3e
     e72:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     e74:	0021      	movs	r1, r4
     e76:	203f      	movs	r0, #63	; 0x3f
     e78:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     e7a:	0021      	movs	r1, r4
     e7c:	202f      	movs	r0, #47	; 0x2f
     e7e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     e80:	0021      	movs	r1, r4
     e82:	2014      	movs	r0, #20
     e84:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     e86:	2280      	movs	r2, #128	; 0x80
     e88:	02d2      	lsls	r2, r2, #11
     e8a:	4b19      	ldr	r3, [pc, #100]	; (ef0 <system_board_init+0xc0>)
     e8c:	619a      	str	r2, [r3, #24]
     e8e:	4b19      	ldr	r3, [pc, #100]	; (ef4 <system_board_init+0xc4>)
     e90:	2280      	movs	r2, #128	; 0x80
     e92:	05d2      	lsls	r2, r2, #23
     e94:	619a      	str	r2, [r3, #24]
     e96:	2280      	movs	r2, #128	; 0x80
     e98:	0612      	lsls	r2, r2, #24
     e9a:	619a      	str	r2, [r3, #24]
     e9c:	2280      	movs	r2, #128	; 0x80
     e9e:	0212      	lsls	r2, r2, #8
     ea0:	619a      	str	r2, [r3, #24]
     ea2:	2380      	movs	r3, #128	; 0x80
     ea4:	035b      	lsls	r3, r3, #13
     ea6:	4642      	mov	r2, r8
     ea8:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     eaa:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     eac:	0021      	movs	r1, r4
     eae:	2053      	movs	r0, #83	; 0x53
     eb0:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     eb2:	4a11      	ldr	r2, [pc, #68]	; (ef8 <system_board_init+0xc8>)
     eb4:	6a11      	ldr	r1, [r2, #32]
     eb6:	2380      	movs	r3, #128	; 0x80
     eb8:	039b      	lsls	r3, r3, #14
     eba:	430b      	orrs	r3, r1
     ebc:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     ebe:	2204      	movs	r2, #4
     ec0:	4b0e      	ldr	r3, [pc, #56]	; (efc <system_board_init+0xcc>)
     ec2:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     ec4:	466b      	mov	r3, sp
     ec6:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     ec8:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     eca:	2305      	movs	r3, #5
     ecc:	466a      	mov	r2, sp
     ece:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     ed0:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     ed2:	4669      	mov	r1, sp
     ed4:	2009      	movs	r0, #9
     ed6:	4c0a      	ldr	r4, [pc, #40]	; (f00 <system_board_init+0xd0>)
     ed8:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     eda:	4669      	mov	r1, sp
     edc:	200c      	movs	r0, #12
     ede:	47a0      	blx	r4
#endif

}
     ee0:	b002      	add	sp, #8
     ee2:	bc04      	pop	{r2}
     ee4:	4690      	mov	r8, r2
     ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ee8:	000010d5 	.word	0x000010d5
     eec:	41004400 	.word	0x41004400
     ef0:	41004500 	.word	0x41004500
     ef4:	41004480 	.word	0x41004480
     ef8:	40000400 	.word	0x40000400
     efc:	42005400 	.word	0x42005400
     f00:	00002815 	.word	0x00002815

00000f04 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f04:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     f06:	2a00      	cmp	r2, #0
     f08:	d001      	beq.n	f0e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     f0a:	0018      	movs	r0, r3
     f0c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     f0e:	008b      	lsls	r3, r1, #2
     f10:	4a06      	ldr	r2, [pc, #24]	; (f2c <extint_register_callback+0x28>)
     f12:	589b      	ldr	r3, [r3, r2]
     f14:	2b00      	cmp	r3, #0
     f16:	d003      	beq.n	f20 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     f18:	4283      	cmp	r3, r0
     f1a:	d005      	beq.n	f28 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     f1c:	231d      	movs	r3, #29
     f1e:	e7f4      	b.n	f0a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     f20:	0089      	lsls	r1, r1, #2
     f22:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     f24:	2300      	movs	r3, #0
     f26:	e7f0      	b.n	f0a <extint_register_callback+0x6>
		return STATUS_OK;
     f28:	2300      	movs	r3, #0
     f2a:	e7ee      	b.n	f0a <extint_register_callback+0x6>
     f2c:	2000223c 	.word	0x2000223c

00000f30 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f30:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     f32:	2900      	cmp	r1, #0
     f34:	d001      	beq.n	f3a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     f36:	0018      	movs	r0, r3
     f38:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     f3a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     f3c:	281f      	cmp	r0, #31
     f3e:	d800      	bhi.n	f42 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     f40:	4a02      	ldr	r2, [pc, #8]	; (f4c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     f42:	2301      	movs	r3, #1
     f44:	4083      	lsls	r3, r0
     f46:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     f48:	2300      	movs	r3, #0
     f4a:	e7f4      	b.n	f36 <extint_chan_enable_callback+0x6>
     f4c:	40001800 	.word	0x40001800

00000f50 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f50:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     f52:	2900      	cmp	r1, #0
     f54:	d001      	beq.n	f5a <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     f56:	0018      	movs	r0, r3
     f58:	4770      	bx	lr
		return NULL;
     f5a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     f5c:	281f      	cmp	r0, #31
     f5e:	d800      	bhi.n	f62 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     f60:	4a02      	ldr	r2, [pc, #8]	; (f6c <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     f62:	2301      	movs	r3, #1
     f64:	4083      	lsls	r3, r0
     f66:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     f68:	2300      	movs	r3, #0
     f6a:	e7f4      	b.n	f56 <extint_chan_disable_callback+0x6>
     f6c:	40001800 	.word	0x40001800

00000f70 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     f70:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     f72:	2200      	movs	r2, #0
     f74:	4b10      	ldr	r3, [pc, #64]	; (fb8 <EIC_Handler+0x48>)
     f76:	701a      	strb	r2, [r3, #0]
     f78:	2300      	movs	r3, #0
     f7a:	4910      	ldr	r1, [pc, #64]	; (fbc <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     f7c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     f7e:	4e10      	ldr	r6, [pc, #64]	; (fc0 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     f80:	4c0d      	ldr	r4, [pc, #52]	; (fb8 <EIC_Handler+0x48>)
     f82:	e00a      	b.n	f9a <EIC_Handler+0x2a>
		return eics[eic_index];
     f84:	490d      	ldr	r1, [pc, #52]	; (fbc <EIC_Handler+0x4c>)
     f86:	e008      	b.n	f9a <EIC_Handler+0x2a>
     f88:	7823      	ldrb	r3, [r4, #0]
     f8a:	3301      	adds	r3, #1
     f8c:	b2db      	uxtb	r3, r3
     f8e:	7023      	strb	r3, [r4, #0]
     f90:	2b0f      	cmp	r3, #15
     f92:	d810      	bhi.n	fb6 <EIC_Handler+0x46>
		return NULL;
     f94:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     f96:	2b1f      	cmp	r3, #31
     f98:	d9f4      	bls.n	f84 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     f9a:	0028      	movs	r0, r5
     f9c:	4018      	ands	r0, r3
     f9e:	2201      	movs	r2, #1
     fa0:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     fa2:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     fa4:	4210      	tst	r0, r2
     fa6:	d0ef      	beq.n	f88 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     fa8:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     faa:	009b      	lsls	r3, r3, #2
     fac:	599b      	ldr	r3, [r3, r6]
     fae:	2b00      	cmp	r3, #0
     fb0:	d0ea      	beq.n	f88 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     fb2:	4798      	blx	r3
     fb4:	e7e8      	b.n	f88 <EIC_Handler+0x18>
			}
		}
	}
}
     fb6:	bd70      	pop	{r4, r5, r6, pc}
     fb8:	20002238 	.word	0x20002238
     fbc:	40001800 	.word	0x40001800
     fc0:	2000223c 	.word	0x2000223c

00000fc4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     fc4:	4a04      	ldr	r2, [pc, #16]	; (fd8 <_extint_enable+0x14>)
     fc6:	7813      	ldrb	r3, [r2, #0]
     fc8:	2102      	movs	r1, #2
     fca:	430b      	orrs	r3, r1
     fcc:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     fce:	7853      	ldrb	r3, [r2, #1]
     fd0:	b25b      	sxtb	r3, r3
     fd2:	2b00      	cmp	r3, #0
     fd4:	dbfb      	blt.n	fce <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     fd6:	4770      	bx	lr
     fd8:	40001800 	.word	0x40001800

00000fdc <_system_extint_init>:
{
     fdc:	b500      	push	{lr}
     fde:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     fe0:	4a12      	ldr	r2, [pc, #72]	; (102c <_system_extint_init+0x50>)
     fe2:	6993      	ldr	r3, [r2, #24]
     fe4:	2140      	movs	r1, #64	; 0x40
     fe6:	430b      	orrs	r3, r1
     fe8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     fea:	a901      	add	r1, sp, #4
     fec:	2300      	movs	r3, #0
     fee:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     ff0:	2005      	movs	r0, #5
     ff2:	4b0f      	ldr	r3, [pc, #60]	; (1030 <_system_extint_init+0x54>)
     ff4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     ff6:	2005      	movs	r0, #5
     ff8:	4b0e      	ldr	r3, [pc, #56]	; (1034 <_system_extint_init+0x58>)
     ffa:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     ffc:	4a0e      	ldr	r2, [pc, #56]	; (1038 <_system_extint_init+0x5c>)
     ffe:	7813      	ldrb	r3, [r2, #0]
    1000:	2101      	movs	r1, #1
    1002:	430b      	orrs	r3, r1
    1004:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    1006:	7853      	ldrb	r3, [r2, #1]
    1008:	b25b      	sxtb	r3, r3
    100a:	2b00      	cmp	r3, #0
    100c:	dbfb      	blt.n	1006 <_system_extint_init+0x2a>
    100e:	4b0b      	ldr	r3, [pc, #44]	; (103c <_system_extint_init+0x60>)
    1010:	0019      	movs	r1, r3
    1012:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    1014:	2200      	movs	r2, #0
    1016:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    1018:	4299      	cmp	r1, r3
    101a:	d1fc      	bne.n	1016 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    101c:	2210      	movs	r2, #16
    101e:	4b08      	ldr	r3, [pc, #32]	; (1040 <_system_extint_init+0x64>)
    1020:	601a      	str	r2, [r3, #0]
	_extint_enable();
    1022:	4b08      	ldr	r3, [pc, #32]	; (1044 <_system_extint_init+0x68>)
    1024:	4798      	blx	r3
}
    1026:	b003      	add	sp, #12
    1028:	bd00      	pop	{pc}
    102a:	46c0      	nop			; (mov r8, r8)
    102c:	40000400 	.word	0x40000400
    1030:	0000271d 	.word	0x0000271d
    1034:	00002691 	.word	0x00002691
    1038:	40001800 	.word	0x40001800
    103c:	2000223c 	.word	0x2000223c
    1040:	e000e100 	.word	0xe000e100
    1044:	00000fc5 	.word	0x00000fc5

00001048 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    1048:	2300      	movs	r3, #0
    104a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    104c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    104e:	2201      	movs	r2, #1
    1050:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    1052:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    1054:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    1056:	3302      	adds	r3, #2
    1058:	72c3      	strb	r3, [r0, #11]
}
    105a:	4770      	bx	lr

0000105c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    105c:	b5f0      	push	{r4, r5, r6, r7, lr}
    105e:	b083      	sub	sp, #12
    1060:	0005      	movs	r5, r0
    1062:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1064:	a901      	add	r1, sp, #4
    1066:	2300      	movs	r3, #0
    1068:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    106a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    106c:	7923      	ldrb	r3, [r4, #4]
    106e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    1070:	7a23      	ldrb	r3, [r4, #8]
    1072:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    1074:	7820      	ldrb	r0, [r4, #0]
    1076:	4b15      	ldr	r3, [pc, #84]	; (10cc <extint_chan_set_config+0x70>)
    1078:	4798      	blx	r3
		return NULL;
    107a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    107c:	2d1f      	cmp	r5, #31
    107e:	d800      	bhi.n	1082 <extint_chan_set_config+0x26>
		return eics[eic_index];
    1080:	4813      	ldr	r0, [pc, #76]	; (10d0 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    1082:	2207      	movs	r2, #7
    1084:	402a      	ands	r2, r5
    1086:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    1088:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    108a:	7aa3      	ldrb	r3, [r4, #10]
    108c:	2b00      	cmp	r3, #0
    108e:	d001      	beq.n	1094 <extint_chan_set_config+0x38>
    1090:	2308      	movs	r3, #8
    1092:	431f      	orrs	r7, r3
    1094:	08eb      	lsrs	r3, r5, #3
    1096:	009b      	lsls	r3, r3, #2
    1098:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    109a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    109c:	260f      	movs	r6, #15
    109e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    10a0:	43b1      	bics	r1, r6
			(new_config << config_pos);
    10a2:	4097      	lsls	r7, r2
    10a4:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    10a6:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    10a8:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    10aa:	7a63      	ldrb	r3, [r4, #9]
    10ac:	2b00      	cmp	r3, #0
    10ae:	d106      	bne.n	10be <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    10b0:	6943      	ldr	r3, [r0, #20]
    10b2:	2201      	movs	r2, #1
    10b4:	40aa      	lsls	r2, r5
    10b6:	4393      	bics	r3, r2
    10b8:	6143      	str	r3, [r0, #20]
	}
}
    10ba:	b003      	add	sp, #12
    10bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    10be:	6942      	ldr	r2, [r0, #20]
    10c0:	2301      	movs	r3, #1
    10c2:	40ab      	lsls	r3, r5
    10c4:	4313      	orrs	r3, r2
    10c6:	6143      	str	r3, [r0, #20]
    10c8:	e7f7      	b.n	10ba <extint_chan_set_config+0x5e>
    10ca:	46c0      	nop			; (mov r8, r8)
    10cc:	00002815 	.word	0x00002815
    10d0:	40001800 	.word	0x40001800

000010d4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    10d4:	b500      	push	{lr}
    10d6:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    10d8:	ab01      	add	r3, sp, #4
    10da:	2280      	movs	r2, #128	; 0x80
    10dc:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    10de:	780a      	ldrb	r2, [r1, #0]
    10e0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    10e2:	784a      	ldrb	r2, [r1, #1]
    10e4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    10e6:	788a      	ldrb	r2, [r1, #2]
    10e8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    10ea:	0019      	movs	r1, r3
    10ec:	4b01      	ldr	r3, [pc, #4]	; (10f4 <port_pin_set_config+0x20>)
    10ee:	4798      	blx	r3
}
    10f0:	b003      	add	sp, #12
    10f2:	bd00      	pop	{pc}
    10f4:	00002815 	.word	0x00002815

000010f8 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    10f8:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    10fa:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    10fc:	2340      	movs	r3, #64	; 0x40
    10fe:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1100:	4281      	cmp	r1, r0
    1102:	d202      	bcs.n	110a <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1104:	0018      	movs	r0, r3
    1106:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1108:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    110a:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    110c:	1c63      	adds	r3, r4, #1
    110e:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1110:	4288      	cmp	r0, r1
    1112:	d9f9      	bls.n	1108 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1114:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1116:	2cff      	cmp	r4, #255	; 0xff
    1118:	d8f4      	bhi.n	1104 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    111a:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    111c:	2300      	movs	r3, #0
    111e:	e7f1      	b.n	1104 <_sercom_get_sync_baud_val+0xc>

00001120 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1120:	b5f0      	push	{r4, r5, r6, r7, lr}
    1122:	46de      	mov	lr, fp
    1124:	4657      	mov	r7, sl
    1126:	464e      	mov	r6, r9
    1128:	4645      	mov	r5, r8
    112a:	b5e0      	push	{r5, r6, r7, lr}
    112c:	b089      	sub	sp, #36	; 0x24
    112e:	000c      	movs	r4, r1
    1130:	9205      	str	r2, [sp, #20]
    1132:	aa12      	add	r2, sp, #72	; 0x48
    1134:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1136:	0005      	movs	r5, r0
    1138:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    113a:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    113c:	42a5      	cmp	r5, r4
    113e:	d907      	bls.n	1150 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1140:	0010      	movs	r0, r2
    1142:	b009      	add	sp, #36	; 0x24
    1144:	bc3c      	pop	{r2, r3, r4, r5}
    1146:	4690      	mov	r8, r2
    1148:	4699      	mov	r9, r3
    114a:	46a2      	mov	sl, r4
    114c:	46ab      	mov	fp, r5
    114e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1150:	2b00      	cmp	r3, #0
    1152:	d155      	bne.n	1200 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1154:	0002      	movs	r2, r0
    1156:	0008      	movs	r0, r1
    1158:	2100      	movs	r1, #0
    115a:	4d63      	ldr	r5, [pc, #396]	; (12e8 <_sercom_get_async_baud_val+0x1c8>)
    115c:	47a8      	blx	r5
    115e:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1160:	0026      	movs	r6, r4
    1162:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    1164:	2300      	movs	r3, #0
    1166:	2400      	movs	r4, #0
    1168:	9300      	str	r3, [sp, #0]
    116a:	9401      	str	r4, [sp, #4]
    116c:	2200      	movs	r2, #0
    116e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1170:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1172:	2120      	movs	r1, #32
    1174:	468c      	mov	ip, r1
    1176:	391f      	subs	r1, #31
    1178:	9602      	str	r6, [sp, #8]
    117a:	9703      	str	r7, [sp, #12]
    117c:	e014      	b.n	11a8 <_sercom_get_async_baud_val+0x88>
    117e:	4664      	mov	r4, ip
    1180:	1a24      	subs	r4, r4, r0
    1182:	000d      	movs	r5, r1
    1184:	40e5      	lsrs	r5, r4
    1186:	46a8      	mov	r8, r5
    1188:	e015      	b.n	11b6 <_sercom_get_async_baud_val+0x96>
			r = r - d;
    118a:	9c02      	ldr	r4, [sp, #8]
    118c:	9d03      	ldr	r5, [sp, #12]
    118e:	1b12      	subs	r2, r2, r4
    1190:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1192:	464d      	mov	r5, r9
    1194:	9e00      	ldr	r6, [sp, #0]
    1196:	9f01      	ldr	r7, [sp, #4]
    1198:	4335      	orrs	r5, r6
    119a:	003c      	movs	r4, r7
    119c:	4646      	mov	r6, r8
    119e:	4334      	orrs	r4, r6
    11a0:	9500      	str	r5, [sp, #0]
    11a2:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    11a4:	3801      	subs	r0, #1
    11a6:	d31d      	bcc.n	11e4 <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    11a8:	2420      	movs	r4, #32
    11aa:	4264      	negs	r4, r4
    11ac:	1904      	adds	r4, r0, r4
    11ae:	d4e6      	bmi.n	117e <_sercom_get_async_baud_val+0x5e>
    11b0:	000d      	movs	r5, r1
    11b2:	40a5      	lsls	r5, r4
    11b4:	46a8      	mov	r8, r5
    11b6:	000c      	movs	r4, r1
    11b8:	4084      	lsls	r4, r0
    11ba:	46a1      	mov	r9, r4
		r = r << 1;
    11bc:	1892      	adds	r2, r2, r2
    11be:	415b      	adcs	r3, r3
    11c0:	0014      	movs	r4, r2
    11c2:	001d      	movs	r5, r3
		if (n & bit_shift) {
    11c4:	4646      	mov	r6, r8
    11c6:	465f      	mov	r7, fp
    11c8:	423e      	tst	r6, r7
    11ca:	d003      	beq.n	11d4 <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    11cc:	000e      	movs	r6, r1
    11ce:	4326      	orrs	r6, r4
    11d0:	0032      	movs	r2, r6
    11d2:	002b      	movs	r3, r5
		if (r >= d) {
    11d4:	9c02      	ldr	r4, [sp, #8]
    11d6:	9d03      	ldr	r5, [sp, #12]
    11d8:	429d      	cmp	r5, r3
    11da:	d8e3      	bhi.n	11a4 <_sercom_get_async_baud_val+0x84>
    11dc:	d1d5      	bne.n	118a <_sercom_get_async_baud_val+0x6a>
    11de:	4294      	cmp	r4, r2
    11e0:	d8e0      	bhi.n	11a4 <_sercom_get_async_baud_val+0x84>
    11e2:	e7d2      	b.n	118a <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    11e4:	2200      	movs	r2, #0
    11e6:	2301      	movs	r3, #1
    11e8:	9800      	ldr	r0, [sp, #0]
    11ea:	9901      	ldr	r1, [sp, #4]
    11ec:	1a12      	subs	r2, r2, r0
    11ee:	418b      	sbcs	r3, r1
    11f0:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    11f2:	0c13      	lsrs	r3, r2, #16
    11f4:	040a      	lsls	r2, r1, #16
    11f6:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    11f8:	9b05      	ldr	r3, [sp, #20]
    11fa:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    11fc:	2200      	movs	r2, #0
    11fe:	e79f      	b.n	1140 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    1200:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1202:	2b01      	cmp	r3, #1
    1204:	d1f8      	bne.n	11f8 <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1206:	0f63      	lsrs	r3, r4, #29
    1208:	9304      	str	r3, [sp, #16]
    120a:	00e3      	lsls	r3, r4, #3
    120c:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    120e:	000a      	movs	r2, r1
    1210:	2300      	movs	r3, #0
    1212:	2100      	movs	r1, #0
    1214:	4c34      	ldr	r4, [pc, #208]	; (12e8 <_sercom_get_async_baud_val+0x1c8>)
    1216:	47a0      	blx	r4
    1218:	0004      	movs	r4, r0
    121a:	000d      	movs	r5, r1
    121c:	2300      	movs	r3, #0
    121e:	469c      	mov	ip, r3
    1220:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    1222:	3320      	adds	r3, #32
    1224:	469b      	mov	fp, r3
    1226:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    1228:	4663      	mov	r3, ip
    122a:	9307      	str	r3, [sp, #28]
    122c:	e048      	b.n	12c0 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    122e:	4659      	mov	r1, fp
    1230:	1bc9      	subs	r1, r1, r7
    1232:	0030      	movs	r0, r6
    1234:	40c8      	lsrs	r0, r1
    1236:	4682      	mov	sl, r0
    1238:	e010      	b.n	125c <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    123a:	9800      	ldr	r0, [sp, #0]
    123c:	9901      	ldr	r1, [sp, #4]
    123e:	1a12      	subs	r2, r2, r0
    1240:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1242:	9902      	ldr	r1, [sp, #8]
    1244:	4648      	mov	r0, r9
    1246:	4301      	orrs	r1, r0
    1248:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    124a:	3f01      	subs	r7, #1
    124c:	d325      	bcc.n	129a <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    124e:	2120      	movs	r1, #32
    1250:	4249      	negs	r1, r1
    1252:	1879      	adds	r1, r7, r1
    1254:	d4eb      	bmi.n	122e <_sercom_get_async_baud_val+0x10e>
    1256:	0030      	movs	r0, r6
    1258:	4088      	lsls	r0, r1
    125a:	4682      	mov	sl, r0
    125c:	0031      	movs	r1, r6
    125e:	40b9      	lsls	r1, r7
    1260:	4689      	mov	r9, r1
		r = r << 1;
    1262:	1892      	adds	r2, r2, r2
    1264:	415b      	adcs	r3, r3
    1266:	0010      	movs	r0, r2
    1268:	0019      	movs	r1, r3
		if (n & bit_shift) {
    126a:	4644      	mov	r4, r8
    126c:	464d      	mov	r5, r9
    126e:	402c      	ands	r4, r5
    1270:	46a4      	mov	ip, r4
    1272:	4654      	mov	r4, sl
    1274:	9d04      	ldr	r5, [sp, #16]
    1276:	402c      	ands	r4, r5
    1278:	46a2      	mov	sl, r4
    127a:	4664      	mov	r4, ip
    127c:	4655      	mov	r5, sl
    127e:	432c      	orrs	r4, r5
    1280:	d003      	beq.n	128a <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    1282:	0034      	movs	r4, r6
    1284:	4304      	orrs	r4, r0
    1286:	0022      	movs	r2, r4
    1288:	000b      	movs	r3, r1
		if (r >= d) {
    128a:	9800      	ldr	r0, [sp, #0]
    128c:	9901      	ldr	r1, [sp, #4]
    128e:	4299      	cmp	r1, r3
    1290:	d8db      	bhi.n	124a <_sercom_get_async_baud_val+0x12a>
    1292:	d1d2      	bne.n	123a <_sercom_get_async_baud_val+0x11a>
    1294:	4290      	cmp	r0, r2
    1296:	d8d8      	bhi.n	124a <_sercom_get_async_baud_val+0x12a>
    1298:	e7cf      	b.n	123a <_sercom_get_async_baud_val+0x11a>
    129a:	9c00      	ldr	r4, [sp, #0]
    129c:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    129e:	9902      	ldr	r1, [sp, #8]
    12a0:	9a07      	ldr	r2, [sp, #28]
    12a2:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    12a4:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    12a6:	4911      	ldr	r1, [pc, #68]	; (12ec <_sercom_get_async_baud_val+0x1cc>)
    12a8:	428b      	cmp	r3, r1
    12aa:	d914      	bls.n	12d6 <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    12ac:	9b06      	ldr	r3, [sp, #24]
    12ae:	3301      	adds	r3, #1
    12b0:	b2db      	uxtb	r3, r3
    12b2:	0019      	movs	r1, r3
    12b4:	9306      	str	r3, [sp, #24]
    12b6:	0013      	movs	r3, r2
    12b8:	3301      	adds	r3, #1
    12ba:	9307      	str	r3, [sp, #28]
    12bc:	2908      	cmp	r1, #8
    12be:	d008      	beq.n	12d2 <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    12c0:	2300      	movs	r3, #0
    12c2:	9302      	str	r3, [sp, #8]
    12c4:	2200      	movs	r2, #0
    12c6:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    12c8:	213f      	movs	r1, #63	; 0x3f
    12ca:	9400      	str	r4, [sp, #0]
    12cc:	9501      	str	r5, [sp, #4]
    12ce:	000f      	movs	r7, r1
    12d0:	e7bd      	b.n	124e <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    12d2:	2240      	movs	r2, #64	; 0x40
    12d4:	e734      	b.n	1140 <_sercom_get_async_baud_val+0x20>
    12d6:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    12d8:	9906      	ldr	r1, [sp, #24]
    12da:	2908      	cmp	r1, #8
    12dc:	d100      	bne.n	12e0 <_sercom_get_async_baud_val+0x1c0>
    12de:	e72f      	b.n	1140 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    12e0:	034a      	lsls	r2, r1, #13
    12e2:	431a      	orrs	r2, r3
    12e4:	e788      	b.n	11f8 <_sercom_get_async_baud_val+0xd8>
    12e6:	46c0      	nop			; (mov r8, r8)
    12e8:	00008315 	.word	0x00008315
    12ec:	00001fff 	.word	0x00001fff

000012f0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    12f0:	b510      	push	{r4, lr}
    12f2:	b082      	sub	sp, #8
    12f4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    12f6:	4b0e      	ldr	r3, [pc, #56]	; (1330 <sercom_set_gclk_generator+0x40>)
    12f8:	781b      	ldrb	r3, [r3, #0]
    12fa:	2b00      	cmp	r3, #0
    12fc:	d007      	beq.n	130e <sercom_set_gclk_generator+0x1e>
    12fe:	2900      	cmp	r1, #0
    1300:	d105      	bne.n	130e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1302:	4b0b      	ldr	r3, [pc, #44]	; (1330 <sercom_set_gclk_generator+0x40>)
    1304:	785b      	ldrb	r3, [r3, #1]
    1306:	4283      	cmp	r3, r0
    1308:	d010      	beq.n	132c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    130a:	201d      	movs	r0, #29
    130c:	e00c      	b.n	1328 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    130e:	a901      	add	r1, sp, #4
    1310:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1312:	2013      	movs	r0, #19
    1314:	4b07      	ldr	r3, [pc, #28]	; (1334 <sercom_set_gclk_generator+0x44>)
    1316:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1318:	2013      	movs	r0, #19
    131a:	4b07      	ldr	r3, [pc, #28]	; (1338 <sercom_set_gclk_generator+0x48>)
    131c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    131e:	4b04      	ldr	r3, [pc, #16]	; (1330 <sercom_set_gclk_generator+0x40>)
    1320:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1322:	2201      	movs	r2, #1
    1324:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1326:	2000      	movs	r0, #0
}
    1328:	b002      	add	sp, #8
    132a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    132c:	2000      	movs	r0, #0
    132e:	e7fb      	b.n	1328 <sercom_set_gclk_generator+0x38>
    1330:	20000244 	.word	0x20000244
    1334:	0000271d 	.word	0x0000271d
    1338:	00002691 	.word	0x00002691

0000133c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    133c:	4b40      	ldr	r3, [pc, #256]	; (1440 <_sercom_get_default_pad+0x104>)
    133e:	4298      	cmp	r0, r3
    1340:	d031      	beq.n	13a6 <_sercom_get_default_pad+0x6a>
    1342:	d90a      	bls.n	135a <_sercom_get_default_pad+0x1e>
    1344:	4b3f      	ldr	r3, [pc, #252]	; (1444 <_sercom_get_default_pad+0x108>)
    1346:	4298      	cmp	r0, r3
    1348:	d04d      	beq.n	13e6 <_sercom_get_default_pad+0xaa>
    134a:	4b3f      	ldr	r3, [pc, #252]	; (1448 <_sercom_get_default_pad+0x10c>)
    134c:	4298      	cmp	r0, r3
    134e:	d05a      	beq.n	1406 <_sercom_get_default_pad+0xca>
    1350:	4b3e      	ldr	r3, [pc, #248]	; (144c <_sercom_get_default_pad+0x110>)
    1352:	4298      	cmp	r0, r3
    1354:	d037      	beq.n	13c6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1356:	2000      	movs	r0, #0
}
    1358:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    135a:	4b3d      	ldr	r3, [pc, #244]	; (1450 <_sercom_get_default_pad+0x114>)
    135c:	4298      	cmp	r0, r3
    135e:	d00c      	beq.n	137a <_sercom_get_default_pad+0x3e>
    1360:	4b3c      	ldr	r3, [pc, #240]	; (1454 <_sercom_get_default_pad+0x118>)
    1362:	4298      	cmp	r0, r3
    1364:	d1f7      	bne.n	1356 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1366:	2901      	cmp	r1, #1
    1368:	d017      	beq.n	139a <_sercom_get_default_pad+0x5e>
    136a:	2900      	cmp	r1, #0
    136c:	d05d      	beq.n	142a <_sercom_get_default_pad+0xee>
    136e:	2902      	cmp	r1, #2
    1370:	d015      	beq.n	139e <_sercom_get_default_pad+0x62>
    1372:	2903      	cmp	r1, #3
    1374:	d015      	beq.n	13a2 <_sercom_get_default_pad+0x66>
	return 0;
    1376:	2000      	movs	r0, #0
    1378:	e7ee      	b.n	1358 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    137a:	2901      	cmp	r1, #1
    137c:	d007      	beq.n	138e <_sercom_get_default_pad+0x52>
    137e:	2900      	cmp	r1, #0
    1380:	d051      	beq.n	1426 <_sercom_get_default_pad+0xea>
    1382:	2902      	cmp	r1, #2
    1384:	d005      	beq.n	1392 <_sercom_get_default_pad+0x56>
    1386:	2903      	cmp	r1, #3
    1388:	d005      	beq.n	1396 <_sercom_get_default_pad+0x5a>
	return 0;
    138a:	2000      	movs	r0, #0
    138c:	e7e4      	b.n	1358 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    138e:	4832      	ldr	r0, [pc, #200]	; (1458 <_sercom_get_default_pad+0x11c>)
    1390:	e7e2      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1392:	4832      	ldr	r0, [pc, #200]	; (145c <_sercom_get_default_pad+0x120>)
    1394:	e7e0      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1396:	4832      	ldr	r0, [pc, #200]	; (1460 <_sercom_get_default_pad+0x124>)
    1398:	e7de      	b.n	1358 <_sercom_get_default_pad+0x1c>
    139a:	4832      	ldr	r0, [pc, #200]	; (1464 <_sercom_get_default_pad+0x128>)
    139c:	e7dc      	b.n	1358 <_sercom_get_default_pad+0x1c>
    139e:	4832      	ldr	r0, [pc, #200]	; (1468 <_sercom_get_default_pad+0x12c>)
    13a0:	e7da      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13a2:	4832      	ldr	r0, [pc, #200]	; (146c <_sercom_get_default_pad+0x130>)
    13a4:	e7d8      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13a6:	2901      	cmp	r1, #1
    13a8:	d007      	beq.n	13ba <_sercom_get_default_pad+0x7e>
    13aa:	2900      	cmp	r1, #0
    13ac:	d03f      	beq.n	142e <_sercom_get_default_pad+0xf2>
    13ae:	2902      	cmp	r1, #2
    13b0:	d005      	beq.n	13be <_sercom_get_default_pad+0x82>
    13b2:	2903      	cmp	r1, #3
    13b4:	d005      	beq.n	13c2 <_sercom_get_default_pad+0x86>
	return 0;
    13b6:	2000      	movs	r0, #0
    13b8:	e7ce      	b.n	1358 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13ba:	482d      	ldr	r0, [pc, #180]	; (1470 <_sercom_get_default_pad+0x134>)
    13bc:	e7cc      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13be:	482d      	ldr	r0, [pc, #180]	; (1474 <_sercom_get_default_pad+0x138>)
    13c0:	e7ca      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13c2:	482d      	ldr	r0, [pc, #180]	; (1478 <_sercom_get_default_pad+0x13c>)
    13c4:	e7c8      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13c6:	2901      	cmp	r1, #1
    13c8:	d007      	beq.n	13da <_sercom_get_default_pad+0x9e>
    13ca:	2900      	cmp	r1, #0
    13cc:	d031      	beq.n	1432 <_sercom_get_default_pad+0xf6>
    13ce:	2902      	cmp	r1, #2
    13d0:	d005      	beq.n	13de <_sercom_get_default_pad+0xa2>
    13d2:	2903      	cmp	r1, #3
    13d4:	d005      	beq.n	13e2 <_sercom_get_default_pad+0xa6>
	return 0;
    13d6:	2000      	movs	r0, #0
    13d8:	e7be      	b.n	1358 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13da:	4828      	ldr	r0, [pc, #160]	; (147c <_sercom_get_default_pad+0x140>)
    13dc:	e7bc      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13de:	4828      	ldr	r0, [pc, #160]	; (1480 <_sercom_get_default_pad+0x144>)
    13e0:	e7ba      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13e2:	4828      	ldr	r0, [pc, #160]	; (1484 <_sercom_get_default_pad+0x148>)
    13e4:	e7b8      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13e6:	2901      	cmp	r1, #1
    13e8:	d007      	beq.n	13fa <_sercom_get_default_pad+0xbe>
    13ea:	2900      	cmp	r1, #0
    13ec:	d023      	beq.n	1436 <_sercom_get_default_pad+0xfa>
    13ee:	2902      	cmp	r1, #2
    13f0:	d005      	beq.n	13fe <_sercom_get_default_pad+0xc2>
    13f2:	2903      	cmp	r1, #3
    13f4:	d005      	beq.n	1402 <_sercom_get_default_pad+0xc6>
	return 0;
    13f6:	2000      	movs	r0, #0
    13f8:	e7ae      	b.n	1358 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13fa:	4823      	ldr	r0, [pc, #140]	; (1488 <_sercom_get_default_pad+0x14c>)
    13fc:	e7ac      	b.n	1358 <_sercom_get_default_pad+0x1c>
    13fe:	4823      	ldr	r0, [pc, #140]	; (148c <_sercom_get_default_pad+0x150>)
    1400:	e7aa      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1402:	4823      	ldr	r0, [pc, #140]	; (1490 <_sercom_get_default_pad+0x154>)
    1404:	e7a8      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1406:	2901      	cmp	r1, #1
    1408:	d007      	beq.n	141a <_sercom_get_default_pad+0xde>
    140a:	2900      	cmp	r1, #0
    140c:	d015      	beq.n	143a <_sercom_get_default_pad+0xfe>
    140e:	2902      	cmp	r1, #2
    1410:	d005      	beq.n	141e <_sercom_get_default_pad+0xe2>
    1412:	2903      	cmp	r1, #3
    1414:	d005      	beq.n	1422 <_sercom_get_default_pad+0xe6>
	return 0;
    1416:	2000      	movs	r0, #0
    1418:	e79e      	b.n	1358 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    141a:	481e      	ldr	r0, [pc, #120]	; (1494 <_sercom_get_default_pad+0x158>)
    141c:	e79c      	b.n	1358 <_sercom_get_default_pad+0x1c>
    141e:	481e      	ldr	r0, [pc, #120]	; (1498 <_sercom_get_default_pad+0x15c>)
    1420:	e79a      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1422:	481e      	ldr	r0, [pc, #120]	; (149c <_sercom_get_default_pad+0x160>)
    1424:	e798      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1426:	481e      	ldr	r0, [pc, #120]	; (14a0 <_sercom_get_default_pad+0x164>)
    1428:	e796      	b.n	1358 <_sercom_get_default_pad+0x1c>
    142a:	2003      	movs	r0, #3
    142c:	e794      	b.n	1358 <_sercom_get_default_pad+0x1c>
    142e:	481d      	ldr	r0, [pc, #116]	; (14a4 <_sercom_get_default_pad+0x168>)
    1430:	e792      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1432:	481d      	ldr	r0, [pc, #116]	; (14a8 <_sercom_get_default_pad+0x16c>)
    1434:	e790      	b.n	1358 <_sercom_get_default_pad+0x1c>
    1436:	481d      	ldr	r0, [pc, #116]	; (14ac <_sercom_get_default_pad+0x170>)
    1438:	e78e      	b.n	1358 <_sercom_get_default_pad+0x1c>
    143a:	481d      	ldr	r0, [pc, #116]	; (14b0 <_sercom_get_default_pad+0x174>)
    143c:	e78c      	b.n	1358 <_sercom_get_default_pad+0x1c>
    143e:	46c0      	nop			; (mov r8, r8)
    1440:	42001000 	.word	0x42001000
    1444:	42001800 	.word	0x42001800
    1448:	42001c00 	.word	0x42001c00
    144c:	42001400 	.word	0x42001400
    1450:	42000800 	.word	0x42000800
    1454:	42000c00 	.word	0x42000c00
    1458:	00050003 	.word	0x00050003
    145c:	00060003 	.word	0x00060003
    1460:	00070003 	.word	0x00070003
    1464:	00010003 	.word	0x00010003
    1468:	001e0003 	.word	0x001e0003
    146c:	001f0003 	.word	0x001f0003
    1470:	000d0002 	.word	0x000d0002
    1474:	000e0002 	.word	0x000e0002
    1478:	000f0002 	.word	0x000f0002
    147c:	00110003 	.word	0x00110003
    1480:	00120003 	.word	0x00120003
    1484:	00130003 	.word	0x00130003
    1488:	003f0005 	.word	0x003f0005
    148c:	003e0005 	.word	0x003e0005
    1490:	00520005 	.word	0x00520005
    1494:	00170003 	.word	0x00170003
    1498:	00180003 	.word	0x00180003
    149c:	00190003 	.word	0x00190003
    14a0:	00040003 	.word	0x00040003
    14a4:	000c0002 	.word	0x000c0002
    14a8:	00100003 	.word	0x00100003
    14ac:	00530005 	.word	0x00530005
    14b0:	00160003 	.word	0x00160003

000014b4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    14b4:	b530      	push	{r4, r5, lr}
    14b6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    14b8:	4b0b      	ldr	r3, [pc, #44]	; (14e8 <_sercom_get_sercom_inst_index+0x34>)
    14ba:	466a      	mov	r2, sp
    14bc:	cb32      	ldmia	r3!, {r1, r4, r5}
    14be:	c232      	stmia	r2!, {r1, r4, r5}
    14c0:	cb32      	ldmia	r3!, {r1, r4, r5}
    14c2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    14c4:	9b00      	ldr	r3, [sp, #0]
    14c6:	4283      	cmp	r3, r0
    14c8:	d00b      	beq.n	14e2 <_sercom_get_sercom_inst_index+0x2e>
    14ca:	2301      	movs	r3, #1
    14cc:	009a      	lsls	r2, r3, #2
    14ce:	4669      	mov	r1, sp
    14d0:	5852      	ldr	r2, [r2, r1]
    14d2:	4282      	cmp	r2, r0
    14d4:	d006      	beq.n	14e4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14d6:	3301      	adds	r3, #1
    14d8:	2b06      	cmp	r3, #6
    14da:	d1f7      	bne.n	14cc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    14dc:	2000      	movs	r0, #0
}
    14de:	b007      	add	sp, #28
    14e0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14e2:	2300      	movs	r3, #0
			return i;
    14e4:	b2d8      	uxtb	r0, r3
    14e6:	e7fa      	b.n	14de <_sercom_get_sercom_inst_index+0x2a>
    14e8:	0000ab78 	.word	0x0000ab78

000014ec <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    14ec:	4770      	bx	lr
	...

000014f0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    14f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    14f2:	4b0a      	ldr	r3, [pc, #40]	; (151c <_sercom_set_handler+0x2c>)
    14f4:	781b      	ldrb	r3, [r3, #0]
    14f6:	2b00      	cmp	r3, #0
    14f8:	d10c      	bne.n	1514 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14fa:	4f09      	ldr	r7, [pc, #36]	; (1520 <_sercom_set_handler+0x30>)
    14fc:	4e09      	ldr	r6, [pc, #36]	; (1524 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    14fe:	4d0a      	ldr	r5, [pc, #40]	; (1528 <_sercom_set_handler+0x38>)
    1500:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1502:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1504:	195a      	adds	r2, r3, r5
    1506:	6014      	str	r4, [r2, #0]
    1508:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    150a:	2b18      	cmp	r3, #24
    150c:	d1f9      	bne.n	1502 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    150e:	2201      	movs	r2, #1
    1510:	4b02      	ldr	r3, [pc, #8]	; (151c <_sercom_set_handler+0x2c>)
    1512:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1514:	0080      	lsls	r0, r0, #2
    1516:	4b02      	ldr	r3, [pc, #8]	; (1520 <_sercom_set_handler+0x30>)
    1518:	50c1      	str	r1, [r0, r3]
}
    151a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    151c:	20000246 	.word	0x20000246
    1520:	20000248 	.word	0x20000248
    1524:	000014ed 	.word	0x000014ed
    1528:	2000227c 	.word	0x2000227c

0000152c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    152c:	b500      	push	{lr}
    152e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1530:	2309      	movs	r3, #9
    1532:	466a      	mov	r2, sp
    1534:	7013      	strb	r3, [r2, #0]
    1536:	3301      	adds	r3, #1
    1538:	7053      	strb	r3, [r2, #1]
    153a:	3301      	adds	r3, #1
    153c:	7093      	strb	r3, [r2, #2]
    153e:	3301      	adds	r3, #1
    1540:	70d3      	strb	r3, [r2, #3]
    1542:	3301      	adds	r3, #1
    1544:	7113      	strb	r3, [r2, #4]
    1546:	3301      	adds	r3, #1
    1548:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    154a:	4b03      	ldr	r3, [pc, #12]	; (1558 <_sercom_get_interrupt_vector+0x2c>)
    154c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    154e:	466b      	mov	r3, sp
    1550:	5618      	ldrsb	r0, [r3, r0]
}
    1552:	b003      	add	sp, #12
    1554:	bd00      	pop	{pc}
    1556:	46c0      	nop			; (mov r8, r8)
    1558:	000014b5 	.word	0x000014b5

0000155c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    155c:	b510      	push	{r4, lr}
    155e:	4b02      	ldr	r3, [pc, #8]	; (1568 <SERCOM0_Handler+0xc>)
    1560:	681b      	ldr	r3, [r3, #0]
    1562:	2000      	movs	r0, #0
    1564:	4798      	blx	r3
    1566:	bd10      	pop	{r4, pc}
    1568:	20000248 	.word	0x20000248

0000156c <SERCOM1_Handler>:
    156c:	b510      	push	{r4, lr}
    156e:	4b02      	ldr	r3, [pc, #8]	; (1578 <SERCOM1_Handler+0xc>)
    1570:	685b      	ldr	r3, [r3, #4]
    1572:	2001      	movs	r0, #1
    1574:	4798      	blx	r3
    1576:	bd10      	pop	{r4, pc}
    1578:	20000248 	.word	0x20000248

0000157c <SERCOM2_Handler>:
    157c:	b510      	push	{r4, lr}
    157e:	4b02      	ldr	r3, [pc, #8]	; (1588 <SERCOM2_Handler+0xc>)
    1580:	689b      	ldr	r3, [r3, #8]
    1582:	2002      	movs	r0, #2
    1584:	4798      	blx	r3
    1586:	bd10      	pop	{r4, pc}
    1588:	20000248 	.word	0x20000248

0000158c <SERCOM3_Handler>:
    158c:	b510      	push	{r4, lr}
    158e:	4b02      	ldr	r3, [pc, #8]	; (1598 <SERCOM3_Handler+0xc>)
    1590:	68db      	ldr	r3, [r3, #12]
    1592:	2003      	movs	r0, #3
    1594:	4798      	blx	r3
    1596:	bd10      	pop	{r4, pc}
    1598:	20000248 	.word	0x20000248

0000159c <SERCOM4_Handler>:
    159c:	b510      	push	{r4, lr}
    159e:	4b02      	ldr	r3, [pc, #8]	; (15a8 <SERCOM4_Handler+0xc>)
    15a0:	691b      	ldr	r3, [r3, #16]
    15a2:	2004      	movs	r0, #4
    15a4:	4798      	blx	r3
    15a6:	bd10      	pop	{r4, pc}
    15a8:	20000248 	.word	0x20000248

000015ac <SERCOM5_Handler>:
    15ac:	b510      	push	{r4, lr}
    15ae:	4b02      	ldr	r3, [pc, #8]	; (15b8 <SERCOM5_Handler+0xc>)
    15b0:	695b      	ldr	r3, [r3, #20]
    15b2:	2005      	movs	r0, #5
    15b4:	4798      	blx	r3
    15b6:	bd10      	pop	{r4, pc}
    15b8:	20000248 	.word	0x20000248

000015bc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    15bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15be:	46d6      	mov	lr, sl
    15c0:	464f      	mov	r7, r9
    15c2:	b580      	push	{r7, lr}
    15c4:	b08b      	sub	sp, #44	; 0x2c
    15c6:	4681      	mov	r9, r0
    15c8:	000f      	movs	r7, r1
    15ca:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    15cc:	0003      	movs	r3, r0
    15ce:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    15d0:	680b      	ldr	r3, [r1, #0]
    15d2:	079b      	lsls	r3, r3, #30
    15d4:	d409      	bmi.n	15ea <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    15d6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    15d8:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    15da:	07db      	lsls	r3, r3, #31
    15dc:	d400      	bmi.n	15e0 <spi_init+0x24>
    15de:	e098      	b.n	1712 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    15e0:	b00b      	add	sp, #44	; 0x2c
    15e2:	bc0c      	pop	{r2, r3}
    15e4:	4691      	mov	r9, r2
    15e6:	469a      	mov	sl, r3
    15e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    15ea:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15ec:	9305      	str	r3, [sp, #20]
    15ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    15f0:	9306      	str	r3, [sp, #24]
    15f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    15f4:	9307      	str	r3, [sp, #28]
    15f6:	6b53      	ldr	r3, [r2, #52]	; 0x34
    15f8:	9308      	str	r3, [sp, #32]
    15fa:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    15fc:	ab05      	add	r3, sp, #20
    15fe:	9301      	str	r3, [sp, #4]
    1600:	e00a      	b.n	1618 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1602:	0038      	movs	r0, r7
    1604:	4b93      	ldr	r3, [pc, #588]	; (1854 <spi_init+0x298>)
    1606:	4798      	blx	r3
    1608:	e00c      	b.n	1624 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    160a:	230f      	movs	r3, #15
    160c:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    160e:	4281      	cmp	r1, r0
    1610:	d12d      	bne.n	166e <spi_init+0xb2>
    1612:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1614:	2e04      	cmp	r6, #4
    1616:	d02f      	beq.n	1678 <spi_init+0xbc>
    1618:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    161a:	00b3      	lsls	r3, r6, #2
    161c:	9a01      	ldr	r2, [sp, #4]
    161e:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    1620:	2800      	cmp	r0, #0
    1622:	d0ee      	beq.n	1602 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    1624:	1c43      	adds	r3, r0, #1
    1626:	d0f4      	beq.n	1612 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    1628:	0401      	lsls	r1, r0, #16
    162a:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    162c:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    162e:	b2c3      	uxtb	r3, r0
    1630:	469c      	mov	ip, r3
		return NULL;
    1632:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1634:	0602      	lsls	r2, r0, #24
    1636:	d405      	bmi.n	1644 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    1638:	4663      	mov	r3, ip
    163a:	095b      	lsrs	r3, r3, #5
    163c:	01db      	lsls	r3, r3, #7
    163e:	4a86      	ldr	r2, [pc, #536]	; (1858 <spi_init+0x29c>)
    1640:	4692      	mov	sl, r2
    1642:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    1644:	221f      	movs	r2, #31
    1646:	4660      	mov	r0, ip
    1648:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    164a:	1898      	adds	r0, r3, r2
    164c:	3040      	adds	r0, #64	; 0x40
    164e:	7800      	ldrb	r0, [r0, #0]
    1650:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    1652:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1654:	4655      	mov	r5, sl
    1656:	07ed      	lsls	r5, r5, #31
    1658:	d5d9      	bpl.n	160e <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    165a:	0852      	lsrs	r2, r2, #1
    165c:	189b      	adds	r3, r3, r2
    165e:	3330      	adds	r3, #48	; 0x30
    1660:	7818      	ldrb	r0, [r3, #0]
    1662:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    1664:	4663      	mov	r3, ip
    1666:	07db      	lsls	r3, r3, #31
    1668:	d5cf      	bpl.n	160a <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    166a:	0900      	lsrs	r0, r0, #4
    166c:	e7cf      	b.n	160e <spi_init+0x52>
			module->hw = NULL;
    166e:	2300      	movs	r3, #0
    1670:	464a      	mov	r2, r9
    1672:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    1674:	201c      	movs	r0, #28
    1676:	e7b3      	b.n	15e0 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    1678:	2013      	movs	r0, #19
    167a:	4b78      	ldr	r3, [pc, #480]	; (185c <spi_init+0x2a0>)
    167c:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    167e:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    1680:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    1682:	2a01      	cmp	r2, #1
    1684:	d027      	beq.n	16d6 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    1686:	6863      	ldr	r3, [r4, #4]
    1688:	68a2      	ldr	r2, [r4, #8]
    168a:	4313      	orrs	r3, r2
    168c:	68e2      	ldr	r2, [r4, #12]
    168e:	4313      	orrs	r3, r2
    1690:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    1692:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    1694:	7c61      	ldrb	r1, [r4, #17]
    1696:	2900      	cmp	r1, #0
    1698:	d001      	beq.n	169e <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    169a:	2180      	movs	r1, #128	; 0x80
    169c:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    169e:	7ca1      	ldrb	r1, [r4, #18]
    16a0:	2900      	cmp	r1, #0
    16a2:	d002      	beq.n	16aa <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    16a4:	2180      	movs	r1, #128	; 0x80
    16a6:	0289      	lsls	r1, r1, #10
    16a8:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    16aa:	7ce1      	ldrb	r1, [r4, #19]
    16ac:	2900      	cmp	r1, #0
    16ae:	d002      	beq.n	16b6 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    16b0:	2180      	movs	r1, #128	; 0x80
    16b2:	0089      	lsls	r1, r1, #2
    16b4:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    16b6:	7d21      	ldrb	r1, [r4, #20]
    16b8:	2900      	cmp	r1, #0
    16ba:	d002      	beq.n	16c2 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    16bc:	2180      	movs	r1, #128	; 0x80
    16be:	0189      	lsls	r1, r1, #6
    16c0:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    16c2:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    16c4:	2002      	movs	r0, #2
    16c6:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    16c8:	428b      	cmp	r3, r1
    16ca:	d018      	beq.n	16fe <spi_init+0x142>
	module->hw = NULL;
    16cc:	2300      	movs	r3, #0
    16ce:	464a      	mov	r2, r9
    16d0:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    16d2:	201c      	movs	r0, #28
    16d4:	e784      	b.n	15e0 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    16d6:	aa04      	add	r2, sp, #16
    16d8:	0001      	movs	r1, r0
    16da:	69a0      	ldr	r0, [r4, #24]
    16dc:	4b60      	ldr	r3, [pc, #384]	; (1860 <spi_init+0x2a4>)
    16de:	4798      	blx	r3
    16e0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    16e2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    16e4:	2b00      	cmp	r3, #0
    16e6:	d000      	beq.n	16ea <spi_init+0x12e>
    16e8:	e77a      	b.n	15e0 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    16ea:	7b3b      	ldrb	r3, [r7, #12]
    16ec:	b2db      	uxtb	r3, r3
    16ee:	aa04      	add	r2, sp, #16
    16f0:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    16f2:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    16f4:	429a      	cmp	r2, r3
    16f6:	d000      	beq.n	16fa <spi_init+0x13e>
    16f8:	e772      	b.n	15e0 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    16fa:	350c      	adds	r5, #12
    16fc:	e7c3      	b.n	1686 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    16fe:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    1700:	4293      	cmp	r3, r2
    1702:	d1e3      	bne.n	16cc <spi_init+0x110>
		module->mode           = config->mode;
    1704:	7823      	ldrb	r3, [r4, #0]
    1706:	464a      	mov	r2, r9
    1708:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    170a:	7c23      	ldrb	r3, [r4, #16]
    170c:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    170e:	2000      	movs	r0, #0
    1710:	e766      	b.n	15e0 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1712:	0008      	movs	r0, r1
    1714:	4b53      	ldr	r3, [pc, #332]	; (1864 <spi_init+0x2a8>)
    1716:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1718:	4a53      	ldr	r2, [pc, #332]	; (1868 <spi_init+0x2ac>)
    171a:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    171c:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    171e:	2301      	movs	r3, #1
    1720:	40ab      	lsls	r3, r5
    1722:	430b      	orrs	r3, r1
    1724:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1726:	a909      	add	r1, sp, #36	; 0x24
    1728:	2624      	movs	r6, #36	; 0x24
    172a:	5da3      	ldrb	r3, [r4, r6]
    172c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    172e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1730:	b2c5      	uxtb	r5, r0
    1732:	0028      	movs	r0, r5
    1734:	4b4d      	ldr	r3, [pc, #308]	; (186c <spi_init+0x2b0>)
    1736:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1738:	0028      	movs	r0, r5
    173a:	4b4d      	ldr	r3, [pc, #308]	; (1870 <spi_init+0x2b4>)
    173c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    173e:	5da0      	ldrb	r0, [r4, r6]
    1740:	2100      	movs	r1, #0
    1742:	4b4c      	ldr	r3, [pc, #304]	; (1874 <spi_init+0x2b8>)
    1744:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1746:	7823      	ldrb	r3, [r4, #0]
    1748:	2b01      	cmp	r3, #1
    174a:	d019      	beq.n	1780 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    174c:	464b      	mov	r3, r9
    174e:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1750:	ab04      	add	r3, sp, #16
    1752:	2280      	movs	r2, #128	; 0x80
    1754:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1756:	2200      	movs	r2, #0
    1758:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    175a:	2101      	movs	r1, #1
    175c:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    175e:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1760:	7823      	ldrb	r3, [r4, #0]
    1762:	2b00      	cmp	r3, #0
    1764:	d101      	bne.n	176a <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1766:	ab04      	add	r3, sp, #16
    1768:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    176a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    176c:	9305      	str	r3, [sp, #20]
    176e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1770:	9306      	str	r3, [sp, #24]
    1772:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1774:	9307      	str	r3, [sp, #28]
    1776:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1778:	9308      	str	r3, [sp, #32]
    177a:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    177c:	ad05      	add	r5, sp, #20
    177e:	e011      	b.n	17a4 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1780:	683b      	ldr	r3, [r7, #0]
    1782:	220c      	movs	r2, #12
    1784:	4313      	orrs	r3, r2
    1786:	603b      	str	r3, [r7, #0]
    1788:	e7e0      	b.n	174c <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    178a:	0030      	movs	r0, r6
    178c:	4b31      	ldr	r3, [pc, #196]	; (1854 <spi_init+0x298>)
    178e:	4798      	blx	r3
    1790:	e00d      	b.n	17ae <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1792:	a904      	add	r1, sp, #16
    1794:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1796:	0c00      	lsrs	r0, r0, #16
    1798:	b2c0      	uxtb	r0, r0
    179a:	4b37      	ldr	r3, [pc, #220]	; (1878 <spi_init+0x2bc>)
    179c:	4798      	blx	r3
    179e:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    17a0:	2f04      	cmp	r7, #4
    17a2:	d007      	beq.n	17b4 <spi_init+0x1f8>
    17a4:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    17a6:	00bb      	lsls	r3, r7, #2
    17a8:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    17aa:	2800      	cmp	r0, #0
    17ac:	d0ed      	beq.n	178a <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    17ae:	1c43      	adds	r3, r0, #1
    17b0:	d1ef      	bne.n	1792 <spi_init+0x1d6>
    17b2:	e7f4      	b.n	179e <spi_init+0x1e2>
	module->mode             = config->mode;
    17b4:	7823      	ldrb	r3, [r4, #0]
    17b6:	464a      	mov	r2, r9
    17b8:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    17ba:	7c23      	ldrb	r3, [r4, #16]
    17bc:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    17be:	7ca3      	ldrb	r3, [r4, #18]
    17c0:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    17c2:	7d23      	ldrb	r3, [r4, #20]
    17c4:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    17c6:	2200      	movs	r2, #0
    17c8:	ab02      	add	r3, sp, #8
    17ca:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    17cc:	7823      	ldrb	r3, [r4, #0]
    17ce:	2b01      	cmp	r3, #1
    17d0:	d028      	beq.n	1824 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    17d2:	6863      	ldr	r3, [r4, #4]
    17d4:	68a2      	ldr	r2, [r4, #8]
    17d6:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    17d8:	68e2      	ldr	r2, [r4, #12]
    17da:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    17dc:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    17de:	7c62      	ldrb	r2, [r4, #17]
    17e0:	2a00      	cmp	r2, #0
    17e2:	d103      	bne.n	17ec <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    17e4:	4a25      	ldr	r2, [pc, #148]	; (187c <spi_init+0x2c0>)
    17e6:	7892      	ldrb	r2, [r2, #2]
    17e8:	0792      	lsls	r2, r2, #30
    17ea:	d501      	bpl.n	17f0 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    17ec:	2280      	movs	r2, #128	; 0x80
    17ee:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    17f0:	7ca2      	ldrb	r2, [r4, #18]
    17f2:	2a00      	cmp	r2, #0
    17f4:	d002      	beq.n	17fc <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    17f6:	2280      	movs	r2, #128	; 0x80
    17f8:	0292      	lsls	r2, r2, #10
    17fa:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    17fc:	7ce2      	ldrb	r2, [r4, #19]
    17fe:	2a00      	cmp	r2, #0
    1800:	d002      	beq.n	1808 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1802:	2280      	movs	r2, #128	; 0x80
    1804:	0092      	lsls	r2, r2, #2
    1806:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1808:	7d22      	ldrb	r2, [r4, #20]
    180a:	2a00      	cmp	r2, #0
    180c:	d002      	beq.n	1814 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    180e:	2280      	movs	r2, #128	; 0x80
    1810:	0192      	lsls	r2, r2, #6
    1812:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    1814:	6832      	ldr	r2, [r6, #0]
    1816:	4313      	orrs	r3, r2
    1818:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    181a:	6873      	ldr	r3, [r6, #4]
    181c:	430b      	orrs	r3, r1
    181e:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    1820:	2000      	movs	r0, #0
    1822:	e6dd      	b.n	15e0 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1824:	464b      	mov	r3, r9
    1826:	6818      	ldr	r0, [r3, #0]
    1828:	4b0e      	ldr	r3, [pc, #56]	; (1864 <spi_init+0x2a8>)
    182a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    182c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    182e:	b2c0      	uxtb	r0, r0
    1830:	4b0a      	ldr	r3, [pc, #40]	; (185c <spi_init+0x2a0>)
    1832:	4798      	blx	r3
    1834:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    1836:	ab02      	add	r3, sp, #8
    1838:	1d9a      	adds	r2, r3, #6
    183a:	69a0      	ldr	r0, [r4, #24]
    183c:	4b08      	ldr	r3, [pc, #32]	; (1860 <spi_init+0x2a4>)
    183e:	4798      	blx	r3
    1840:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1842:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1844:	2b00      	cmp	r3, #0
    1846:	d000      	beq.n	184a <spi_init+0x28e>
    1848:	e6ca      	b.n	15e0 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    184a:	ab02      	add	r3, sp, #8
    184c:	3306      	adds	r3, #6
    184e:	781b      	ldrb	r3, [r3, #0]
    1850:	7333      	strb	r3, [r6, #12]
    1852:	e7be      	b.n	17d2 <spi_init+0x216>
    1854:	0000133d 	.word	0x0000133d
    1858:	41004400 	.word	0x41004400
    185c:	00002739 	.word	0x00002739
    1860:	000010f9 	.word	0x000010f9
    1864:	000014b5 	.word	0x000014b5
    1868:	40000400 	.word	0x40000400
    186c:	0000271d 	.word	0x0000271d
    1870:	00002691 	.word	0x00002691
    1874:	000012f1 	.word	0x000012f1
    1878:	00002815 	.word	0x00002815
    187c:	41002000 	.word	0x41002000

00001880 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1880:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1882:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1884:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    1886:	2c01      	cmp	r4, #1
    1888:	d001      	beq.n	188e <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    188a:	0018      	movs	r0, r3
    188c:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    188e:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1890:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    1892:	2c00      	cmp	r4, #0
    1894:	d1f9      	bne.n	188a <spi_select_slave+0xa>
		if (select) {
    1896:	2a00      	cmp	r2, #0
    1898:	d058      	beq.n	194c <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    189a:	784b      	ldrb	r3, [r1, #1]
    189c:	2b00      	cmp	r3, #0
    189e:	d044      	beq.n	192a <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    18a0:	6803      	ldr	r3, [r0, #0]
    18a2:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    18a4:	07db      	lsls	r3, r3, #31
    18a6:	d410      	bmi.n	18ca <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    18a8:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    18aa:	09d1      	lsrs	r1, r2, #7
		return NULL;
    18ac:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    18ae:	2900      	cmp	r1, #0
    18b0:	d104      	bne.n	18bc <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    18b2:	0953      	lsrs	r3, r2, #5
    18b4:	01db      	lsls	r3, r3, #7
    18b6:	492e      	ldr	r1, [pc, #184]	; (1970 <spi_select_slave+0xf0>)
    18b8:	468c      	mov	ip, r1
    18ba:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    18bc:	211f      	movs	r1, #31
    18be:	4011      	ands	r1, r2
    18c0:	2201      	movs	r2, #1
    18c2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    18c4:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    18c6:	2305      	movs	r3, #5
    18c8:	e7df      	b.n	188a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    18ca:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    18cc:	09d4      	lsrs	r4, r2, #7
		return NULL;
    18ce:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    18d0:	2c00      	cmp	r4, #0
    18d2:	d104      	bne.n	18de <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    18d4:	0953      	lsrs	r3, r2, #5
    18d6:	01db      	lsls	r3, r3, #7
    18d8:	4c25      	ldr	r4, [pc, #148]	; (1970 <spi_select_slave+0xf0>)
    18da:	46a4      	mov	ip, r4
    18dc:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    18de:	241f      	movs	r4, #31
    18e0:	4014      	ands	r4, r2
    18e2:	2201      	movs	r2, #1
    18e4:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    18e6:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    18e8:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    18ea:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    18ec:	07d2      	lsls	r2, r2, #31
    18ee:	d501      	bpl.n	18f4 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    18f0:	788a      	ldrb	r2, [r1, #2]
    18f2:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    18f4:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    18f6:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    18f8:	2a00      	cmp	r2, #0
    18fa:	d1c6      	bne.n	188a <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    18fc:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    18fe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1900:	7e13      	ldrb	r3, [r2, #24]
    1902:	420b      	tst	r3, r1
    1904:	d0fc      	beq.n	1900 <spi_select_slave+0x80>
    1906:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    1908:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    190a:	0749      	lsls	r1, r1, #29
    190c:	d5bd      	bpl.n	188a <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    190e:	8b53      	ldrh	r3, [r2, #26]
    1910:	075b      	lsls	r3, r3, #29
    1912:	d501      	bpl.n	1918 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1914:	2304      	movs	r3, #4
    1916:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1918:	7983      	ldrb	r3, [r0, #6]
    191a:	2b01      	cmp	r3, #1
    191c:	d002      	beq.n	1924 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    191e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1920:	2300      	movs	r3, #0
    1922:	e7b2      	b.n	188a <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1924:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1926:	2300      	movs	r3, #0
    1928:	e7af      	b.n	188a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    192a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    192c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    192e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1930:	2900      	cmp	r1, #0
    1932:	d104      	bne.n	193e <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    1934:	0953      	lsrs	r3, r2, #5
    1936:	01db      	lsls	r3, r3, #7
    1938:	490d      	ldr	r1, [pc, #52]	; (1970 <spi_select_slave+0xf0>)
    193a:	468c      	mov	ip, r1
    193c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    193e:	211f      	movs	r1, #31
    1940:	4011      	ands	r1, r2
    1942:	2201      	movs	r2, #1
    1944:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    1946:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    1948:	2300      	movs	r3, #0
    194a:	e79e      	b.n	188a <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    194c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    194e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1950:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1952:	2900      	cmp	r1, #0
    1954:	d104      	bne.n	1960 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    1956:	0953      	lsrs	r3, r2, #5
    1958:	01db      	lsls	r3, r3, #7
    195a:	4905      	ldr	r1, [pc, #20]	; (1970 <spi_select_slave+0xf0>)
    195c:	468c      	mov	ip, r1
    195e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1960:	211f      	movs	r1, #31
    1962:	4011      	ands	r1, r2
    1964:	2201      	movs	r2, #1
    1966:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1968:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    196a:	2300      	movs	r3, #0
    196c:	e78d      	b.n	188a <spi_select_slave+0xa>
    196e:	46c0      	nop			; (mov r8, r8)
    1970:	41004400 	.word	0x41004400

00001974 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1974:	b5f0      	push	{r4, r5, r6, r7, lr}
    1976:	46de      	mov	lr, fp
    1978:	4657      	mov	r7, sl
    197a:	464e      	mov	r6, r9
    197c:	4645      	mov	r5, r8
    197e:	b5e0      	push	{r5, r6, r7, lr}
    1980:	b091      	sub	sp, #68	; 0x44
    1982:	0005      	movs	r5, r0
    1984:	000c      	movs	r4, r1
    1986:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1988:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    198a:	0008      	movs	r0, r1
    198c:	4bbb      	ldr	r3, [pc, #748]	; (1c7c <usart_init+0x308>)
    198e:	4798      	blx	r3
    1990:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1992:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1994:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1996:	07db      	lsls	r3, r3, #31
    1998:	d506      	bpl.n	19a8 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    199a:	b011      	add	sp, #68	; 0x44
    199c:	bc3c      	pop	{r2, r3, r4, r5}
    199e:	4690      	mov	r8, r2
    19a0:	4699      	mov	r9, r3
    19a2:	46a2      	mov	sl, r4
    19a4:	46ab      	mov	fp, r5
    19a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    19a8:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    19aa:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    19ac:	079b      	lsls	r3, r3, #30
    19ae:	d4f4      	bmi.n	199a <usart_init+0x26>
    19b0:	49b3      	ldr	r1, [pc, #716]	; (1c80 <usart_init+0x30c>)
    19b2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    19b4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    19b6:	2301      	movs	r3, #1
    19b8:	40bb      	lsls	r3, r7
    19ba:	4303      	orrs	r3, r0
    19bc:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    19be:	a90f      	add	r1, sp, #60	; 0x3c
    19c0:	272d      	movs	r7, #45	; 0x2d
    19c2:	5df3      	ldrb	r3, [r6, r7]
    19c4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    19c6:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    19c8:	b2d3      	uxtb	r3, r2
    19ca:	9302      	str	r3, [sp, #8]
    19cc:	0018      	movs	r0, r3
    19ce:	4bad      	ldr	r3, [pc, #692]	; (1c84 <usart_init+0x310>)
    19d0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    19d2:	9802      	ldr	r0, [sp, #8]
    19d4:	4bac      	ldr	r3, [pc, #688]	; (1c88 <usart_init+0x314>)
    19d6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    19d8:	5df0      	ldrb	r0, [r6, r7]
    19da:	2100      	movs	r1, #0
    19dc:	4bab      	ldr	r3, [pc, #684]	; (1c8c <usart_init+0x318>)
    19de:	4798      	blx	r3
	module->character_size = config->character_size;
    19e0:	7af3      	ldrb	r3, [r6, #11]
    19e2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    19e4:	2324      	movs	r3, #36	; 0x24
    19e6:	5cf3      	ldrb	r3, [r6, r3]
    19e8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    19ea:	2325      	movs	r3, #37	; 0x25
    19ec:	5cf3      	ldrb	r3, [r6, r3]
    19ee:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    19f0:	7ef3      	ldrb	r3, [r6, #27]
    19f2:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    19f4:	7f33      	ldrb	r3, [r6, #28]
    19f6:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    19f8:	682b      	ldr	r3, [r5, #0]
    19fa:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    19fc:	0018      	movs	r0, r3
    19fe:	4b9f      	ldr	r3, [pc, #636]	; (1c7c <usart_init+0x308>)
    1a00:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a02:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1a04:	2200      	movs	r2, #0
    1a06:	230e      	movs	r3, #14
    1a08:	a906      	add	r1, sp, #24
    1a0a:	468c      	mov	ip, r1
    1a0c:	4463      	add	r3, ip
    1a0e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1a10:	8a32      	ldrh	r2, [r6, #16]
    1a12:	9202      	str	r2, [sp, #8]
    1a14:	2380      	movs	r3, #128	; 0x80
    1a16:	01db      	lsls	r3, r3, #7
    1a18:	429a      	cmp	r2, r3
    1a1a:	d100      	bne.n	1a1e <usart_init+0xaa>
    1a1c:	e09c      	b.n	1b58 <usart_init+0x1e4>
    1a1e:	d90f      	bls.n	1a40 <usart_init+0xcc>
    1a20:	23c0      	movs	r3, #192	; 0xc0
    1a22:	01db      	lsls	r3, r3, #7
    1a24:	9a02      	ldr	r2, [sp, #8]
    1a26:	429a      	cmp	r2, r3
    1a28:	d100      	bne.n	1a2c <usart_init+0xb8>
    1a2a:	e090      	b.n	1b4e <usart_init+0x1da>
    1a2c:	2380      	movs	r3, #128	; 0x80
    1a2e:	021b      	lsls	r3, r3, #8
    1a30:	429a      	cmp	r2, r3
    1a32:	d000      	beq.n	1a36 <usart_init+0xc2>
    1a34:	e11d      	b.n	1c72 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1a36:	2303      	movs	r3, #3
    1a38:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1a3a:	2300      	movs	r3, #0
    1a3c:	9307      	str	r3, [sp, #28]
    1a3e:	e008      	b.n	1a52 <usart_init+0xde>
	switch (config->sample_rate) {
    1a40:	2380      	movs	r3, #128	; 0x80
    1a42:	019b      	lsls	r3, r3, #6
    1a44:	429a      	cmp	r2, r3
    1a46:	d000      	beq.n	1a4a <usart_init+0xd6>
    1a48:	e113      	b.n	1c72 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1a4a:	2310      	movs	r3, #16
    1a4c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1a4e:	3b0f      	subs	r3, #15
    1a50:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1a52:	6833      	ldr	r3, [r6, #0]
    1a54:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1a56:	68f3      	ldr	r3, [r6, #12]
    1a58:	469b      	mov	fp, r3
		config->sample_adjustment |
    1a5a:	6973      	ldr	r3, [r6, #20]
    1a5c:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1a5e:	7e33      	ldrb	r3, [r6, #24]
    1a60:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1a62:	2326      	movs	r3, #38	; 0x26
    1a64:	5cf3      	ldrb	r3, [r6, r3]
    1a66:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1a68:	6873      	ldr	r3, [r6, #4]
    1a6a:	4699      	mov	r9, r3
	switch (transfer_mode)
    1a6c:	2b00      	cmp	r3, #0
    1a6e:	d100      	bne.n	1a72 <usart_init+0xfe>
    1a70:	e09e      	b.n	1bb0 <usart_init+0x23c>
    1a72:	2380      	movs	r3, #128	; 0x80
    1a74:	055b      	lsls	r3, r3, #21
    1a76:	4599      	cmp	r9, r3
    1a78:	d100      	bne.n	1a7c <usart_init+0x108>
    1a7a:	e082      	b.n	1b82 <usart_init+0x20e>
	if(config->encoding_format_enable) {
    1a7c:	7e73      	ldrb	r3, [r6, #25]
    1a7e:	2b00      	cmp	r3, #0
    1a80:	d002      	beq.n	1a88 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1a82:	7eb3      	ldrb	r3, [r6, #26]
    1a84:	4642      	mov	r2, r8
    1a86:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1a88:	682a      	ldr	r2, [r5, #0]
    1a8a:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1a8c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d1fc      	bne.n	1a8c <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1a92:	330e      	adds	r3, #14
    1a94:	aa06      	add	r2, sp, #24
    1a96:	4694      	mov	ip, r2
    1a98:	4463      	add	r3, ip
    1a9a:	881b      	ldrh	r3, [r3, #0]
    1a9c:	4642      	mov	r2, r8
    1a9e:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1aa0:	9b05      	ldr	r3, [sp, #20]
    1aa2:	465a      	mov	r2, fp
    1aa4:	4313      	orrs	r3, r2
    1aa6:	9a03      	ldr	r2, [sp, #12]
    1aa8:	4313      	orrs	r3, r2
    1aaa:	464a      	mov	r2, r9
    1aac:	4313      	orrs	r3, r2
    1aae:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ab0:	9b04      	ldr	r3, [sp, #16]
    1ab2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1ab4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1ab6:	4653      	mov	r3, sl
    1ab8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1aba:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1abc:	2327      	movs	r3, #39	; 0x27
    1abe:	5cf3      	ldrb	r3, [r6, r3]
    1ac0:	2b00      	cmp	r3, #0
    1ac2:	d101      	bne.n	1ac8 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1ac4:	3304      	adds	r3, #4
    1ac6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1ac8:	7e73      	ldrb	r3, [r6, #25]
    1aca:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1acc:	7f32      	ldrb	r2, [r6, #28]
    1ace:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1ad0:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ad2:	7f72      	ldrb	r2, [r6, #29]
    1ad4:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1ad6:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1ad8:	2224      	movs	r2, #36	; 0x24
    1ada:	5cb2      	ldrb	r2, [r6, r2]
    1adc:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ade:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1ae0:	2225      	movs	r2, #37	; 0x25
    1ae2:	5cb2      	ldrb	r2, [r6, r2]
    1ae4:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1ae6:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1ae8:	7af1      	ldrb	r1, [r6, #11]
    1aea:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1aec:	8933      	ldrh	r3, [r6, #8]
    1aee:	2bff      	cmp	r3, #255	; 0xff
    1af0:	d100      	bne.n	1af4 <usart_init+0x180>
    1af2:	e081      	b.n	1bf8 <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1af4:	2280      	movs	r2, #128	; 0x80
    1af6:	0452      	lsls	r2, r2, #17
    1af8:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1afa:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1afc:	232c      	movs	r3, #44	; 0x2c
    1afe:	5cf3      	ldrb	r3, [r6, r3]
    1b00:	2b00      	cmp	r3, #0
    1b02:	d103      	bne.n	1b0c <usart_init+0x198>
    1b04:	4b62      	ldr	r3, [pc, #392]	; (1c90 <usart_init+0x31c>)
    1b06:	789b      	ldrb	r3, [r3, #2]
    1b08:	079b      	lsls	r3, r3, #30
    1b0a:	d501      	bpl.n	1b10 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1b0c:	2380      	movs	r3, #128	; 0x80
    1b0e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b10:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b12:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b14:	2b00      	cmp	r3, #0
    1b16:	d1fc      	bne.n	1b12 <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    1b18:	4643      	mov	r3, r8
    1b1a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b1c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b1e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b20:	2b00      	cmp	r3, #0
    1b22:	d1fc      	bne.n	1b1e <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    1b24:	4643      	mov	r3, r8
    1b26:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b28:	ab0e      	add	r3, sp, #56	; 0x38
    1b2a:	2280      	movs	r2, #128	; 0x80
    1b2c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b2e:	2200      	movs	r2, #0
    1b30:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1b32:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1b34:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1b36:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1b38:	930a      	str	r3, [sp, #40]	; 0x28
    1b3a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1b3c:	930b      	str	r3, [sp, #44]	; 0x2c
    1b3e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1b40:	930c      	str	r3, [sp, #48]	; 0x30
    1b42:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1b44:	9302      	str	r3, [sp, #8]
    1b46:	930d      	str	r3, [sp, #52]	; 0x34
    1b48:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1b4a:	ae0a      	add	r6, sp, #40	; 0x28
    1b4c:	e063      	b.n	1c16 <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b4e:	2308      	movs	r3, #8
    1b50:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b52:	3b07      	subs	r3, #7
    1b54:	9307      	str	r3, [sp, #28]
    1b56:	e77c      	b.n	1a52 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1b58:	6833      	ldr	r3, [r6, #0]
    1b5a:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1b5c:	68f3      	ldr	r3, [r6, #12]
    1b5e:	469b      	mov	fp, r3
		config->sample_adjustment |
    1b60:	6973      	ldr	r3, [r6, #20]
    1b62:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b64:	7e33      	ldrb	r3, [r6, #24]
    1b66:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b68:	2326      	movs	r3, #38	; 0x26
    1b6a:	5cf3      	ldrb	r3, [r6, r3]
    1b6c:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1b6e:	6873      	ldr	r3, [r6, #4]
    1b70:	4699      	mov	r9, r3
	switch (transfer_mode)
    1b72:	2b00      	cmp	r3, #0
    1b74:	d018      	beq.n	1ba8 <usart_init+0x234>
    1b76:	2380      	movs	r3, #128	; 0x80
    1b78:	055b      	lsls	r3, r3, #21
    1b7a:	4599      	cmp	r9, r3
    1b7c:	d001      	beq.n	1b82 <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    1b7e:	2000      	movs	r0, #0
    1b80:	e025      	b.n	1bce <usart_init+0x25a>
			if (!config->use_external_clock) {
    1b82:	2327      	movs	r3, #39	; 0x27
    1b84:	5cf3      	ldrb	r3, [r6, r3]
    1b86:	2b00      	cmp	r3, #0
    1b88:	d000      	beq.n	1b8c <usart_init+0x218>
    1b8a:	e777      	b.n	1a7c <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1b8c:	6a33      	ldr	r3, [r6, #32]
    1b8e:	001f      	movs	r7, r3
    1b90:	b2c0      	uxtb	r0, r0
    1b92:	4b40      	ldr	r3, [pc, #256]	; (1c94 <usart_init+0x320>)
    1b94:	4798      	blx	r3
    1b96:	0001      	movs	r1, r0
    1b98:	220e      	movs	r2, #14
    1b9a:	ab06      	add	r3, sp, #24
    1b9c:	469c      	mov	ip, r3
    1b9e:	4462      	add	r2, ip
    1ba0:	0038      	movs	r0, r7
    1ba2:	4b3d      	ldr	r3, [pc, #244]	; (1c98 <usart_init+0x324>)
    1ba4:	4798      	blx	r3
    1ba6:	e012      	b.n	1bce <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1ba8:	2308      	movs	r3, #8
    1baa:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1bac:	2300      	movs	r3, #0
    1bae:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1bb0:	2327      	movs	r3, #39	; 0x27
    1bb2:	5cf3      	ldrb	r3, [r6, r3]
    1bb4:	2b00      	cmp	r3, #0
    1bb6:	d00e      	beq.n	1bd6 <usart_init+0x262>
				status_code =
    1bb8:	9b06      	ldr	r3, [sp, #24]
    1bba:	9300      	str	r3, [sp, #0]
    1bbc:	9b07      	ldr	r3, [sp, #28]
    1bbe:	220e      	movs	r2, #14
    1bc0:	a906      	add	r1, sp, #24
    1bc2:	468c      	mov	ip, r1
    1bc4:	4462      	add	r2, ip
    1bc6:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1bc8:	6a30      	ldr	r0, [r6, #32]
    1bca:	4f34      	ldr	r7, [pc, #208]	; (1c9c <usart_init+0x328>)
    1bcc:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1bce:	2800      	cmp	r0, #0
    1bd0:	d000      	beq.n	1bd4 <usart_init+0x260>
    1bd2:	e6e2      	b.n	199a <usart_init+0x26>
    1bd4:	e752      	b.n	1a7c <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1bd6:	6a33      	ldr	r3, [r6, #32]
    1bd8:	001f      	movs	r7, r3
    1bda:	b2c0      	uxtb	r0, r0
    1bdc:	4b2d      	ldr	r3, [pc, #180]	; (1c94 <usart_init+0x320>)
    1bde:	4798      	blx	r3
    1be0:	0001      	movs	r1, r0
				status_code =
    1be2:	9b06      	ldr	r3, [sp, #24]
    1be4:	9300      	str	r3, [sp, #0]
    1be6:	9b07      	ldr	r3, [sp, #28]
    1be8:	220e      	movs	r2, #14
    1bea:	a806      	add	r0, sp, #24
    1bec:	4684      	mov	ip, r0
    1bee:	4462      	add	r2, ip
    1bf0:	0038      	movs	r0, r7
    1bf2:	4f2a      	ldr	r7, [pc, #168]	; (1c9c <usart_init+0x328>)
    1bf4:	47b8      	blx	r7
    1bf6:	e7ea      	b.n	1bce <usart_init+0x25a>
		if(config->lin_slave_enable) {
    1bf8:	7ef3      	ldrb	r3, [r6, #27]
    1bfa:	2b00      	cmp	r3, #0
    1bfc:	d100      	bne.n	1c00 <usart_init+0x28c>
    1bfe:	e77d      	b.n	1afc <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1c00:	2380      	movs	r3, #128	; 0x80
    1c02:	04db      	lsls	r3, r3, #19
    1c04:	431f      	orrs	r7, r3
    1c06:	e779      	b.n	1afc <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1c08:	0020      	movs	r0, r4
    1c0a:	4b25      	ldr	r3, [pc, #148]	; (1ca0 <usart_init+0x32c>)
    1c0c:	4798      	blx	r3
    1c0e:	e007      	b.n	1c20 <usart_init+0x2ac>
    1c10:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1c12:	2f04      	cmp	r7, #4
    1c14:	d00d      	beq.n	1c32 <usart_init+0x2be>
    1c16:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1c18:	00bb      	lsls	r3, r7, #2
    1c1a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1c1c:	2800      	cmp	r0, #0
    1c1e:	d0f3      	beq.n	1c08 <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    1c20:	1c43      	adds	r3, r0, #1
    1c22:	d0f5      	beq.n	1c10 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1c24:	a90e      	add	r1, sp, #56	; 0x38
    1c26:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1c28:	0c00      	lsrs	r0, r0, #16
    1c2a:	b2c0      	uxtb	r0, r0
    1c2c:	4b1d      	ldr	r3, [pc, #116]	; (1ca4 <usart_init+0x330>)
    1c2e:	4798      	blx	r3
    1c30:	e7ee      	b.n	1c10 <usart_init+0x29c>
		module->callback[i]            = NULL;
    1c32:	2300      	movs	r3, #0
    1c34:	60eb      	str	r3, [r5, #12]
    1c36:	612b      	str	r3, [r5, #16]
    1c38:	616b      	str	r3, [r5, #20]
    1c3a:	61ab      	str	r3, [r5, #24]
    1c3c:	61eb      	str	r3, [r5, #28]
    1c3e:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1c40:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1c42:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1c44:	2200      	movs	r2, #0
    1c46:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1c48:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1c4a:	3330      	adds	r3, #48	; 0x30
    1c4c:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1c4e:	3301      	adds	r3, #1
    1c50:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1c52:	3301      	adds	r3, #1
    1c54:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1c56:	3301      	adds	r3, #1
    1c58:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1c5a:	6828      	ldr	r0, [r5, #0]
    1c5c:	4b07      	ldr	r3, [pc, #28]	; (1c7c <usart_init+0x308>)
    1c5e:	4798      	blx	r3
    1c60:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1c62:	4911      	ldr	r1, [pc, #68]	; (1ca8 <usart_init+0x334>)
    1c64:	4b11      	ldr	r3, [pc, #68]	; (1cac <usart_init+0x338>)
    1c66:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1c68:	00a4      	lsls	r4, r4, #2
    1c6a:	4b11      	ldr	r3, [pc, #68]	; (1cb0 <usart_init+0x33c>)
    1c6c:	50e5      	str	r5, [r4, r3]
	return status_code;
    1c6e:	2000      	movs	r0, #0
    1c70:	e693      	b.n	199a <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1c72:	2310      	movs	r3, #16
    1c74:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c76:	2300      	movs	r3, #0
    1c78:	9307      	str	r3, [sp, #28]
    1c7a:	e6ea      	b.n	1a52 <usart_init+0xde>
    1c7c:	000014b5 	.word	0x000014b5
    1c80:	40000400 	.word	0x40000400
    1c84:	0000271d 	.word	0x0000271d
    1c88:	00002691 	.word	0x00002691
    1c8c:	000012f1 	.word	0x000012f1
    1c90:	41002000 	.word	0x41002000
    1c94:	00002739 	.word	0x00002739
    1c98:	000010f9 	.word	0x000010f9
    1c9c:	00001121 	.word	0x00001121
    1ca0:	0000133d 	.word	0x0000133d
    1ca4:	00002815 	.word	0x00002815
    1ca8:	00001e35 	.word	0x00001e35
    1cac:	000014f1 	.word	0x000014f1
    1cb0:	2000227c 	.word	0x2000227c

00001cb4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1cb4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1cb6:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1cb8:	2a00      	cmp	r2, #0
    1cba:	d101      	bne.n	1cc0 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1cbc:	0018      	movs	r0, r3
    1cbe:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1cc0:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1cc2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1cc4:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1cc6:	2a00      	cmp	r2, #0
    1cc8:	d1f8      	bne.n	1cbc <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1cca:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1ccc:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1cce:	2a00      	cmp	r2, #0
    1cd0:	d1fc      	bne.n	1ccc <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1cd2:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1cd4:	2102      	movs	r1, #2
    1cd6:	7e1a      	ldrb	r2, [r3, #24]
    1cd8:	420a      	tst	r2, r1
    1cda:	d0fc      	beq.n	1cd6 <usart_write_wait+0x22>
	return STATUS_OK;
    1cdc:	2300      	movs	r3, #0
    1cde:	e7ed      	b.n	1cbc <usart_write_wait+0x8>

00001ce0 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1ce0:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1ce2:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1ce4:	2a00      	cmp	r2, #0
    1ce6:	d101      	bne.n	1cec <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1ce8:	0018      	movs	r0, r3
    1cea:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1cec:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1cee:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1cf0:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1cf2:	2a00      	cmp	r2, #0
    1cf4:	d1f8      	bne.n	1ce8 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1cf6:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1cf8:	7e10      	ldrb	r0, [r2, #24]
    1cfa:	0740      	lsls	r0, r0, #29
    1cfc:	d5f4      	bpl.n	1ce8 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1cfe:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1d00:	2b00      	cmp	r3, #0
    1d02:	d1fc      	bne.n	1cfe <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1d04:	8b53      	ldrh	r3, [r2, #26]
    1d06:	b2db      	uxtb	r3, r3
	if (error_code) {
    1d08:	0698      	lsls	r0, r3, #26
    1d0a:	d01d      	beq.n	1d48 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1d0c:	0798      	lsls	r0, r3, #30
    1d0e:	d503      	bpl.n	1d18 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1d10:	2302      	movs	r3, #2
    1d12:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1d14:	3318      	adds	r3, #24
    1d16:	e7e7      	b.n	1ce8 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1d18:	0758      	lsls	r0, r3, #29
    1d1a:	d503      	bpl.n	1d24 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1d1c:	2304      	movs	r3, #4
    1d1e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1d20:	331a      	adds	r3, #26
    1d22:	e7e1      	b.n	1ce8 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1d24:	07d8      	lsls	r0, r3, #31
    1d26:	d503      	bpl.n	1d30 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1d28:	2301      	movs	r3, #1
    1d2a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1d2c:	3312      	adds	r3, #18
    1d2e:	e7db      	b.n	1ce8 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1d30:	06d8      	lsls	r0, r3, #27
    1d32:	d503      	bpl.n	1d3c <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1d34:	2310      	movs	r3, #16
    1d36:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1d38:	3332      	adds	r3, #50	; 0x32
    1d3a:	e7d5      	b.n	1ce8 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1d3c:	069b      	lsls	r3, r3, #26
    1d3e:	d503      	bpl.n	1d48 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1d40:	2320      	movs	r3, #32
    1d42:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1d44:	3321      	adds	r3, #33	; 0x21
    1d46:	e7cf      	b.n	1ce8 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1d48:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1d4a:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1d4c:	2300      	movs	r3, #0
    1d4e:	e7cb      	b.n	1ce8 <usart_read_wait+0x8>

00001d50 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d52:	0006      	movs	r6, r0
    1d54:	000c      	movs	r4, r1
    1d56:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d58:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1d5a:	4b0a      	ldr	r3, [pc, #40]	; (1d84 <_usart_write_buffer+0x34>)
    1d5c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1d5e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1d60:	b29b      	uxth	r3, r3
    1d62:	2b00      	cmp	r3, #0
    1d64:	d003      	beq.n	1d6e <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    1d66:	4b08      	ldr	r3, [pc, #32]	; (1d88 <_usart_write_buffer+0x38>)
    1d68:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1d6a:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    1d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    1d6e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1d70:	4b05      	ldr	r3, [pc, #20]	; (1d88 <_usart_write_buffer+0x38>)
    1d72:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    1d74:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1d76:	2205      	movs	r2, #5
    1d78:	2333      	movs	r3, #51	; 0x33
    1d7a:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1d7c:	3b32      	subs	r3, #50	; 0x32
    1d7e:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    1d80:	2000      	movs	r0, #0
    1d82:	e7f3      	b.n	1d6c <_usart_write_buffer+0x1c>
    1d84:	00000dc1 	.word	0x00000dc1
    1d88:	00000e01 	.word	0x00000e01

00001d8c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d8e:	0004      	movs	r4, r0
    1d90:	000d      	movs	r5, r1
    1d92:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d94:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1d96:	4b0f      	ldr	r3, [pc, #60]	; (1dd4 <_usart_read_buffer+0x48>)
    1d98:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1d9a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1d9c:	b29b      	uxth	r3, r3
    1d9e:	2b00      	cmp	r3, #0
    1da0:	d003      	beq.n	1daa <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    1da2:	4b0d      	ldr	r3, [pc, #52]	; (1dd8 <_usart_read_buffer+0x4c>)
    1da4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1da6:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1daa:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1dac:	4b0a      	ldr	r3, [pc, #40]	; (1dd8 <_usart_read_buffer+0x4c>)
    1dae:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    1db0:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1db2:	2205      	movs	r2, #5
    1db4:	2332      	movs	r3, #50	; 0x32
    1db6:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1db8:	3b2e      	subs	r3, #46	; 0x2e
    1dba:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1dbc:	7a23      	ldrb	r3, [r4, #8]
    1dbe:	2b00      	cmp	r3, #0
    1dc0:	d001      	beq.n	1dc6 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1dc2:	2320      	movs	r3, #32
    1dc4:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1dc6:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1dc8:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1dca:	2b00      	cmp	r3, #0
    1dcc:	d0ec      	beq.n	1da8 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1dce:	2308      	movs	r3, #8
    1dd0:	75bb      	strb	r3, [r7, #22]
    1dd2:	e7e9      	b.n	1da8 <_usart_read_buffer+0x1c>
    1dd4:	00000dc1 	.word	0x00000dc1
    1dd8:	00000e01 	.word	0x00000e01

00001ddc <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1ddc:	1c93      	adds	r3, r2, #2
    1dde:	009b      	lsls	r3, r3, #2
    1de0:	18c3      	adds	r3, r0, r3
    1de2:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1de4:	2130      	movs	r1, #48	; 0x30
    1de6:	2301      	movs	r3, #1
    1de8:	4093      	lsls	r3, r2
    1dea:	001a      	movs	r2, r3
    1dec:	5c43      	ldrb	r3, [r0, r1]
    1dee:	4313      	orrs	r3, r2
    1df0:	5443      	strb	r3, [r0, r1]
}
    1df2:	4770      	bx	lr

00001df4 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1df4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1df6:	2317      	movs	r3, #23
	if (length == 0) {
    1df8:	2a00      	cmp	r2, #0
    1dfa:	d101      	bne.n	1e00 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    1dfc:	0018      	movs	r0, r3
    1dfe:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    1e00:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1e02:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    1e04:	2c00      	cmp	r4, #0
    1e06:	d0f9      	beq.n	1dfc <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    1e08:	4b01      	ldr	r3, [pc, #4]	; (1e10 <usart_write_buffer_job+0x1c>)
    1e0a:	4798      	blx	r3
    1e0c:	0003      	movs	r3, r0
    1e0e:	e7f5      	b.n	1dfc <usart_write_buffer_job+0x8>
    1e10:	00001d51 	.word	0x00001d51

00001e14 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1e14:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1e16:	2317      	movs	r3, #23
	if (length == 0) {
    1e18:	2a00      	cmp	r2, #0
    1e1a:	d101      	bne.n	1e20 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1e1c:	0018      	movs	r0, r3
    1e1e:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1e20:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1e22:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1e24:	2c00      	cmp	r4, #0
    1e26:	d0f9      	beq.n	1e1c <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1e28:	4b01      	ldr	r3, [pc, #4]	; (1e30 <usart_read_buffer_job+0x1c>)
    1e2a:	4798      	blx	r3
    1e2c:	0003      	movs	r3, r0
    1e2e:	e7f5      	b.n	1e1c <usart_read_buffer_job+0x8>
    1e30:	00001d8d 	.word	0x00001d8d

00001e34 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1e36:	0080      	lsls	r0, r0, #2
    1e38:	4b62      	ldr	r3, [pc, #392]	; (1fc4 <_usart_interrupt_handler+0x190>)
    1e3a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1e3c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1e3e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1e40:	2b00      	cmp	r3, #0
    1e42:	d1fc      	bne.n	1e3e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1e44:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1e46:	7da6      	ldrb	r6, [r4, #22]
    1e48:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1e4a:	2330      	movs	r3, #48	; 0x30
    1e4c:	5ceb      	ldrb	r3, [r5, r3]
    1e4e:	2231      	movs	r2, #49	; 0x31
    1e50:	5caf      	ldrb	r7, [r5, r2]
    1e52:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1e54:	07f3      	lsls	r3, r6, #31
    1e56:	d522      	bpl.n	1e9e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1e58:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1e5a:	b29b      	uxth	r3, r3
    1e5c:	2b00      	cmp	r3, #0
    1e5e:	d01c      	beq.n	1e9a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1e60:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1e62:	7813      	ldrb	r3, [r2, #0]
    1e64:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1e66:	1c51      	adds	r1, r2, #1
    1e68:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1e6a:	7969      	ldrb	r1, [r5, #5]
    1e6c:	2901      	cmp	r1, #1
    1e6e:	d00e      	beq.n	1e8e <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1e70:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1e72:	05db      	lsls	r3, r3, #23
    1e74:	0ddb      	lsrs	r3, r3, #23
    1e76:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1e78:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1e7a:	3b01      	subs	r3, #1
    1e7c:	b29b      	uxth	r3, r3
    1e7e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1e80:	2b00      	cmp	r3, #0
    1e82:	d10c      	bne.n	1e9e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e84:	3301      	adds	r3, #1
    1e86:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1e88:	3301      	adds	r3, #1
    1e8a:	75a3      	strb	r3, [r4, #22]
    1e8c:	e007      	b.n	1e9e <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1e8e:	7851      	ldrb	r1, [r2, #1]
    1e90:	0209      	lsls	r1, r1, #8
    1e92:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1e94:	3202      	adds	r2, #2
    1e96:	62aa      	str	r2, [r5, #40]	; 0x28
    1e98:	e7eb      	b.n	1e72 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e9a:	2301      	movs	r3, #1
    1e9c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1e9e:	07b3      	lsls	r3, r6, #30
    1ea0:	d506      	bpl.n	1eb0 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1ea2:	2302      	movs	r3, #2
    1ea4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1ea6:	2200      	movs	r2, #0
    1ea8:	3331      	adds	r3, #49	; 0x31
    1eaa:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1eac:	07fb      	lsls	r3, r7, #31
    1eae:	d41a      	bmi.n	1ee6 <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1eb0:	0773      	lsls	r3, r6, #29
    1eb2:	d565      	bpl.n	1f80 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1eb4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1eb6:	b29b      	uxth	r3, r3
    1eb8:	2b00      	cmp	r3, #0
    1eba:	d05f      	beq.n	1f7c <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1ebc:	8b63      	ldrh	r3, [r4, #26]
    1ebe:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1ec0:	071a      	lsls	r2, r3, #28
    1ec2:	d414      	bmi.n	1eee <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1ec4:	223f      	movs	r2, #63	; 0x3f
    1ec6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1ec8:	2b00      	cmp	r3, #0
    1eca:	d034      	beq.n	1f36 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1ecc:	079a      	lsls	r2, r3, #30
    1ece:	d511      	bpl.n	1ef4 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1ed0:	221a      	movs	r2, #26
    1ed2:	2332      	movs	r3, #50	; 0x32
    1ed4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1ed6:	3b30      	subs	r3, #48	; 0x30
    1ed8:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1eda:	077b      	lsls	r3, r7, #29
    1edc:	d550      	bpl.n	1f80 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1ede:	0028      	movs	r0, r5
    1ee0:	696b      	ldr	r3, [r5, #20]
    1ee2:	4798      	blx	r3
    1ee4:	e04c      	b.n	1f80 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1ee6:	0028      	movs	r0, r5
    1ee8:	68eb      	ldr	r3, [r5, #12]
    1eea:	4798      	blx	r3
    1eec:	e7e0      	b.n	1eb0 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1eee:	2237      	movs	r2, #55	; 0x37
    1ef0:	4013      	ands	r3, r2
    1ef2:	e7e9      	b.n	1ec8 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1ef4:	075a      	lsls	r2, r3, #29
    1ef6:	d505      	bpl.n	1f04 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1ef8:	221e      	movs	r2, #30
    1efa:	2332      	movs	r3, #50	; 0x32
    1efc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1efe:	3b2e      	subs	r3, #46	; 0x2e
    1f00:	8363      	strh	r3, [r4, #26]
    1f02:	e7ea      	b.n	1eda <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1f04:	07da      	lsls	r2, r3, #31
    1f06:	d505      	bpl.n	1f14 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1f08:	2213      	movs	r2, #19
    1f0a:	2332      	movs	r3, #50	; 0x32
    1f0c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1f0e:	3b31      	subs	r3, #49	; 0x31
    1f10:	8363      	strh	r3, [r4, #26]
    1f12:	e7e2      	b.n	1eda <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1f14:	06da      	lsls	r2, r3, #27
    1f16:	d505      	bpl.n	1f24 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1f18:	2242      	movs	r2, #66	; 0x42
    1f1a:	2332      	movs	r3, #50	; 0x32
    1f1c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1f1e:	3b22      	subs	r3, #34	; 0x22
    1f20:	8363      	strh	r3, [r4, #26]
    1f22:	e7da      	b.n	1eda <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1f24:	2220      	movs	r2, #32
    1f26:	421a      	tst	r2, r3
    1f28:	d0d7      	beq.n	1eda <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1f2a:	3221      	adds	r2, #33	; 0x21
    1f2c:	2332      	movs	r3, #50	; 0x32
    1f2e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1f30:	3b12      	subs	r3, #18
    1f32:	8363      	strh	r3, [r4, #26]
    1f34:	e7d1      	b.n	1eda <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1f36:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1f38:	05db      	lsls	r3, r3, #23
    1f3a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1f3c:	b2da      	uxtb	r2, r3
    1f3e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1f40:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1f42:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1f44:	1c51      	adds	r1, r2, #1
    1f46:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1f48:	7969      	ldrb	r1, [r5, #5]
    1f4a:	2901      	cmp	r1, #1
    1f4c:	d010      	beq.n	1f70 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1f4e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1f50:	3b01      	subs	r3, #1
    1f52:	b29b      	uxth	r3, r3
    1f54:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1f56:	2b00      	cmp	r3, #0
    1f58:	d112      	bne.n	1f80 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1f5a:	3304      	adds	r3, #4
    1f5c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1f5e:	2200      	movs	r2, #0
    1f60:	332e      	adds	r3, #46	; 0x2e
    1f62:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1f64:	07bb      	lsls	r3, r7, #30
    1f66:	d50b      	bpl.n	1f80 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1f68:	0028      	movs	r0, r5
    1f6a:	692b      	ldr	r3, [r5, #16]
    1f6c:	4798      	blx	r3
    1f6e:	e007      	b.n	1f80 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1f70:	0a1b      	lsrs	r3, r3, #8
    1f72:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1f74:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1f76:	3301      	adds	r3, #1
    1f78:	626b      	str	r3, [r5, #36]	; 0x24
    1f7a:	e7e8      	b.n	1f4e <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1f7c:	2304      	movs	r3, #4
    1f7e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1f80:	06f3      	lsls	r3, r6, #27
    1f82:	d504      	bpl.n	1f8e <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1f84:	2310      	movs	r3, #16
    1f86:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1f88:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1f8a:	06fb      	lsls	r3, r7, #27
    1f8c:	d40e      	bmi.n	1fac <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1f8e:	06b3      	lsls	r3, r6, #26
    1f90:	d504      	bpl.n	1f9c <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1f92:	2320      	movs	r3, #32
    1f94:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1f96:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1f98:	073b      	lsls	r3, r7, #28
    1f9a:	d40b      	bmi.n	1fb4 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1f9c:	0733      	lsls	r3, r6, #28
    1f9e:	d504      	bpl.n	1faa <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1fa0:	2308      	movs	r3, #8
    1fa2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1fa4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1fa6:	06bb      	lsls	r3, r7, #26
    1fa8:	d408      	bmi.n	1fbc <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1fac:	0028      	movs	r0, r5
    1fae:	69eb      	ldr	r3, [r5, #28]
    1fb0:	4798      	blx	r3
    1fb2:	e7ec      	b.n	1f8e <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1fb4:	0028      	movs	r0, r5
    1fb6:	69ab      	ldr	r3, [r5, #24]
    1fb8:	4798      	blx	r3
    1fba:	e7ef      	b.n	1f9c <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1fbc:	6a2b      	ldr	r3, [r5, #32]
    1fbe:	0028      	movs	r0, r5
    1fc0:	4798      	blx	r3
}
    1fc2:	e7f2      	b.n	1faa <_usart_interrupt_handler+0x176>
    1fc4:	2000227c 	.word	0x2000227c

00001fc8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1fc8:	b510      	push	{r4, lr}
	switch (clock_source) {
    1fca:	2808      	cmp	r0, #8
    1fcc:	d803      	bhi.n	1fd6 <system_clock_source_get_hz+0xe>
    1fce:	0080      	lsls	r0, r0, #2
    1fd0:	4b1b      	ldr	r3, [pc, #108]	; (2040 <STACK_SIZE+0x40>)
    1fd2:	581b      	ldr	r3, [r3, r0]
    1fd4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1fd6:	2000      	movs	r0, #0
    1fd8:	e030      	b.n	203c <STACK_SIZE+0x3c>
		return _system_clock_inst.xosc.frequency;
    1fda:	4b1a      	ldr	r3, [pc, #104]	; (2044 <STACK_SIZE+0x44>)
    1fdc:	6918      	ldr	r0, [r3, #16]
    1fde:	e02d      	b.n	203c <STACK_SIZE+0x3c>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1fe0:	4b19      	ldr	r3, [pc, #100]	; (2048 <STACK_SIZE+0x48>)
    1fe2:	6a1b      	ldr	r3, [r3, #32]
    1fe4:	059b      	lsls	r3, r3, #22
    1fe6:	0f9b      	lsrs	r3, r3, #30
    1fe8:	4818      	ldr	r0, [pc, #96]	; (204c <STACK_SIZE+0x4c>)
    1fea:	40d8      	lsrs	r0, r3
    1fec:	e026      	b.n	203c <STACK_SIZE+0x3c>
		return _system_clock_inst.xosc32k.frequency;
    1fee:	4b15      	ldr	r3, [pc, #84]	; (2044 <STACK_SIZE+0x44>)
    1ff0:	6958      	ldr	r0, [r3, #20]
    1ff2:	e023      	b.n	203c <STACK_SIZE+0x3c>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1ff4:	4b13      	ldr	r3, [pc, #76]	; (2044 <STACK_SIZE+0x44>)
    1ff6:	681b      	ldr	r3, [r3, #0]
			return 0;
    1ff8:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1ffa:	079b      	lsls	r3, r3, #30
    1ffc:	d51e      	bpl.n	203c <STACK_SIZE+0x3c>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1ffe:	4912      	ldr	r1, [pc, #72]	; (2048 <STACK_SIZE+0x48>)
    2000:	2210      	movs	r2, #16
    2002:	68cb      	ldr	r3, [r1, #12]
    2004:	421a      	tst	r2, r3
    2006:	d0fc      	beq.n	2002 <STACK_SIZE+0x2>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2008:	4b0e      	ldr	r3, [pc, #56]	; (2044 <STACK_SIZE+0x44>)
    200a:	681b      	ldr	r3, [r3, #0]
    200c:	075b      	lsls	r3, r3, #29
    200e:	d401      	bmi.n	2014 <STACK_SIZE+0x14>
		return 48000000UL;
    2010:	480f      	ldr	r0, [pc, #60]	; (2050 <STACK_SIZE+0x50>)
    2012:	e013      	b.n	203c <STACK_SIZE+0x3c>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2014:	2000      	movs	r0, #0
    2016:	4b0f      	ldr	r3, [pc, #60]	; (2054 <STACK_SIZE+0x54>)
    2018:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    201a:	4b0a      	ldr	r3, [pc, #40]	; (2044 <STACK_SIZE+0x44>)
    201c:	689b      	ldr	r3, [r3, #8]
    201e:	041b      	lsls	r3, r3, #16
    2020:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2022:	4358      	muls	r0, r3
    2024:	e00a      	b.n	203c <STACK_SIZE+0x3c>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2026:	2350      	movs	r3, #80	; 0x50
    2028:	4a07      	ldr	r2, [pc, #28]	; (2048 <STACK_SIZE+0x48>)
    202a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    202c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    202e:	075b      	lsls	r3, r3, #29
    2030:	d504      	bpl.n	203c <STACK_SIZE+0x3c>
		return _system_clock_inst.dpll.frequency;
    2032:	4b04      	ldr	r3, [pc, #16]	; (2044 <STACK_SIZE+0x44>)
    2034:	68d8      	ldr	r0, [r3, #12]
    2036:	e001      	b.n	203c <STACK_SIZE+0x3c>
		return 32768UL;
    2038:	2080      	movs	r0, #128	; 0x80
    203a:	0200      	lsls	r0, r0, #8
	}
}
    203c:	bd10      	pop	{r4, pc}
    203e:	46c0      	nop			; (mov r8, r8)
    2040:	0000ab90 	.word	0x0000ab90
    2044:	20000260 	.word	0x20000260
    2048:	40000800 	.word	0x40000800
    204c:	007a1200 	.word	0x007a1200
    2050:	02dc6c00 	.word	0x02dc6c00
    2054:	00002739 	.word	0x00002739

00002058 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2058:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    205a:	490c      	ldr	r1, [pc, #48]	; (208c <system_clock_source_osc8m_set_config+0x34>)
    205c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    205e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2060:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2062:	7840      	ldrb	r0, [r0, #1]
    2064:	2201      	movs	r2, #1
    2066:	4010      	ands	r0, r2
    2068:	0180      	lsls	r0, r0, #6
    206a:	2640      	movs	r6, #64	; 0x40
    206c:	43b3      	bics	r3, r6
    206e:	4303      	orrs	r3, r0
    2070:	402a      	ands	r2, r5
    2072:	01d2      	lsls	r2, r2, #7
    2074:	2080      	movs	r0, #128	; 0x80
    2076:	4383      	bics	r3, r0
    2078:	4313      	orrs	r3, r2
    207a:	2203      	movs	r2, #3
    207c:	4022      	ands	r2, r4
    207e:	0212      	lsls	r2, r2, #8
    2080:	4803      	ldr	r0, [pc, #12]	; (2090 <system_clock_source_osc8m_set_config+0x38>)
    2082:	4003      	ands	r3, r0
    2084:	4313      	orrs	r3, r2
    2086:	620b      	str	r3, [r1, #32]
}
    2088:	bd70      	pop	{r4, r5, r6, pc}
    208a:	46c0      	nop			; (mov r8, r8)
    208c:	40000800 	.word	0x40000800
    2090:	fffffcff 	.word	0xfffffcff

00002094 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2094:	b5f0      	push	{r4, r5, r6, r7, lr}
    2096:	46ce      	mov	lr, r9
    2098:	4647      	mov	r7, r8
    209a:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    209c:	4b19      	ldr	r3, [pc, #100]	; (2104 <system_clock_source_osc32k_set_config+0x70>)
    209e:	4699      	mov	r9, r3
    20a0:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    20a2:	7841      	ldrb	r1, [r0, #1]
    20a4:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    20a6:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    20a8:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    20aa:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    20ac:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    20ae:	7880      	ldrb	r0, [r0, #2]
    20b0:	2101      	movs	r1, #1
    20b2:	4008      	ands	r0, r1
    20b4:	0080      	lsls	r0, r0, #2
    20b6:	2204      	movs	r2, #4
    20b8:	4393      	bics	r3, r2
    20ba:	4303      	orrs	r3, r0
    20bc:	4660      	mov	r0, ip
    20be:	4008      	ands	r0, r1
    20c0:	00c0      	lsls	r0, r0, #3
    20c2:	3204      	adds	r2, #4
    20c4:	4393      	bics	r3, r2
    20c6:	4303      	orrs	r3, r0
    20c8:	0038      	movs	r0, r7
    20ca:	4008      	ands	r0, r1
    20cc:	0180      	lsls	r0, r0, #6
    20ce:	2740      	movs	r7, #64	; 0x40
    20d0:	43bb      	bics	r3, r7
    20d2:	4303      	orrs	r3, r0
    20d4:	0030      	movs	r0, r6
    20d6:	4008      	ands	r0, r1
    20d8:	01c0      	lsls	r0, r0, #7
    20da:	2680      	movs	r6, #128	; 0x80
    20dc:	43b3      	bics	r3, r6
    20de:	4303      	orrs	r3, r0
    20e0:	2007      	movs	r0, #7
    20e2:	4005      	ands	r5, r0
    20e4:	022d      	lsls	r5, r5, #8
    20e6:	4808      	ldr	r0, [pc, #32]	; (2108 <system_clock_source_osc32k_set_config+0x74>)
    20e8:	4003      	ands	r3, r0
    20ea:	432b      	orrs	r3, r5
    20ec:	4021      	ands	r1, r4
    20ee:	0309      	lsls	r1, r1, #12
    20f0:	4806      	ldr	r0, [pc, #24]	; (210c <system_clock_source_osc32k_set_config+0x78>)
    20f2:	4003      	ands	r3, r0
    20f4:	430b      	orrs	r3, r1
    20f6:	464a      	mov	r2, r9
    20f8:	6193      	str	r3, [r2, #24]
}
    20fa:	bc0c      	pop	{r2, r3}
    20fc:	4690      	mov	r8, r2
    20fe:	4699      	mov	r9, r3
    2100:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2102:	46c0      	nop			; (mov r8, r8)
    2104:	40000800 	.word	0x40000800
    2108:	fffff8ff 	.word	0xfffff8ff
    210c:	ffffefff 	.word	0xffffefff

00002110 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2110:	b5f0      	push	{r4, r5, r6, r7, lr}
    2112:	46de      	mov	lr, fp
    2114:	4657      	mov	r7, sl
    2116:	464e      	mov	r6, r9
    2118:	4645      	mov	r5, r8
    211a:	b5e0      	push	{r5, r6, r7, lr}
    211c:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    211e:	4b26      	ldr	r3, [pc, #152]	; (21b8 <system_clock_source_xosc32k_set_config+0xa8>)
    2120:	469b      	mov	fp, r3
    2122:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2124:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2126:	7800      	ldrb	r0, [r0, #0]
    2128:	4242      	negs	r2, r0
    212a:	4142      	adcs	r2, r0
    212c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    212e:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    2130:	78ca      	ldrb	r2, [r1, #3]
    2132:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    2134:	790a      	ldrb	r2, [r1, #4]
    2136:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    2138:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    213a:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    213c:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    213e:	688a      	ldr	r2, [r1, #8]
    2140:	491e      	ldr	r1, [pc, #120]	; (21bc <system_clock_source_xosc32k_set_config+0xac>)
    2142:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    2144:	2101      	movs	r1, #1
    2146:	464a      	mov	r2, r9
    2148:	0092      	lsls	r2, r2, #2
    214a:	4691      	mov	r9, r2
    214c:	2204      	movs	r2, #4
    214e:	4393      	bics	r3, r2
    2150:	464a      	mov	r2, r9
    2152:	4313      	orrs	r3, r2
    2154:	4642      	mov	r2, r8
    2156:	400a      	ands	r2, r1
    2158:	00d2      	lsls	r2, r2, #3
    215a:	4690      	mov	r8, r2
    215c:	2208      	movs	r2, #8
    215e:	4393      	bics	r3, r2
    2160:	4642      	mov	r2, r8
    2162:	4313      	orrs	r3, r2
    2164:	4662      	mov	r2, ip
    2166:	400a      	ands	r2, r1
    2168:	0112      	lsls	r2, r2, #4
    216a:	4694      	mov	ip, r2
    216c:	2210      	movs	r2, #16
    216e:	4393      	bics	r3, r2
    2170:	4662      	mov	r2, ip
    2172:	4313      	orrs	r3, r2
    2174:	4008      	ands	r0, r1
    2176:	0140      	lsls	r0, r0, #5
    2178:	2220      	movs	r2, #32
    217a:	4393      	bics	r3, r2
    217c:	4303      	orrs	r3, r0
    217e:	400f      	ands	r7, r1
    2180:	01bf      	lsls	r7, r7, #6
    2182:	2040      	movs	r0, #64	; 0x40
    2184:	4383      	bics	r3, r0
    2186:	433b      	orrs	r3, r7
    2188:	400e      	ands	r6, r1
    218a:	01f6      	lsls	r6, r6, #7
    218c:	3040      	adds	r0, #64	; 0x40
    218e:	4383      	bics	r3, r0
    2190:	4333      	orrs	r3, r6
    2192:	3879      	subs	r0, #121	; 0x79
    2194:	4005      	ands	r5, r0
    2196:	022d      	lsls	r5, r5, #8
    2198:	4809      	ldr	r0, [pc, #36]	; (21c0 <system_clock_source_xosc32k_set_config+0xb0>)
    219a:	4003      	ands	r3, r0
    219c:	432b      	orrs	r3, r5
    219e:	4021      	ands	r1, r4
    21a0:	0309      	lsls	r1, r1, #12
    21a2:	4808      	ldr	r0, [pc, #32]	; (21c4 <system_clock_source_xosc32k_set_config+0xb4>)
    21a4:	4003      	ands	r3, r0
    21a6:	430b      	orrs	r3, r1
    21a8:	465a      	mov	r2, fp
    21aa:	8293      	strh	r3, [r2, #20]
}
    21ac:	bc3c      	pop	{r2, r3, r4, r5}
    21ae:	4690      	mov	r8, r2
    21b0:	4699      	mov	r9, r3
    21b2:	46a2      	mov	sl, r4
    21b4:	46ab      	mov	fp, r5
    21b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21b8:	40000800 	.word	0x40000800
    21bc:	20000260 	.word	0x20000260
    21c0:	fffff8ff 	.word	0xfffff8ff
    21c4:	ffffefff 	.word	0xffffefff

000021c8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    21c8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    21ca:	7a03      	ldrb	r3, [r0, #8]
    21cc:	069b      	lsls	r3, r3, #26
    21ce:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    21d0:	8942      	ldrh	r2, [r0, #10]
    21d2:	0592      	lsls	r2, r2, #22
    21d4:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    21d6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    21d8:	4918      	ldr	r1, [pc, #96]	; (223c <system_clock_source_dfll_set_config+0x74>)
    21da:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    21dc:	7983      	ldrb	r3, [r0, #6]
    21de:	79c2      	ldrb	r2, [r0, #7]
    21e0:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    21e2:	8842      	ldrh	r2, [r0, #2]
    21e4:	8884      	ldrh	r4, [r0, #4]
    21e6:	4322      	orrs	r2, r4
    21e8:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    21ea:	7842      	ldrb	r2, [r0, #1]
    21ec:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    21ee:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    21f0:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    21f2:	7803      	ldrb	r3, [r0, #0]
    21f4:	2b04      	cmp	r3, #4
    21f6:	d011      	beq.n	221c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    21f8:	2b20      	cmp	r3, #32
    21fa:	d10e      	bne.n	221a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    21fc:	7b03      	ldrb	r3, [r0, #12]
    21fe:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2200:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2202:	4313      	orrs	r3, r2
    2204:	89c2      	ldrh	r2, [r0, #14]
    2206:	0412      	lsls	r2, r2, #16
    2208:	490d      	ldr	r1, [pc, #52]	; (2240 <system_clock_source_dfll_set_config+0x78>)
    220a:	400a      	ands	r2, r1
    220c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    220e:	4a0b      	ldr	r2, [pc, #44]	; (223c <system_clock_source_dfll_set_config+0x74>)
    2210:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2212:	6811      	ldr	r1, [r2, #0]
    2214:	4b0b      	ldr	r3, [pc, #44]	; (2244 <system_clock_source_dfll_set_config+0x7c>)
    2216:	430b      	orrs	r3, r1
    2218:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    221a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    221c:	7b03      	ldrb	r3, [r0, #12]
    221e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2220:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2222:	4313      	orrs	r3, r2
    2224:	89c2      	ldrh	r2, [r0, #14]
    2226:	0412      	lsls	r2, r2, #16
    2228:	4905      	ldr	r1, [pc, #20]	; (2240 <system_clock_source_dfll_set_config+0x78>)
    222a:	400a      	ands	r2, r1
    222c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    222e:	4a03      	ldr	r2, [pc, #12]	; (223c <system_clock_source_dfll_set_config+0x74>)
    2230:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2232:	6813      	ldr	r3, [r2, #0]
    2234:	2104      	movs	r1, #4
    2236:	430b      	orrs	r3, r1
    2238:	6013      	str	r3, [r2, #0]
    223a:	e7ee      	b.n	221a <system_clock_source_dfll_set_config+0x52>
    223c:	20000260 	.word	0x20000260
    2240:	03ff0000 	.word	0x03ff0000
    2244:	00000424 	.word	0x00000424

00002248 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2248:	2808      	cmp	r0, #8
    224a:	d803      	bhi.n	2254 <system_clock_source_enable+0xc>
    224c:	0080      	lsls	r0, r0, #2
    224e:	4b25      	ldr	r3, [pc, #148]	; (22e4 <system_clock_source_enable+0x9c>)
    2250:	581b      	ldr	r3, [r3, r0]
    2252:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2254:	2017      	movs	r0, #23
    2256:	e044      	b.n	22e2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2258:	4a23      	ldr	r2, [pc, #140]	; (22e8 <system_clock_source_enable+0xa0>)
    225a:	6a13      	ldr	r3, [r2, #32]
    225c:	2102      	movs	r1, #2
    225e:	430b      	orrs	r3, r1
    2260:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2262:	2000      	movs	r0, #0
    2264:	e03d      	b.n	22e2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2266:	4a20      	ldr	r2, [pc, #128]	; (22e8 <system_clock_source_enable+0xa0>)
    2268:	6993      	ldr	r3, [r2, #24]
    226a:	2102      	movs	r1, #2
    226c:	430b      	orrs	r3, r1
    226e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2270:	2000      	movs	r0, #0
		break;
    2272:	e036      	b.n	22e2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2274:	4a1c      	ldr	r2, [pc, #112]	; (22e8 <system_clock_source_enable+0xa0>)
    2276:	8a13      	ldrh	r3, [r2, #16]
    2278:	2102      	movs	r1, #2
    227a:	430b      	orrs	r3, r1
    227c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    227e:	2000      	movs	r0, #0
		break;
    2280:	e02f      	b.n	22e2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2282:	4a19      	ldr	r2, [pc, #100]	; (22e8 <system_clock_source_enable+0xa0>)
    2284:	8a93      	ldrh	r3, [r2, #20]
    2286:	2102      	movs	r1, #2
    2288:	430b      	orrs	r3, r1
    228a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    228c:	2000      	movs	r0, #0
		break;
    228e:	e028      	b.n	22e2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2290:	4916      	ldr	r1, [pc, #88]	; (22ec <system_clock_source_enable+0xa4>)
    2292:	680b      	ldr	r3, [r1, #0]
    2294:	2202      	movs	r2, #2
    2296:	4313      	orrs	r3, r2
    2298:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    229a:	4b13      	ldr	r3, [pc, #76]	; (22e8 <system_clock_source_enable+0xa0>)
    229c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    229e:	0019      	movs	r1, r3
    22a0:	320e      	adds	r2, #14
    22a2:	68cb      	ldr	r3, [r1, #12]
    22a4:	421a      	tst	r2, r3
    22a6:	d0fc      	beq.n	22a2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    22a8:	4a10      	ldr	r2, [pc, #64]	; (22ec <system_clock_source_enable+0xa4>)
    22aa:	6891      	ldr	r1, [r2, #8]
    22ac:	4b0e      	ldr	r3, [pc, #56]	; (22e8 <system_clock_source_enable+0xa0>)
    22ae:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    22b0:	6852      	ldr	r2, [r2, #4]
    22b2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    22b4:	2200      	movs	r2, #0
    22b6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    22b8:	0019      	movs	r1, r3
    22ba:	3210      	adds	r2, #16
    22bc:	68cb      	ldr	r3, [r1, #12]
    22be:	421a      	tst	r2, r3
    22c0:	d0fc      	beq.n	22bc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    22c2:	4b0a      	ldr	r3, [pc, #40]	; (22ec <system_clock_source_enable+0xa4>)
    22c4:	681b      	ldr	r3, [r3, #0]
    22c6:	b29b      	uxth	r3, r3
    22c8:	4a07      	ldr	r2, [pc, #28]	; (22e8 <system_clock_source_enable+0xa0>)
    22ca:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    22cc:	2000      	movs	r0, #0
    22ce:	e008      	b.n	22e2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    22d0:	4905      	ldr	r1, [pc, #20]	; (22e8 <system_clock_source_enable+0xa0>)
    22d2:	2244      	movs	r2, #68	; 0x44
    22d4:	5c8b      	ldrb	r3, [r1, r2]
    22d6:	2002      	movs	r0, #2
    22d8:	4303      	orrs	r3, r0
    22da:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    22dc:	2000      	movs	r0, #0
		break;
    22de:	e000      	b.n	22e2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    22e0:	2000      	movs	r0, #0
}
    22e2:	4770      	bx	lr
    22e4:	0000abb4 	.word	0x0000abb4
    22e8:	40000800 	.word	0x40000800
    22ec:	20000260 	.word	0x20000260

000022f0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    22f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    22f2:	46d6      	mov	lr, sl
    22f4:	464f      	mov	r7, r9
    22f6:	4646      	mov	r6, r8
    22f8:	b5c0      	push	{r6, r7, lr}
    22fa:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    22fc:	22c2      	movs	r2, #194	; 0xc2
    22fe:	00d2      	lsls	r2, r2, #3
    2300:	4b69      	ldr	r3, [pc, #420]	; (24a8 <system_clock_init+0x1b8>)
    2302:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2304:	4a69      	ldr	r2, [pc, #420]	; (24ac <system_clock_init+0x1bc>)
    2306:	6853      	ldr	r3, [r2, #4]
    2308:	211e      	movs	r1, #30
    230a:	438b      	bics	r3, r1
    230c:	391a      	subs	r1, #26
    230e:	430b      	orrs	r3, r1
    2310:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    2312:	2205      	movs	r2, #5
    2314:	ab01      	add	r3, sp, #4
    2316:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2318:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    231a:	4d65      	ldr	r5, [pc, #404]	; (24b0 <system_clock_init+0x1c0>)
    231c:	b2e0      	uxtb	r0, r4
    231e:	a901      	add	r1, sp, #4
    2320:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2322:	3401      	adds	r4, #1
    2324:	2c25      	cmp	r4, #37	; 0x25
    2326:	d1f9      	bne.n	231c <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2328:	a80c      	add	r0, sp, #48	; 0x30
    232a:	2300      	movs	r3, #0
    232c:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    232e:	2280      	movs	r2, #128	; 0x80
    2330:	0212      	lsls	r2, r2, #8
    2332:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    2334:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    2336:	2201      	movs	r2, #1
    2338:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    233a:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    233c:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    233e:	2106      	movs	r1, #6
    2340:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    2342:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2344:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2346:	4b5b      	ldr	r3, [pc, #364]	; (24b4 <system_clock_init+0x1c4>)
    2348:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    234a:	2005      	movs	r0, #5
    234c:	4b5a      	ldr	r3, [pc, #360]	; (24b8 <system_clock_init+0x1c8>)
    234e:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2350:	4955      	ldr	r1, [pc, #340]	; (24a8 <system_clock_init+0x1b8>)
    2352:	2202      	movs	r2, #2
    2354:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2356:	421a      	tst	r2, r3
    2358:	d0fc      	beq.n	2354 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    235a:	4953      	ldr	r1, [pc, #332]	; (24a8 <system_clock_init+0x1b8>)
    235c:	8a8b      	ldrh	r3, [r1, #20]
    235e:	2280      	movs	r2, #128	; 0x80
    2360:	4313      	orrs	r3, r2
    2362:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    2364:	4c55      	ldr	r4, [pc, #340]	; (24bc <system_clock_init+0x1cc>)
	SYSCTRL->OSC32K.bit.CALIB =
    2366:	6823      	ldr	r3, [r4, #0]
    2368:	04db      	lsls	r3, r3, #19
    236a:	698a      	ldr	r2, [r1, #24]
    236c:	0e5b      	lsrs	r3, r3, #25
    236e:	041b      	lsls	r3, r3, #16
    2370:	4853      	ldr	r0, [pc, #332]	; (24c0 <system_clock_init+0x1d0>)
    2372:	4002      	ands	r2, r0
    2374:	4313      	orrs	r3, r2
    2376:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    2378:	a80a      	add	r0, sp, #40	; 0x28
    237a:	2301      	movs	r3, #1
    237c:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    237e:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    2380:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2382:	2207      	movs	r2, #7
    2384:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    2386:	2500      	movs	r5, #0
    2388:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    238a:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    238c:	4b4d      	ldr	r3, [pc, #308]	; (24c4 <system_clock_init+0x1d4>)
    238e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2390:	2004      	movs	r0, #4
    2392:	4b49      	ldr	r3, [pc, #292]	; (24b8 <system_clock_init+0x1c8>)
    2394:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2396:	ab05      	add	r3, sp, #20
    2398:	2200      	movs	r2, #0
    239a:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    239c:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    239e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    23a0:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    23a2:	213f      	movs	r1, #63	; 0x3f
    23a4:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    23a6:	393b      	subs	r1, #59	; 0x3b
    23a8:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    23aa:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    23ac:	6823      	ldr	r3, [r4, #0]
    23ae:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    23b0:	2b3f      	cmp	r3, #63	; 0x3f
    23b2:	d100      	bne.n	23b6 <system_clock_init+0xc6>
    23b4:	e075      	b.n	24a2 <system_clock_init+0x1b2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    23b6:	a805      	add	r0, sp, #20
    23b8:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    23ba:	23b7      	movs	r3, #183	; 0xb7
    23bc:	00db      	lsls	r3, r3, #3
    23be:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    23c0:	2307      	movs	r3, #7
    23c2:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    23c4:	3338      	adds	r3, #56	; 0x38
    23c6:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    23c8:	4b3f      	ldr	r3, [pc, #252]	; (24c8 <system_clock_init+0x1d8>)
    23ca:	4798      	blx	r3
	config->run_in_standby  = false;
    23cc:	a804      	add	r0, sp, #16
    23ce:	2500      	movs	r5, #0
    23d0:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    23d2:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    23d4:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    23d6:	4b3d      	ldr	r3, [pc, #244]	; (24cc <system_clock_init+0x1dc>)
    23d8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    23da:	2006      	movs	r0, #6
    23dc:	4b36      	ldr	r3, [pc, #216]	; (24b8 <system_clock_init+0x1c8>)
    23de:	4699      	mov	r9, r3
    23e0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    23e2:	4b3b      	ldr	r3, [pc, #236]	; (24d0 <system_clock_init+0x1e0>)
    23e4:	4798      	blx	r3
	config->division_factor    = 1;
    23e6:	ac01      	add	r4, sp, #4
    23e8:	2601      	movs	r6, #1
    23ea:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    23ec:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    23ee:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    23f0:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    23f2:	2305      	movs	r3, #5
    23f4:	7023      	strb	r3, [r4, #0]
    23f6:	0021      	movs	r1, r4
    23f8:	2001      	movs	r0, #1
    23fa:	4b36      	ldr	r3, [pc, #216]	; (24d4 <system_clock_init+0x1e4>)
    23fc:	4698      	mov	r8, r3
    23fe:	4798      	blx	r3
    2400:	2001      	movs	r0, #1
    2402:	4f35      	ldr	r7, [pc, #212]	; (24d8 <system_clock_init+0x1e8>)
    2404:	47b8      	blx	r7
	config->high_when_disabled = false;
    2406:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2408:	7265      	strb	r5, [r4, #9]
    240a:	2304      	movs	r3, #4
    240c:	7023      	strb	r3, [r4, #0]
    240e:	331c      	adds	r3, #28
    2410:	469a      	mov	sl, r3
    2412:	6063      	str	r3, [r4, #4]
    2414:	7226      	strb	r6, [r4, #8]
    2416:	0021      	movs	r1, r4
    2418:	2002      	movs	r0, #2
    241a:	47c0      	blx	r8
    241c:	2002      	movs	r0, #2
    241e:	47b8      	blx	r7
	config->division_factor    = 1;
    2420:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2422:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2424:	2306      	movs	r3, #6
    2426:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2428:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    242a:	7265      	strb	r5, [r4, #9]
    242c:	0021      	movs	r1, r4
    242e:	2003      	movs	r0, #3
    2430:	47c0      	blx	r8
    2432:	2003      	movs	r0, #3
    2434:	47b8      	blx	r7
	config->high_when_disabled = false;
    2436:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2438:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    243a:	7265      	strb	r5, [r4, #9]
    243c:	2303      	movs	r3, #3
    243e:	7023      	strb	r3, [r4, #0]
    2440:	4653      	mov	r3, sl
    2442:	6063      	str	r3, [r4, #4]
    2444:	0021      	movs	r1, r4
    2446:	2004      	movs	r0, #4
    2448:	47c0      	blx	r8
    244a:	2004      	movs	r0, #4
    244c:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    244e:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    2450:	0021      	movs	r1, r4
    2452:	2000      	movs	r0, #0
    2454:	4b16      	ldr	r3, [pc, #88]	; (24b0 <system_clock_init+0x1c0>)
    2456:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    2458:	2000      	movs	r0, #0
    245a:	4b20      	ldr	r3, [pc, #128]	; (24dc <system_clock_init+0x1ec>)
    245c:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    245e:	2007      	movs	r0, #7
    2460:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2462:	4911      	ldr	r1, [pc, #68]	; (24a8 <system_clock_init+0x1b8>)
    2464:	22d0      	movs	r2, #208	; 0xd0
    2466:	68cb      	ldr	r3, [r1, #12]
    2468:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    246a:	2bd0      	cmp	r3, #208	; 0xd0
    246c:	d1fb      	bne.n	2466 <system_clock_init+0x176>
	PM->CPUSEL.reg = (uint32_t)divider;
    246e:	4a1c      	ldr	r2, [pc, #112]	; (24e0 <system_clock_init+0x1f0>)
    2470:	2300      	movs	r3, #0
    2472:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2474:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2476:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2478:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    247a:	a901      	add	r1, sp, #4
    247c:	2201      	movs	r2, #1
    247e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2480:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2482:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2484:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2486:	3307      	adds	r3, #7
    2488:	700b      	strb	r3, [r1, #0]
    248a:	2000      	movs	r0, #0
    248c:	4b11      	ldr	r3, [pc, #68]	; (24d4 <system_clock_init+0x1e4>)
    248e:	4798      	blx	r3
    2490:	2000      	movs	r0, #0
    2492:	4b11      	ldr	r3, [pc, #68]	; (24d8 <system_clock_init+0x1e8>)
    2494:	4798      	blx	r3
#endif
}
    2496:	b010      	add	sp, #64	; 0x40
    2498:	bc1c      	pop	{r2, r3, r4}
    249a:	4690      	mov	r8, r2
    249c:	4699      	mov	r9, r3
    249e:	46a2      	mov	sl, r4
    24a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    24a2:	3b20      	subs	r3, #32
    24a4:	e787      	b.n	23b6 <system_clock_init+0xc6>
    24a6:	46c0      	nop			; (mov r8, r8)
    24a8:	40000800 	.word	0x40000800
    24ac:	41004000 	.word	0x41004000
    24b0:	0000271d 	.word	0x0000271d
    24b4:	00002111 	.word	0x00002111
    24b8:	00002249 	.word	0x00002249
    24bc:	00806024 	.word	0x00806024
    24c0:	ff80ffff 	.word	0xff80ffff
    24c4:	00002095 	.word	0x00002095
    24c8:	000021c9 	.word	0x000021c9
    24cc:	00002059 	.word	0x00002059
    24d0:	000024e5 	.word	0x000024e5
    24d4:	00002509 	.word	0x00002509
    24d8:	000025c1 	.word	0x000025c1
    24dc:	00002691 	.word	0x00002691
    24e0:	40000400 	.word	0x40000400

000024e4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    24e4:	4a06      	ldr	r2, [pc, #24]	; (2500 <system_gclk_init+0x1c>)
    24e6:	6993      	ldr	r3, [r2, #24]
    24e8:	2108      	movs	r1, #8
    24ea:	430b      	orrs	r3, r1
    24ec:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    24ee:	2201      	movs	r2, #1
    24f0:	4b04      	ldr	r3, [pc, #16]	; (2504 <system_gclk_init+0x20>)
    24f2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    24f4:	0019      	movs	r1, r3
    24f6:	780b      	ldrb	r3, [r1, #0]
    24f8:	4213      	tst	r3, r2
    24fa:	d1fc      	bne.n	24f6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    24fc:	4770      	bx	lr
    24fe:	46c0      	nop			; (mov r8, r8)
    2500:	40000400 	.word	0x40000400
    2504:	40000c00 	.word	0x40000c00

00002508 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2508:	b570      	push	{r4, r5, r6, lr}
    250a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    250c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    250e:	780d      	ldrb	r5, [r1, #0]
    2510:	022d      	lsls	r5, r5, #8
    2512:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2514:	784b      	ldrb	r3, [r1, #1]
    2516:	2b00      	cmp	r3, #0
    2518:	d002      	beq.n	2520 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    251a:	2380      	movs	r3, #128	; 0x80
    251c:	02db      	lsls	r3, r3, #11
    251e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2520:	7a4b      	ldrb	r3, [r1, #9]
    2522:	2b00      	cmp	r3, #0
    2524:	d002      	beq.n	252c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2526:	2380      	movs	r3, #128	; 0x80
    2528:	031b      	lsls	r3, r3, #12
    252a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    252c:	6848      	ldr	r0, [r1, #4]
    252e:	2801      	cmp	r0, #1
    2530:	d910      	bls.n	2554 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2532:	1e43      	subs	r3, r0, #1
    2534:	4218      	tst	r0, r3
    2536:	d134      	bne.n	25a2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2538:	2802      	cmp	r0, #2
    253a:	d930      	bls.n	259e <system_gclk_gen_set_config+0x96>
    253c:	2302      	movs	r3, #2
    253e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2540:	3201      	adds	r2, #1
						mask <<= 1) {
    2542:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2544:	4298      	cmp	r0, r3
    2546:	d8fb      	bhi.n	2540 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2548:	0212      	lsls	r2, r2, #8
    254a:	4332      	orrs	r2, r6
    254c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    254e:	2380      	movs	r3, #128	; 0x80
    2550:	035b      	lsls	r3, r3, #13
    2552:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2554:	7a0b      	ldrb	r3, [r1, #8]
    2556:	2b00      	cmp	r3, #0
    2558:	d002      	beq.n	2560 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    255a:	2380      	movs	r3, #128	; 0x80
    255c:	039b      	lsls	r3, r3, #14
    255e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2560:	4a13      	ldr	r2, [pc, #76]	; (25b0 <system_gclk_gen_set_config+0xa8>)
    2562:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2564:	b25b      	sxtb	r3, r3
    2566:	2b00      	cmp	r3, #0
    2568:	dbfb      	blt.n	2562 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    256a:	4b12      	ldr	r3, [pc, #72]	; (25b4 <system_gclk_gen_set_config+0xac>)
    256c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    256e:	4b12      	ldr	r3, [pc, #72]	; (25b8 <system_gclk_gen_set_config+0xb0>)
    2570:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2572:	4a0f      	ldr	r2, [pc, #60]	; (25b0 <system_gclk_gen_set_config+0xa8>)
    2574:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2576:	b25b      	sxtb	r3, r3
    2578:	2b00      	cmp	r3, #0
    257a:	dbfb      	blt.n	2574 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    257c:	4b0c      	ldr	r3, [pc, #48]	; (25b0 <system_gclk_gen_set_config+0xa8>)
    257e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2580:	001a      	movs	r2, r3
    2582:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2584:	b25b      	sxtb	r3, r3
    2586:	2b00      	cmp	r3, #0
    2588:	dbfb      	blt.n	2582 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    258a:	4a09      	ldr	r2, [pc, #36]	; (25b0 <system_gclk_gen_set_config+0xa8>)
    258c:	6853      	ldr	r3, [r2, #4]
    258e:	2180      	movs	r1, #128	; 0x80
    2590:	0249      	lsls	r1, r1, #9
    2592:	400b      	ands	r3, r1
    2594:	431d      	orrs	r5, r3
    2596:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2598:	4b08      	ldr	r3, [pc, #32]	; (25bc <system_gclk_gen_set_config+0xb4>)
    259a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    259c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    259e:	2200      	movs	r2, #0
    25a0:	e7d2      	b.n	2548 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    25a2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    25a4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    25a6:	2380      	movs	r3, #128	; 0x80
    25a8:	029b      	lsls	r3, r3, #10
    25aa:	431d      	orrs	r5, r3
    25ac:	e7d2      	b.n	2554 <system_gclk_gen_set_config+0x4c>
    25ae:	46c0      	nop			; (mov r8, r8)
    25b0:	40000c00 	.word	0x40000c00
    25b4:	00000dc1 	.word	0x00000dc1
    25b8:	40000c08 	.word	0x40000c08
    25bc:	00000e01 	.word	0x00000e01

000025c0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    25c0:	b510      	push	{r4, lr}
    25c2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25c4:	4a0b      	ldr	r2, [pc, #44]	; (25f4 <system_gclk_gen_enable+0x34>)
    25c6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25c8:	b25b      	sxtb	r3, r3
    25ca:	2b00      	cmp	r3, #0
    25cc:	dbfb      	blt.n	25c6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    25ce:	4b0a      	ldr	r3, [pc, #40]	; (25f8 <system_gclk_gen_enable+0x38>)
    25d0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25d2:	4b0a      	ldr	r3, [pc, #40]	; (25fc <system_gclk_gen_enable+0x3c>)
    25d4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25d6:	4a07      	ldr	r2, [pc, #28]	; (25f4 <system_gclk_gen_enable+0x34>)
    25d8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25da:	b25b      	sxtb	r3, r3
    25dc:	2b00      	cmp	r3, #0
    25de:	dbfb      	blt.n	25d8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    25e0:	4a04      	ldr	r2, [pc, #16]	; (25f4 <system_gclk_gen_enable+0x34>)
    25e2:	6851      	ldr	r1, [r2, #4]
    25e4:	2380      	movs	r3, #128	; 0x80
    25e6:	025b      	lsls	r3, r3, #9
    25e8:	430b      	orrs	r3, r1
    25ea:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    25ec:	4b04      	ldr	r3, [pc, #16]	; (2600 <system_gclk_gen_enable+0x40>)
    25ee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25f0:	bd10      	pop	{r4, pc}
    25f2:	46c0      	nop			; (mov r8, r8)
    25f4:	40000c00 	.word	0x40000c00
    25f8:	00000dc1 	.word	0x00000dc1
    25fc:	40000c04 	.word	0x40000c04
    2600:	00000e01 	.word	0x00000e01

00002604 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2604:	b570      	push	{r4, r5, r6, lr}
    2606:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2608:	4a1a      	ldr	r2, [pc, #104]	; (2674 <system_gclk_gen_get_hz+0x70>)
    260a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    260c:	b25b      	sxtb	r3, r3
    260e:	2b00      	cmp	r3, #0
    2610:	dbfb      	blt.n	260a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2612:	4b19      	ldr	r3, [pc, #100]	; (2678 <system_gclk_gen_get_hz+0x74>)
    2614:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2616:	4b19      	ldr	r3, [pc, #100]	; (267c <system_gclk_gen_get_hz+0x78>)
    2618:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    261a:	4a16      	ldr	r2, [pc, #88]	; (2674 <system_gclk_gen_get_hz+0x70>)
    261c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    261e:	b25b      	sxtb	r3, r3
    2620:	2b00      	cmp	r3, #0
    2622:	dbfb      	blt.n	261c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2624:	4e13      	ldr	r6, [pc, #76]	; (2674 <system_gclk_gen_get_hz+0x70>)
    2626:	6870      	ldr	r0, [r6, #4]
    2628:	04c0      	lsls	r0, r0, #19
    262a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    262c:	4b14      	ldr	r3, [pc, #80]	; (2680 <system_gclk_gen_get_hz+0x7c>)
    262e:	4798      	blx	r3
    2630:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2632:	4b12      	ldr	r3, [pc, #72]	; (267c <system_gclk_gen_get_hz+0x78>)
    2634:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2636:	6876      	ldr	r6, [r6, #4]
    2638:	02f6      	lsls	r6, r6, #11
    263a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    263c:	4b11      	ldr	r3, [pc, #68]	; (2684 <system_gclk_gen_get_hz+0x80>)
    263e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2640:	4a0c      	ldr	r2, [pc, #48]	; (2674 <system_gclk_gen_get_hz+0x70>)
    2642:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2644:	b25b      	sxtb	r3, r3
    2646:	2b00      	cmp	r3, #0
    2648:	dbfb      	blt.n	2642 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    264a:	4b0a      	ldr	r3, [pc, #40]	; (2674 <system_gclk_gen_get_hz+0x70>)
    264c:	689c      	ldr	r4, [r3, #8]
    264e:	0224      	lsls	r4, r4, #8
    2650:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2652:	4b0d      	ldr	r3, [pc, #52]	; (2688 <system_gclk_gen_get_hz+0x84>)
    2654:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2656:	2e00      	cmp	r6, #0
    2658:	d107      	bne.n	266a <system_gclk_gen_get_hz+0x66>
    265a:	2c01      	cmp	r4, #1
    265c:	d907      	bls.n	266e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    265e:	0021      	movs	r1, r4
    2660:	0028      	movs	r0, r5
    2662:	4b0a      	ldr	r3, [pc, #40]	; (268c <system_gclk_gen_get_hz+0x88>)
    2664:	4798      	blx	r3
    2666:	0005      	movs	r5, r0
    2668:	e001      	b.n	266e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    266a:	3401      	adds	r4, #1
    266c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    266e:	0028      	movs	r0, r5
    2670:	bd70      	pop	{r4, r5, r6, pc}
    2672:	46c0      	nop			; (mov r8, r8)
    2674:	40000c00 	.word	0x40000c00
    2678:	00000dc1 	.word	0x00000dc1
    267c:	40000c04 	.word	0x40000c04
    2680:	00001fc9 	.word	0x00001fc9
    2684:	40000c08 	.word	0x40000c08
    2688:	00000e01 	.word	0x00000e01
    268c:	00007f39 	.word	0x00007f39

00002690 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2690:	b510      	push	{r4, lr}
    2692:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2694:	4b06      	ldr	r3, [pc, #24]	; (26b0 <system_gclk_chan_enable+0x20>)
    2696:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2698:	4b06      	ldr	r3, [pc, #24]	; (26b4 <system_gclk_chan_enable+0x24>)
    269a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    269c:	4a06      	ldr	r2, [pc, #24]	; (26b8 <system_gclk_chan_enable+0x28>)
    269e:	8853      	ldrh	r3, [r2, #2]
    26a0:	2180      	movs	r1, #128	; 0x80
    26a2:	01c9      	lsls	r1, r1, #7
    26a4:	430b      	orrs	r3, r1
    26a6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    26a8:	4b04      	ldr	r3, [pc, #16]	; (26bc <system_gclk_chan_enable+0x2c>)
    26aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26ac:	bd10      	pop	{r4, pc}
    26ae:	46c0      	nop			; (mov r8, r8)
    26b0:	00000dc1 	.word	0x00000dc1
    26b4:	40000c02 	.word	0x40000c02
    26b8:	40000c00 	.word	0x40000c00
    26bc:	00000e01 	.word	0x00000e01

000026c0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    26c0:	b510      	push	{r4, lr}
    26c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    26c4:	4b0f      	ldr	r3, [pc, #60]	; (2704 <system_gclk_chan_disable+0x44>)
    26c6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26c8:	4b0f      	ldr	r3, [pc, #60]	; (2708 <system_gclk_chan_disable+0x48>)
    26ca:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    26cc:	4a0f      	ldr	r2, [pc, #60]	; (270c <system_gclk_chan_disable+0x4c>)
    26ce:	8853      	ldrh	r3, [r2, #2]
    26d0:	051b      	lsls	r3, r3, #20
    26d2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    26d4:	8853      	ldrh	r3, [r2, #2]
    26d6:	490e      	ldr	r1, [pc, #56]	; (2710 <system_gclk_chan_disable+0x50>)
    26d8:	400b      	ands	r3, r1
    26da:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    26dc:	8853      	ldrh	r3, [r2, #2]
    26de:	490d      	ldr	r1, [pc, #52]	; (2714 <system_gclk_chan_disable+0x54>)
    26e0:	400b      	ands	r3, r1
    26e2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    26e4:	0011      	movs	r1, r2
    26e6:	2280      	movs	r2, #128	; 0x80
    26e8:	01d2      	lsls	r2, r2, #7
    26ea:	884b      	ldrh	r3, [r1, #2]
    26ec:	4213      	tst	r3, r2
    26ee:	d1fc      	bne.n	26ea <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    26f0:	4906      	ldr	r1, [pc, #24]	; (270c <system_gclk_chan_disable+0x4c>)
    26f2:	884a      	ldrh	r2, [r1, #2]
    26f4:	0203      	lsls	r3, r0, #8
    26f6:	4806      	ldr	r0, [pc, #24]	; (2710 <system_gclk_chan_disable+0x50>)
    26f8:	4002      	ands	r2, r0
    26fa:	4313      	orrs	r3, r2
    26fc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    26fe:	4b06      	ldr	r3, [pc, #24]	; (2718 <system_gclk_chan_disable+0x58>)
    2700:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2702:	bd10      	pop	{r4, pc}
    2704:	00000dc1 	.word	0x00000dc1
    2708:	40000c02 	.word	0x40000c02
    270c:	40000c00 	.word	0x40000c00
    2710:	fffff0ff 	.word	0xfffff0ff
    2714:	ffffbfff 	.word	0xffffbfff
    2718:	00000e01 	.word	0x00000e01

0000271c <system_gclk_chan_set_config>:
{
    271c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    271e:	780c      	ldrb	r4, [r1, #0]
    2720:	0224      	lsls	r4, r4, #8
    2722:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2724:	4b02      	ldr	r3, [pc, #8]	; (2730 <system_gclk_chan_set_config+0x14>)
    2726:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2728:	b2a4      	uxth	r4, r4
    272a:	4b02      	ldr	r3, [pc, #8]	; (2734 <system_gclk_chan_set_config+0x18>)
    272c:	805c      	strh	r4, [r3, #2]
}
    272e:	bd10      	pop	{r4, pc}
    2730:	000026c1 	.word	0x000026c1
    2734:	40000c00 	.word	0x40000c00

00002738 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2738:	b510      	push	{r4, lr}
    273a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    273c:	4b06      	ldr	r3, [pc, #24]	; (2758 <system_gclk_chan_get_hz+0x20>)
    273e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2740:	4b06      	ldr	r3, [pc, #24]	; (275c <system_gclk_chan_get_hz+0x24>)
    2742:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2744:	4b06      	ldr	r3, [pc, #24]	; (2760 <system_gclk_chan_get_hz+0x28>)
    2746:	885c      	ldrh	r4, [r3, #2]
    2748:	0524      	lsls	r4, r4, #20
    274a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    274c:	4b05      	ldr	r3, [pc, #20]	; (2764 <system_gclk_chan_get_hz+0x2c>)
    274e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2750:	0020      	movs	r0, r4
    2752:	4b05      	ldr	r3, [pc, #20]	; (2768 <system_gclk_chan_get_hz+0x30>)
    2754:	4798      	blx	r3
}
    2756:	bd10      	pop	{r4, pc}
    2758:	00000dc1 	.word	0x00000dc1
    275c:	40000c02 	.word	0x40000c02
    2760:	40000c00 	.word	0x40000c00
    2764:	00000e01 	.word	0x00000e01
    2768:	00002605 	.word	0x00002605

0000276c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    276c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    276e:	78d3      	ldrb	r3, [r2, #3]
    2770:	2b00      	cmp	r3, #0
    2772:	d135      	bne.n	27e0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2774:	7813      	ldrb	r3, [r2, #0]
    2776:	2b80      	cmp	r3, #128	; 0x80
    2778:	d029      	beq.n	27ce <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    277a:	061b      	lsls	r3, r3, #24
    277c:	2480      	movs	r4, #128	; 0x80
    277e:	0264      	lsls	r4, r4, #9
    2780:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2782:	7854      	ldrb	r4, [r2, #1]
    2784:	2502      	movs	r5, #2
    2786:	43ac      	bics	r4, r5
    2788:	d106      	bne.n	2798 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    278a:	7894      	ldrb	r4, [r2, #2]
    278c:	2c00      	cmp	r4, #0
    278e:	d120      	bne.n	27d2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2790:	2480      	movs	r4, #128	; 0x80
    2792:	02a4      	lsls	r4, r4, #10
    2794:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2796:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2798:	7854      	ldrb	r4, [r2, #1]
    279a:	3c01      	subs	r4, #1
    279c:	2c01      	cmp	r4, #1
    279e:	d91c      	bls.n	27da <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    27a0:	040d      	lsls	r5, r1, #16
    27a2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27a4:	24a0      	movs	r4, #160	; 0xa0
    27a6:	05e4      	lsls	r4, r4, #23
    27a8:	432c      	orrs	r4, r5
    27aa:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27ac:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    27ae:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27b0:	24d0      	movs	r4, #208	; 0xd0
    27b2:	0624      	lsls	r4, r4, #24
    27b4:	432c      	orrs	r4, r5
    27b6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27b8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    27ba:	78d4      	ldrb	r4, [r2, #3]
    27bc:	2c00      	cmp	r4, #0
    27be:	d122      	bne.n	2806 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    27c0:	035b      	lsls	r3, r3, #13
    27c2:	d51c      	bpl.n	27fe <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    27c4:	7893      	ldrb	r3, [r2, #2]
    27c6:	2b01      	cmp	r3, #1
    27c8:	d01e      	beq.n	2808 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    27ca:	6141      	str	r1, [r0, #20]
    27cc:	e017      	b.n	27fe <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    27ce:	2300      	movs	r3, #0
    27d0:	e7d7      	b.n	2782 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    27d2:	24c0      	movs	r4, #192	; 0xc0
    27d4:	02e4      	lsls	r4, r4, #11
    27d6:	4323      	orrs	r3, r4
    27d8:	e7dd      	b.n	2796 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    27da:	4c0d      	ldr	r4, [pc, #52]	; (2810 <_system_pinmux_config+0xa4>)
    27dc:	4023      	ands	r3, r4
    27de:	e7df      	b.n	27a0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    27e0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    27e2:	040c      	lsls	r4, r1, #16
    27e4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27e6:	23a0      	movs	r3, #160	; 0xa0
    27e8:	05db      	lsls	r3, r3, #23
    27ea:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27ec:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    27ee:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27f0:	23d0      	movs	r3, #208	; 0xd0
    27f2:	061b      	lsls	r3, r3, #24
    27f4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27f6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    27f8:	78d3      	ldrb	r3, [r2, #3]
    27fa:	2b00      	cmp	r3, #0
    27fc:	d103      	bne.n	2806 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27fe:	7853      	ldrb	r3, [r2, #1]
    2800:	3b01      	subs	r3, #1
    2802:	2b01      	cmp	r3, #1
    2804:	d902      	bls.n	280c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2806:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2808:	6181      	str	r1, [r0, #24]
    280a:	e7f8      	b.n	27fe <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    280c:	6081      	str	r1, [r0, #8]
}
    280e:	e7fa      	b.n	2806 <_system_pinmux_config+0x9a>
    2810:	fffbffff 	.word	0xfffbffff

00002814 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2814:	b510      	push	{r4, lr}
    2816:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2818:	09c1      	lsrs	r1, r0, #7
		return NULL;
    281a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    281c:	2900      	cmp	r1, #0
    281e:	d104      	bne.n	282a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2820:	0943      	lsrs	r3, r0, #5
    2822:	01db      	lsls	r3, r3, #7
    2824:	4905      	ldr	r1, [pc, #20]	; (283c <system_pinmux_pin_set_config+0x28>)
    2826:	468c      	mov	ip, r1
    2828:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    282a:	241f      	movs	r4, #31
    282c:	4020      	ands	r0, r4
    282e:	2101      	movs	r1, #1
    2830:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2832:	0018      	movs	r0, r3
    2834:	4b02      	ldr	r3, [pc, #8]	; (2840 <system_pinmux_pin_set_config+0x2c>)
    2836:	4798      	blx	r3
}
    2838:	bd10      	pop	{r4, pc}
    283a:	46c0      	nop			; (mov r8, r8)
    283c:	41004400 	.word	0x41004400
    2840:	0000276d 	.word	0x0000276d

00002844 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2844:	4770      	bx	lr
	...

00002848 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2848:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    284a:	4b05      	ldr	r3, [pc, #20]	; (2860 <system_init+0x18>)
    284c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    284e:	4b05      	ldr	r3, [pc, #20]	; (2864 <system_init+0x1c>)
    2850:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2852:	4b05      	ldr	r3, [pc, #20]	; (2868 <system_init+0x20>)
    2854:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2856:	4b05      	ldr	r3, [pc, #20]	; (286c <system_init+0x24>)
    2858:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    285a:	4b05      	ldr	r3, [pc, #20]	; (2870 <system_init+0x28>)
    285c:	4798      	blx	r3
}
    285e:	bd10      	pop	{r4, pc}
    2860:	000022f1 	.word	0x000022f1
    2864:	00000e31 	.word	0x00000e31
    2868:	00002845 	.word	0x00002845
    286c:	00000fdd 	.word	0x00000fdd
    2870:	00002845 	.word	0x00002845

00002874 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2874:	1c93      	adds	r3, r2, #2
    2876:	009b      	lsls	r3, r3, #2
    2878:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    287a:	2a02      	cmp	r2, #2
    287c:	d009      	beq.n	2892 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    287e:	2a03      	cmp	r2, #3
    2880:	d00c      	beq.n	289c <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    2882:	2301      	movs	r3, #1
    2884:	4093      	lsls	r3, r2
    2886:	001a      	movs	r2, r3
    2888:	7e03      	ldrb	r3, [r0, #24]
    288a:	4313      	orrs	r3, r2
    288c:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    288e:	2000      	movs	r0, #0
    2890:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    2892:	7e03      	ldrb	r3, [r0, #24]
    2894:	2210      	movs	r2, #16
    2896:	4313      	orrs	r3, r2
    2898:	7603      	strb	r3, [r0, #24]
    289a:	e7f8      	b.n	288e <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    289c:	7e03      	ldrb	r3, [r0, #24]
    289e:	2220      	movs	r2, #32
    28a0:	4313      	orrs	r3, r2
    28a2:	7603      	strb	r3, [r0, #24]
    28a4:	e7f3      	b.n	288e <tc_register_callback+0x1a>
	...

000028a8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    28a8:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    28aa:	0080      	lsls	r0, r0, #2
    28ac:	4b16      	ldr	r3, [pc, #88]	; (2908 <_tc_interrupt_handler+0x60>)
    28ae:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    28b0:	6823      	ldr	r3, [r4, #0]
    28b2:	7b9d      	ldrb	r5, [r3, #14]
    28b4:	7e22      	ldrb	r2, [r4, #24]
    28b6:	7e63      	ldrb	r3, [r4, #25]
    28b8:	4013      	ands	r3, r2
    28ba:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    28bc:	07eb      	lsls	r3, r5, #31
    28be:	d406      	bmi.n	28ce <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    28c0:	07ab      	lsls	r3, r5, #30
    28c2:	d40b      	bmi.n	28dc <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    28c4:	06eb      	lsls	r3, r5, #27
    28c6:	d410      	bmi.n	28ea <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    28c8:	06ab      	lsls	r3, r5, #26
    28ca:	d415      	bmi.n	28f8 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    28cc:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    28ce:	0020      	movs	r0, r4
    28d0:	68a3      	ldr	r3, [r4, #8]
    28d2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    28d4:	2301      	movs	r3, #1
    28d6:	6822      	ldr	r2, [r4, #0]
    28d8:	7393      	strb	r3, [r2, #14]
    28da:	e7f1      	b.n	28c0 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    28dc:	0020      	movs	r0, r4
    28de:	68e3      	ldr	r3, [r4, #12]
    28e0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    28e2:	2302      	movs	r3, #2
    28e4:	6822      	ldr	r2, [r4, #0]
    28e6:	7393      	strb	r3, [r2, #14]
    28e8:	e7ec      	b.n	28c4 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    28ea:	0020      	movs	r0, r4
    28ec:	6923      	ldr	r3, [r4, #16]
    28ee:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    28f0:	2310      	movs	r3, #16
    28f2:	6822      	ldr	r2, [r4, #0]
    28f4:	7393      	strb	r3, [r2, #14]
    28f6:	e7e7      	b.n	28c8 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    28f8:	0020      	movs	r0, r4
    28fa:	6963      	ldr	r3, [r4, #20]
    28fc:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    28fe:	6823      	ldr	r3, [r4, #0]
    2900:	2220      	movs	r2, #32
    2902:	739a      	strb	r2, [r3, #14]
}
    2904:	e7e2      	b.n	28cc <_tc_interrupt_handler+0x24>
    2906:	46c0      	nop			; (mov r8, r8)
    2908:	20002294 	.word	0x20002294

0000290c <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    290c:	b510      	push	{r4, lr}
    290e:	2000      	movs	r0, #0
    2910:	4b01      	ldr	r3, [pc, #4]	; (2918 <TC3_Handler+0xc>)
    2912:	4798      	blx	r3
    2914:	bd10      	pop	{r4, pc}
    2916:	46c0      	nop			; (mov r8, r8)
    2918:	000028a9 	.word	0x000028a9

0000291c <TC4_Handler>:
    291c:	b510      	push	{r4, lr}
    291e:	2001      	movs	r0, #1
    2920:	4b01      	ldr	r3, [pc, #4]	; (2928 <TC4_Handler+0xc>)
    2922:	4798      	blx	r3
    2924:	bd10      	pop	{r4, pc}
    2926:	46c0      	nop			; (mov r8, r8)
    2928:	000028a9 	.word	0x000028a9

0000292c <TC5_Handler>:
    292c:	b510      	push	{r4, lr}
    292e:	2002      	movs	r0, #2
    2930:	4b01      	ldr	r3, [pc, #4]	; (2938 <TC5_Handler+0xc>)
    2932:	4798      	blx	r3
    2934:	bd10      	pop	{r4, pc}
    2936:	46c0      	nop			; (mov r8, r8)
    2938:	000028a9 	.word	0x000028a9

0000293c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    293c:	b530      	push	{r4, r5, lr}
    293e:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2940:	aa01      	add	r2, sp, #4
    2942:	4b0b      	ldr	r3, [pc, #44]	; (2970 <_tc_get_inst_index+0x34>)
    2944:	cb32      	ldmia	r3!, {r1, r4, r5}
    2946:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2948:	9b01      	ldr	r3, [sp, #4]
    294a:	4298      	cmp	r0, r3
    294c:	d00d      	beq.n	296a <_tc_get_inst_index+0x2e>
    294e:	9b02      	ldr	r3, [sp, #8]
    2950:	4298      	cmp	r0, r3
    2952:	d008      	beq.n	2966 <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2954:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    2956:	9a03      	ldr	r2, [sp, #12]
    2958:	4282      	cmp	r2, r0
    295a:	d002      	beq.n	2962 <_tc_get_inst_index+0x26>
}
    295c:	0018      	movs	r0, r3
    295e:	b005      	add	sp, #20
    2960:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2962:	3302      	adds	r3, #2
    2964:	e002      	b.n	296c <_tc_get_inst_index+0x30>
    2966:	2301      	movs	r3, #1
    2968:	e000      	b.n	296c <_tc_get_inst_index+0x30>
    296a:	2300      	movs	r3, #0
			return i;
    296c:	b2db      	uxtb	r3, r3
    296e:	e7f5      	b.n	295c <_tc_get_inst_index+0x20>
    2970:	0000abd8 	.word	0x0000abd8

00002974 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2974:	b5f0      	push	{r4, r5, r6, r7, lr}
    2976:	b087      	sub	sp, #28
    2978:	0004      	movs	r4, r0
    297a:	000d      	movs	r5, r1
    297c:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    297e:	0008      	movs	r0, r1
    2980:	4b85      	ldr	r3, [pc, #532]	; (2b98 <tc_init+0x224>)
    2982:	4798      	blx	r3
    2984:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    2986:	ab05      	add	r3, sp, #20
    2988:	221b      	movs	r2, #27
    298a:	701a      	strb	r2, [r3, #0]
    298c:	3201      	adds	r2, #1
    298e:	705a      	strb	r2, [r3, #1]
    2990:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    2992:	ab03      	add	r3, sp, #12
    2994:	2280      	movs	r2, #128	; 0x80
    2996:	0112      	lsls	r2, r2, #4
    2998:	801a      	strh	r2, [r3, #0]
    299a:	2280      	movs	r2, #128	; 0x80
    299c:	0152      	lsls	r2, r2, #5
    299e:	805a      	strh	r2, [r3, #2]
    29a0:	2280      	movs	r2, #128	; 0x80
    29a2:	0192      	lsls	r2, r2, #6
    29a4:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    29a6:	2300      	movs	r3, #0
    29a8:	60a3      	str	r3, [r4, #8]
    29aa:	60e3      	str	r3, [r4, #12]
    29ac:	6123      	str	r3, [r4, #16]
    29ae:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    29b0:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    29b2:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    29b4:	0082      	lsls	r2, r0, #2
    29b6:	4b79      	ldr	r3, [pc, #484]	; (2b9c <tc_init+0x228>)
    29b8:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    29ba:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    29bc:	78b3      	ldrb	r3, [r6, #2]
    29be:	2b08      	cmp	r3, #8
    29c0:	d006      	beq.n	29d0 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    29c2:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    29c4:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    29c6:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    29c8:	07db      	lsls	r3, r3, #31
    29ca:	d505      	bpl.n	29d8 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    29cc:	b007      	add	sp, #28
    29ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    29d0:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    29d2:	07fa      	lsls	r2, r7, #31
    29d4:	d5fa      	bpl.n	29cc <tc_init+0x58>
    29d6:	e7f4      	b.n	29c2 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    29d8:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    29da:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    29dc:	06db      	lsls	r3, r3, #27
    29de:	d4f5      	bmi.n	29cc <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    29e0:	882b      	ldrh	r3, [r5, #0]
    29e2:	079b      	lsls	r3, r3, #30
    29e4:	d4f2      	bmi.n	29cc <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    29e6:	7c33      	ldrb	r3, [r6, #16]
    29e8:	2b00      	cmp	r3, #0
    29ea:	d179      	bne.n	2ae0 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    29ec:	7f33      	ldrb	r3, [r6, #28]
    29ee:	2b00      	cmp	r3, #0
    29f0:	d000      	beq.n	29f4 <tc_init+0x80>
    29f2:	e081      	b.n	2af8 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    29f4:	496a      	ldr	r1, [pc, #424]	; (2ba0 <tc_init+0x22c>)
    29f6:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    29f8:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    29fa:	ab03      	add	r3, sp, #12
    29fc:	5ad3      	ldrh	r3, [r2, r3]
    29fe:	4303      	orrs	r3, r0
    2a00:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2a02:	78b3      	ldrb	r3, [r6, #2]
    2a04:	2b08      	cmp	r3, #8
    2a06:	d100      	bne.n	2a0a <tc_init+0x96>
    2a08:	e086      	b.n	2b18 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    2a0a:	a901      	add	r1, sp, #4
    2a0c:	7833      	ldrb	r3, [r6, #0]
    2a0e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2a10:	ab05      	add	r3, sp, #20
    2a12:	5ddf      	ldrb	r7, [r3, r7]
    2a14:	0038      	movs	r0, r7
    2a16:	4b63      	ldr	r3, [pc, #396]	; (2ba4 <tc_init+0x230>)
    2a18:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2a1a:	0038      	movs	r0, r7
    2a1c:	4b62      	ldr	r3, [pc, #392]	; (2ba8 <tc_init+0x234>)
    2a1e:	4798      	blx	r3
	ctrla_tmp =
    2a20:	8931      	ldrh	r1, [r6, #8]
    2a22:	88b3      	ldrh	r3, [r6, #4]
    2a24:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    2a26:	78b1      	ldrb	r1, [r6, #2]
    2a28:	79b2      	ldrb	r2, [r6, #6]
    2a2a:	4311      	orrs	r1, r2
	ctrla_tmp =
    2a2c:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    2a2e:	7873      	ldrb	r3, [r6, #1]
    2a30:	2b00      	cmp	r3, #0
    2a32:	d002      	beq.n	2a3a <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2a34:	2380      	movs	r3, #128	; 0x80
    2a36:	011b      	lsls	r3, r3, #4
    2a38:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a3a:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a3c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a3e:	b25b      	sxtb	r3, r3
    2a40:	2b00      	cmp	r3, #0
    2a42:	dbfb      	blt.n	2a3c <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2a44:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    2a46:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2a48:	1e4b      	subs	r3, r1, #1
    2a4a:	4199      	sbcs	r1, r3
    2a4c:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2a4e:	7bb3      	ldrb	r3, [r6, #14]
    2a50:	2b00      	cmp	r3, #0
    2a52:	d001      	beq.n	2a58 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2a54:	2301      	movs	r3, #1
    2a56:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a58:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a5a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a5c:	b25b      	sxtb	r3, r3
    2a5e:	2b00      	cmp	r3, #0
    2a60:	dbfb      	blt.n	2a5a <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2a62:	23ff      	movs	r3, #255	; 0xff
    2a64:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    2a66:	2900      	cmp	r1, #0
    2a68:	d005      	beq.n	2a76 <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a6a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a6c:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    2a6e:	b25b      	sxtb	r3, r3
    2a70:	2b00      	cmp	r3, #0
    2a72:	dbfb      	blt.n	2a6c <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2a74:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    2a76:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    2a78:	7af3      	ldrb	r3, [r6, #11]
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d001      	beq.n	2a82 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2a7e:	2310      	movs	r3, #16
    2a80:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    2a82:	7b33      	ldrb	r3, [r6, #12]
    2a84:	2b00      	cmp	r3, #0
    2a86:	d001      	beq.n	2a8c <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2a88:	2320      	movs	r3, #32
    2a8a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a8c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a8e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a90:	b25b      	sxtb	r3, r3
    2a92:	2b00      	cmp	r3, #0
    2a94:	dbfb      	blt.n	2a8e <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2a96:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a98:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a9a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a9c:	b25b      	sxtb	r3, r3
    2a9e:	2b00      	cmp	r3, #0
    2aa0:	dbfb      	blt.n	2a9a <tc_init+0x126>
	switch (module_inst->counter_size) {
    2aa2:	7923      	ldrb	r3, [r4, #4]
    2aa4:	2b04      	cmp	r3, #4
    2aa6:	d03f      	beq.n	2b28 <tc_init+0x1b4>
    2aa8:	2b08      	cmp	r3, #8
    2aaa:	d05e      	beq.n	2b6a <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    2aac:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2aae:	2b00      	cmp	r3, #0
    2ab0:	d000      	beq.n	2ab4 <tc_init+0x140>
    2ab2:	e78b      	b.n	29cc <tc_init+0x58>
    2ab4:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ab6:	b25b      	sxtb	r3, r3
    2ab8:	2b00      	cmp	r3, #0
    2aba:	dbfb      	blt.n	2ab4 <tc_init+0x140>
				= config->counter_16_bit.value;
    2abc:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2abe:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ac0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ac2:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ac4:	b25b      	sxtb	r3, r3
    2ac6:	2b00      	cmp	r3, #0
    2ac8:	dbfb      	blt.n	2ac2 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    2aca:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2acc:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ace:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ad0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ad2:	b25b      	sxtb	r3, r3
    2ad4:	2b00      	cmp	r3, #0
    2ad6:	dbfb      	blt.n	2ad0 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    2ad8:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2ada:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    2adc:	2000      	movs	r0, #0
    2ade:	e775      	b.n	29cc <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2ae0:	a902      	add	r1, sp, #8
    2ae2:	2301      	movs	r3, #1
    2ae4:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2ae6:	2200      	movs	r2, #0
    2ae8:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2aea:	7e32      	ldrb	r2, [r6, #24]
    2aec:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2aee:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2af0:	7d30      	ldrb	r0, [r6, #20]
    2af2:	4b2e      	ldr	r3, [pc, #184]	; (2bac <tc_init+0x238>)
    2af4:	4798      	blx	r3
    2af6:	e779      	b.n	29ec <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2af8:	a902      	add	r1, sp, #8
    2afa:	2301      	movs	r3, #1
    2afc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2afe:	2200      	movs	r2, #0
    2b00:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2b02:	3224      	adds	r2, #36	; 0x24
    2b04:	18b2      	adds	r2, r6, r2
    2b06:	7812      	ldrb	r2, [r2, #0]
    2b08:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2b0a:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2b0c:	331f      	adds	r3, #31
    2b0e:	18f3      	adds	r3, r6, r3
    2b10:	7818      	ldrb	r0, [r3, #0]
    2b12:	4b26      	ldr	r3, [pc, #152]	; (2bac <tc_init+0x238>)
    2b14:	4798      	blx	r3
    2b16:	e76d      	b.n	29f4 <tc_init+0x80>
    2b18:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2b1a:	1c7a      	adds	r2, r7, #1
    2b1c:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2b1e:	ab03      	add	r3, sp, #12
    2b20:	5ad3      	ldrh	r3, [r2, r3]
    2b22:	4303      	orrs	r3, r0
    2b24:	620b      	str	r3, [r1, #32]
    2b26:	e770      	b.n	2a0a <tc_init+0x96>
    2b28:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b2a:	b25b      	sxtb	r3, r3
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	dbfb      	blt.n	2b28 <tc_init+0x1b4>
					config->counter_8_bit.value;
    2b30:	2328      	movs	r3, #40	; 0x28
    2b32:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2b34:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b36:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b38:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b3a:	b25b      	sxtb	r3, r3
    2b3c:	2b00      	cmp	r3, #0
    2b3e:	dbfb      	blt.n	2b38 <tc_init+0x1c4>
					config->counter_8_bit.period;
    2b40:	2329      	movs	r3, #41	; 0x29
    2b42:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2b44:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b46:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b48:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b4a:	b25b      	sxtb	r3, r3
    2b4c:	2b00      	cmp	r3, #0
    2b4e:	dbfb      	blt.n	2b48 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    2b50:	232a      	movs	r3, #42	; 0x2a
    2b52:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2b54:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b56:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b58:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b5a:	b25b      	sxtb	r3, r3
    2b5c:	2b00      	cmp	r3, #0
    2b5e:	dbfb      	blt.n	2b58 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    2b60:	232b      	movs	r3, #43	; 0x2b
    2b62:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2b64:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    2b66:	2000      	movs	r0, #0
    2b68:	e730      	b.n	29cc <tc_init+0x58>
    2b6a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b6c:	b25b      	sxtb	r3, r3
    2b6e:	2b00      	cmp	r3, #0
    2b70:	dbfb      	blt.n	2b6a <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2b72:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2b74:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b76:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b78:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b7a:	b25b      	sxtb	r3, r3
    2b7c:	2b00      	cmp	r3, #0
    2b7e:	dbfb      	blt.n	2b78 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2b80:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2b82:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b84:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b86:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b88:	b25b      	sxtb	r3, r3
    2b8a:	2b00      	cmp	r3, #0
    2b8c:	dbfb      	blt.n	2b86 <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2b8e:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2b90:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    2b92:	2000      	movs	r0, #0
    2b94:	e71a      	b.n	29cc <tc_init+0x58>
    2b96:	46c0      	nop			; (mov r8, r8)
    2b98:	0000293d 	.word	0x0000293d
    2b9c:	20002294 	.word	0x20002294
    2ba0:	40000400 	.word	0x40000400
    2ba4:	0000271d 	.word	0x0000271d
    2ba8:	00002691 	.word	0x00002691
    2bac:	00002815 	.word	0x00002815

00002bb0 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2bb0:	6802      	ldr	r2, [r0, #0]
    2bb2:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2bb4:	b25b      	sxtb	r3, r3
    2bb6:	2b00      	cmp	r3, #0
    2bb8:	dbfb      	blt.n	2bb2 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2bba:	7903      	ldrb	r3, [r0, #4]
    2bbc:	2b04      	cmp	r3, #4
    2bbe:	d005      	beq.n	2bcc <tc_get_count_value+0x1c>
    2bc0:	2b08      	cmp	r3, #8
    2bc2:	d009      	beq.n	2bd8 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2bc4:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    2bc6:	2b00      	cmp	r3, #0
    2bc8:	d003      	beq.n	2bd2 <tc_get_count_value+0x22>
}
    2bca:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2bcc:	7c10      	ldrb	r0, [r2, #16]
    2bce:	b2c0      	uxtb	r0, r0
    2bd0:	e7fb      	b.n	2bca <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2bd2:	8a10      	ldrh	r0, [r2, #16]
    2bd4:	b280      	uxth	r0, r0
    2bd6:	e7f8      	b.n	2bca <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    2bd8:	6910      	ldr	r0, [r2, #16]
    2bda:	e7f6      	b.n	2bca <tc_get_count_value+0x1a>

00002bdc <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2bdc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2bde:	6804      	ldr	r4, [r0, #0]
    2be0:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    2be2:	b25b      	sxtb	r3, r3
    2be4:	2b00      	cmp	r3, #0
    2be6:	dbfb      	blt.n	2be0 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2be8:	7903      	ldrb	r3, [r0, #4]
    2bea:	2b04      	cmp	r3, #4
    2bec:	d005      	beq.n	2bfa <tc_set_compare_value+0x1e>
    2bee:	2b08      	cmp	r3, #8
    2bf0:	d014      	beq.n	2c1c <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2bf2:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2bf4:	2b00      	cmp	r3, #0
    2bf6:	d008      	beq.n	2c0a <tc_set_compare_value+0x2e>
}
    2bf8:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    2bfa:	2017      	movs	r0, #23
			if (channel_index <
    2bfc:	2901      	cmp	r1, #1
    2bfe:	d8fb      	bhi.n	2bf8 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    2c00:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    2c02:	1861      	adds	r1, r4, r1
    2c04:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    2c06:	2000      	movs	r0, #0
    2c08:	e7f6      	b.n	2bf8 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2c0a:	2017      	movs	r0, #23
			if (channel_index <
    2c0c:	2901      	cmp	r1, #1
    2c0e:	d8f3      	bhi.n	2bf8 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    2c10:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    2c12:	310c      	adds	r1, #12
    2c14:	0049      	lsls	r1, r1, #1
    2c16:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2c18:	2000      	movs	r0, #0
    2c1a:	e7ed      	b.n	2bf8 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2c1c:	2017      	movs	r0, #23
			if (channel_index <
    2c1e:	2901      	cmp	r1, #1
    2c20:	d8ea      	bhi.n	2bf8 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    2c22:	3106      	adds	r1, #6
    2c24:	0089      	lsls	r1, r1, #2
    2c26:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2c28:	2000      	movs	r0, #0
    2c2a:	e7e5      	b.n	2bf8 <tc_set_compare_value+0x1c>

00002c2c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2c2c:	e7fe      	b.n	2c2c <Dummy_Handler>
	...

00002c30 <Reset_Handler>:
{
    2c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2c32:	4a2a      	ldr	r2, [pc, #168]	; (2cdc <Reset_Handler+0xac>)
    2c34:	4b2a      	ldr	r3, [pc, #168]	; (2ce0 <Reset_Handler+0xb0>)
    2c36:	429a      	cmp	r2, r3
    2c38:	d011      	beq.n	2c5e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2c3a:	001a      	movs	r2, r3
    2c3c:	4b29      	ldr	r3, [pc, #164]	; (2ce4 <Reset_Handler+0xb4>)
    2c3e:	429a      	cmp	r2, r3
    2c40:	d20d      	bcs.n	2c5e <Reset_Handler+0x2e>
    2c42:	4a29      	ldr	r2, [pc, #164]	; (2ce8 <Reset_Handler+0xb8>)
    2c44:	3303      	adds	r3, #3
    2c46:	1a9b      	subs	r3, r3, r2
    2c48:	089b      	lsrs	r3, r3, #2
    2c4a:	3301      	adds	r3, #1
    2c4c:	009b      	lsls	r3, r3, #2
    2c4e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2c50:	4823      	ldr	r0, [pc, #140]	; (2ce0 <Reset_Handler+0xb0>)
    2c52:	4922      	ldr	r1, [pc, #136]	; (2cdc <Reset_Handler+0xac>)
    2c54:	588c      	ldr	r4, [r1, r2]
    2c56:	5084      	str	r4, [r0, r2]
    2c58:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2c5a:	429a      	cmp	r2, r3
    2c5c:	d1fa      	bne.n	2c54 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2c5e:	4a23      	ldr	r2, [pc, #140]	; (2cec <Reset_Handler+0xbc>)
    2c60:	4b23      	ldr	r3, [pc, #140]	; (2cf0 <Reset_Handler+0xc0>)
    2c62:	429a      	cmp	r2, r3
    2c64:	d20a      	bcs.n	2c7c <Reset_Handler+0x4c>
    2c66:	43d3      	mvns	r3, r2
    2c68:	4921      	ldr	r1, [pc, #132]	; (2cf0 <Reset_Handler+0xc0>)
    2c6a:	185b      	adds	r3, r3, r1
    2c6c:	2103      	movs	r1, #3
    2c6e:	438b      	bics	r3, r1
    2c70:	3304      	adds	r3, #4
    2c72:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2c74:	2100      	movs	r1, #0
    2c76:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2c78:	4293      	cmp	r3, r2
    2c7a:	d1fc      	bne.n	2c76 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2c7c:	4a1d      	ldr	r2, [pc, #116]	; (2cf4 <Reset_Handler+0xc4>)
    2c7e:	21ff      	movs	r1, #255	; 0xff
    2c80:	4b1d      	ldr	r3, [pc, #116]	; (2cf8 <Reset_Handler+0xc8>)
    2c82:	438b      	bics	r3, r1
    2c84:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2c86:	39fd      	subs	r1, #253	; 0xfd
    2c88:	2390      	movs	r3, #144	; 0x90
    2c8a:	005b      	lsls	r3, r3, #1
    2c8c:	4a1b      	ldr	r2, [pc, #108]	; (2cfc <Reset_Handler+0xcc>)
    2c8e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2c90:	4a1b      	ldr	r2, [pc, #108]	; (2d00 <Reset_Handler+0xd0>)
    2c92:	78d3      	ldrb	r3, [r2, #3]
    2c94:	2503      	movs	r5, #3
    2c96:	43ab      	bics	r3, r5
    2c98:	2402      	movs	r4, #2
    2c9a:	4323      	orrs	r3, r4
    2c9c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2c9e:	78d3      	ldrb	r3, [r2, #3]
    2ca0:	270c      	movs	r7, #12
    2ca2:	43bb      	bics	r3, r7
    2ca4:	2608      	movs	r6, #8
    2ca6:	4333      	orrs	r3, r6
    2ca8:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2caa:	4b16      	ldr	r3, [pc, #88]	; (2d04 <Reset_Handler+0xd4>)
    2cac:	7b98      	ldrb	r0, [r3, #14]
    2cae:	2230      	movs	r2, #48	; 0x30
    2cb0:	4390      	bics	r0, r2
    2cb2:	2220      	movs	r2, #32
    2cb4:	4310      	orrs	r0, r2
    2cb6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2cb8:	7b99      	ldrb	r1, [r3, #14]
    2cba:	43b9      	bics	r1, r7
    2cbc:	4331      	orrs	r1, r6
    2cbe:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2cc0:	7b9a      	ldrb	r2, [r3, #14]
    2cc2:	43aa      	bics	r2, r5
    2cc4:	4322      	orrs	r2, r4
    2cc6:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2cc8:	4a0f      	ldr	r2, [pc, #60]	; (2d08 <Reset_Handler+0xd8>)
    2cca:	6853      	ldr	r3, [r2, #4]
    2ccc:	2180      	movs	r1, #128	; 0x80
    2cce:	430b      	orrs	r3, r1
    2cd0:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2cd2:	4b0e      	ldr	r3, [pc, #56]	; (2d0c <Reset_Handler+0xdc>)
    2cd4:	4798      	blx	r3
        main();
    2cd6:	4b0e      	ldr	r3, [pc, #56]	; (2d10 <Reset_Handler+0xe0>)
    2cd8:	4798      	blx	r3
    2cda:	e7fe      	b.n	2cda <Reset_Handler+0xaa>
    2cdc:	0000b058 	.word	0x0000b058
    2ce0:	20000000 	.word	0x20000000
    2ce4:	200001dc 	.word	0x200001dc
    2ce8:	20000004 	.word	0x20000004
    2cec:	200001dc 	.word	0x200001dc
    2cf0:	200023b4 	.word	0x200023b4
    2cf4:	e000ed00 	.word	0xe000ed00
    2cf8:	00000000 	.word	0x00000000
    2cfc:	41007000 	.word	0x41007000
    2d00:	41005000 	.word	0x41005000
    2d04:	41004800 	.word	0x41004800
    2d08:	41004000 	.word	0x41004000
    2d0c:	00005415 	.word	0x00005415
    2d10:	00005305 	.word	0x00005305

00002d14 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2d14:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d16:	46c6      	mov	lr, r8
    2d18:	b500      	push	{lr}
    2d1a:	000c      	movs	r4, r1
    2d1c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2d1e:	2800      	cmp	r0, #0
    2d20:	d10f      	bne.n	2d42 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2d22:	2a00      	cmp	r2, #0
    2d24:	dd11      	ble.n	2d4a <_read+0x36>
    2d26:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2d28:	4e09      	ldr	r6, [pc, #36]	; (2d50 <_read+0x3c>)
    2d2a:	4d0a      	ldr	r5, [pc, #40]	; (2d54 <_read+0x40>)
    2d2c:	6830      	ldr	r0, [r6, #0]
    2d2e:	0021      	movs	r1, r4
    2d30:	682b      	ldr	r3, [r5, #0]
    2d32:	4798      	blx	r3
		ptr++;
    2d34:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2d36:	42bc      	cmp	r4, r7
    2d38:	d1f8      	bne.n	2d2c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2d3a:	4640      	mov	r0, r8
    2d3c:	bc04      	pop	{r2}
    2d3e:	4690      	mov	r8, r2
    2d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2d42:	2301      	movs	r3, #1
    2d44:	425b      	negs	r3, r3
    2d46:	4698      	mov	r8, r3
    2d48:	e7f7      	b.n	2d3a <_read+0x26>
	for (; len > 0; --len) {
    2d4a:	4680      	mov	r8, r0
    2d4c:	e7f5      	b.n	2d3a <_read+0x26>
    2d4e:	46c0      	nop			; (mov r8, r8)
    2d50:	200022a8 	.word	0x200022a8
    2d54:	200022a0 	.word	0x200022a0

00002d58 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2d58:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d5a:	46c6      	mov	lr, r8
    2d5c:	b500      	push	{lr}
    2d5e:	000e      	movs	r6, r1
    2d60:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2d62:	3801      	subs	r0, #1
    2d64:	2802      	cmp	r0, #2
    2d66:	d810      	bhi.n	2d8a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2d68:	2a00      	cmp	r2, #0
    2d6a:	d011      	beq.n	2d90 <_write+0x38>
    2d6c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2d6e:	4b0c      	ldr	r3, [pc, #48]	; (2da0 <_write+0x48>)
    2d70:	4698      	mov	r8, r3
    2d72:	4f0c      	ldr	r7, [pc, #48]	; (2da4 <_write+0x4c>)
    2d74:	4643      	mov	r3, r8
    2d76:	6818      	ldr	r0, [r3, #0]
    2d78:	5d31      	ldrb	r1, [r6, r4]
    2d7a:	683b      	ldr	r3, [r7, #0]
    2d7c:	4798      	blx	r3
    2d7e:	2800      	cmp	r0, #0
    2d80:	db08      	blt.n	2d94 <_write+0x3c>
			return -1;
		}
		++nChars;
    2d82:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2d84:	42a5      	cmp	r5, r4
    2d86:	d1f5      	bne.n	2d74 <_write+0x1c>
    2d88:	e006      	b.n	2d98 <_write+0x40>
		return -1;
    2d8a:	2401      	movs	r4, #1
    2d8c:	4264      	negs	r4, r4
    2d8e:	e003      	b.n	2d98 <_write+0x40>
	for (; len != 0; --len) {
    2d90:	0014      	movs	r4, r2
    2d92:	e001      	b.n	2d98 <_write+0x40>
			return -1;
    2d94:	2401      	movs	r4, #1
    2d96:	4264      	negs	r4, r4
	}
	return nChars;
}
    2d98:	0020      	movs	r0, r4
    2d9a:	bc04      	pop	{r2}
    2d9c:	4690      	mov	r8, r2
    2d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2da0:	200022a8 	.word	0x200022a8
    2da4:	200022a4 	.word	0x200022a4

00002da8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2da8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2daa:	4a06      	ldr	r2, [pc, #24]	; (2dc4 <_sbrk+0x1c>)
    2dac:	6812      	ldr	r2, [r2, #0]
    2dae:	2a00      	cmp	r2, #0
    2db0:	d004      	beq.n	2dbc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2db2:	4a04      	ldr	r2, [pc, #16]	; (2dc4 <_sbrk+0x1c>)
    2db4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2db6:	18c3      	adds	r3, r0, r3
    2db8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2dba:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2dbc:	4902      	ldr	r1, [pc, #8]	; (2dc8 <_sbrk+0x20>)
    2dbe:	4a01      	ldr	r2, [pc, #4]	; (2dc4 <_sbrk+0x1c>)
    2dc0:	6011      	str	r1, [r2, #0]
    2dc2:	e7f6      	b.n	2db2 <_sbrk+0xa>
    2dc4:	20000278 	.word	0x20000278
    2dc8:	200043b8 	.word	0x200043b8

00002dcc <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2dcc:	2001      	movs	r0, #1
    2dce:	4240      	negs	r0, r0
    2dd0:	4770      	bx	lr

00002dd2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2dd2:	2380      	movs	r3, #128	; 0x80
    2dd4:	019b      	lsls	r3, r3, #6
    2dd6:	604b      	str	r3, [r1, #4]

	return 0;
}
    2dd8:	2000      	movs	r0, #0
    2dda:	4770      	bx	lr

00002ddc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2ddc:	2001      	movs	r0, #1
    2dde:	4770      	bx	lr

00002de0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2de0:	2000      	movs	r0, #0
    2de2:	4770      	bx	lr

00002de4 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2de4:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2de6:	4a0d      	ldr	r2, [pc, #52]	; (2e1c <NWK_Init+0x38>)
    2de8:	2300      	movs	r3, #0
    2dea:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2dec:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2dee:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2df0:	2158      	movs	r1, #88	; 0x58
    2df2:	5253      	strh	r3, [r2, r1]
    2df4:	0013      	movs	r3, r2
    2df6:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2df8:	2100      	movs	r1, #0
    2dfa:	6099      	str	r1, [r3, #8]
    2dfc:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2dfe:	4293      	cmp	r3, r2
    2e00:	d1fb      	bne.n	2dfa <NWK_Init+0x16>
	}

	nwkTxInit();
    2e02:	4b07      	ldr	r3, [pc, #28]	; (2e20 <NWK_Init+0x3c>)
    2e04:	4798      	blx	r3
	nwkRxInit();
    2e06:	4b07      	ldr	r3, [pc, #28]	; (2e24 <NWK_Init+0x40>)
    2e08:	4798      	blx	r3
	nwkFrameInit();
    2e0a:	4b07      	ldr	r3, [pc, #28]	; (2e28 <NWK_Init+0x44>)
    2e0c:	4798      	blx	r3
	nwkDataReqInit();
    2e0e:	4b07      	ldr	r3, [pc, #28]	; (2e2c <NWK_Init+0x48>)
    2e10:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2e12:	4b07      	ldr	r3, [pc, #28]	; (2e30 <NWK_Init+0x4c>)
    2e14:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2e16:	4b07      	ldr	r3, [pc, #28]	; (2e34 <NWK_Init+0x50>)
    2e18:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2e1a:	bd10      	pop	{r4, pc}
    2e1c:	200022ac 	.word	0x200022ac
    2e20:	00003cd9 	.word	0x00003cd9
    2e24:	00003531 	.word	0x00003531
    2e28:	00003049 	.word	0x00003049
    2e2c:	00002ed1 	.word	0x00002ed1
    2e30:	00003141 	.word	0x00003141
    2e34:	000039b9 	.word	0x000039b9

00002e38 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2e38:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2e3a:	4b02      	ldr	r3, [pc, #8]	; (2e44 <NWK_SetAddr+0xc>)
    2e3c:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2e3e:	4b02      	ldr	r3, [pc, #8]	; (2e48 <NWK_SetAddr+0x10>)
    2e40:	4798      	blx	r3
}
    2e42:	bd10      	pop	{r4, pc}
    2e44:	200022ac 	.word	0x200022ac
    2e48:	000040f9 	.word	0x000040f9

00002e4c <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2e4c:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2e4e:	4b02      	ldr	r3, [pc, #8]	; (2e58 <NWK_SetPanId+0xc>)
    2e50:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2e52:	4b02      	ldr	r3, [pc, #8]	; (2e5c <NWK_SetPanId+0x10>)
    2e54:	4798      	blx	r3
}
    2e56:	bd10      	pop	{r4, pc}
    2e58:	200022ac 	.word	0x200022ac
    2e5c:	000040d9 	.word	0x000040d9

00002e60 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2e60:	3002      	adds	r0, #2
    2e62:	0080      	lsls	r0, r0, #2
    2e64:	4b01      	ldr	r3, [pc, #4]	; (2e6c <NWK_OpenEndpoint+0xc>)
    2e66:	50c1      	str	r1, [r0, r3]
}
    2e68:	4770      	bx	lr
    2e6a:	46c0      	nop			; (mov r8, r8)
    2e6c:	200022ac 	.word	0x200022ac

00002e70 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2e70:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2e72:	4b04      	ldr	r3, [pc, #16]	; (2e84 <NWK_TaskHandler+0x14>)
    2e74:	4798      	blx	r3
	nwkTxTaskHandler();
    2e76:	4b04      	ldr	r3, [pc, #16]	; (2e88 <NWK_TaskHandler+0x18>)
    2e78:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2e7a:	4b04      	ldr	r3, [pc, #16]	; (2e8c <NWK_TaskHandler+0x1c>)
    2e7c:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2e7e:	4b04      	ldr	r3, [pc, #16]	; (2e90 <NWK_TaskHandler+0x20>)
    2e80:	4798      	blx	r3
#endif
}
    2e82:	bd10      	pop	{r4, pc}
    2e84:	000035d1 	.word	0x000035d1
    2e88:	00003ed5 	.word	0x00003ed5
    2e8c:	00002f11 	.word	0x00002f11
    2e90:	00003a99 	.word	0x00003a99

00002e94 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2e94:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2e96:	4b0c      	ldr	r3, [pc, #48]	; (2ec8 <nwkDataReqTxConf+0x34>)
    2e98:	681b      	ldr	r3, [r3, #0]
    2e9a:	2b00      	cmp	r3, #0
    2e9c:	d010      	beq.n	2ec0 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2e9e:	685a      	ldr	r2, [r3, #4]
    2ea0:	4290      	cmp	r0, r2
    2ea2:	d005      	beq.n	2eb0 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2ea4:	681b      	ldr	r3, [r3, #0]
    2ea6:	2b00      	cmp	r3, #0
    2ea8:	d00a      	beq.n	2ec0 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2eaa:	685a      	ldr	r2, [r3, #4]
    2eac:	4282      	cmp	r2, r0
    2eae:	d1f9      	bne.n	2ea4 <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    2eb0:	2285      	movs	r2, #133	; 0x85
    2eb2:	5c82      	ldrb	r2, [r0, r2]
    2eb4:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2eb6:	2288      	movs	r2, #136	; 0x88
    2eb8:	5c82      	ldrb	r2, [r0, r2]
    2eba:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2ebc:	2202      	movs	r2, #2
    2ebe:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    2ec0:	4b02      	ldr	r3, [pc, #8]	; (2ecc <nwkDataReqTxConf+0x38>)
    2ec2:	4798      	blx	r3
}
    2ec4:	bd10      	pop	{r4, pc}
    2ec6:	46c0      	nop			; (mov r8, r8)
    2ec8:	2000027c 	.word	0x2000027c
    2ecc:	000030d1 	.word	0x000030d1

00002ed0 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    2ed0:	2200      	movs	r2, #0
    2ed2:	4b01      	ldr	r3, [pc, #4]	; (2ed8 <nwkDataReqInit+0x8>)
    2ed4:	601a      	str	r2, [r3, #0]
}
    2ed6:	4770      	bx	lr
    2ed8:	2000027c 	.word	0x2000027c

00002edc <NWK_DataReq>:
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2edc:	2300      	movs	r3, #0
    2ede:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2ee0:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2ee2:	6043      	str	r3, [r0, #4]
	nwkIb.lock++;
    2ee4:	4908      	ldr	r1, [pc, #32]	; (2f08 <NWK_DataReq+0x2c>)
    2ee6:	2258      	movs	r2, #88	; 0x58
    2ee8:	5a8b      	ldrh	r3, [r1, r2]
    2eea:	3301      	adds	r3, #1
    2eec:	528b      	strh	r3, [r1, r2]
	if (NULL == nwkDataReqQueue) {
    2eee:	4b07      	ldr	r3, [pc, #28]	; (2f0c <NWK_DataReq+0x30>)
    2ef0:	681b      	ldr	r3, [r3, #0]
    2ef2:	2b00      	cmp	r3, #0
    2ef4:	d003      	beq.n	2efe <NWK_DataReq+0x22>
		req->next = nwkDataReqQueue;
    2ef6:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2ef8:	4b04      	ldr	r3, [pc, #16]	; (2f0c <NWK_DataReq+0x30>)
    2efa:	6018      	str	r0, [r3, #0]
}
    2efc:	4770      	bx	lr
		req->next = NULL;
    2efe:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2f00:	4b02      	ldr	r3, [pc, #8]	; (2f0c <NWK_DataReq+0x30>)
    2f02:	6018      	str	r0, [r3, #0]
    2f04:	e7fa      	b.n	2efc <NWK_DataReq+0x20>
    2f06:	46c0      	nop			; (mov r8, r8)
    2f08:	200022ac 	.word	0x200022ac
    2f0c:	2000027c 	.word	0x2000027c

00002f10 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2f10:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f12:	4b47      	ldr	r3, [pc, #284]	; (3030 <nwkDataReqTaskHandler+0x120>)
    2f14:	681a      	ldr	r2, [r3, #0]
    2f16:	2a00      	cmp	r2, #0
    2f18:	d100      	bne.n	2f1c <nwkDataReqTaskHandler+0xc>
    2f1a:	e088      	b.n	302e <nwkDataReqTaskHandler+0x11e>
    2f1c:	0014      	movs	r4, r2
		switch (req->state) {
    2f1e:	7a23      	ldrb	r3, [r4, #8]
    2f20:	2b00      	cmp	r3, #0
    2f22:	d005      	beq.n	2f30 <nwkDataReqTaskHandler+0x20>
    2f24:	2b02      	cmp	r3, #2
    2f26:	d06e      	beq.n	3006 <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f28:	6824      	ldr	r4, [r4, #0]
    2f2a:	2c00      	cmp	r4, #0
    2f2c:	d1f7      	bne.n	2f1e <nwkDataReqTaskHandler+0xe>
    2f2e:	e07e      	b.n	302e <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    2f30:	4b40      	ldr	r3, [pc, #256]	; (3034 <nwkDataReqTaskHandler+0x124>)
    2f32:	4798      	blx	r3
    2f34:	1e05      	subs	r5, r0, #0
    2f36:	d062      	beq.n	2ffe <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    2f38:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2f3a:	2001      	movs	r0, #1
    2f3c:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    2f3e:	4b3e      	ldr	r3, [pc, #248]	; (3038 <nwkDataReqTaskHandler+0x128>)
    2f40:	2289      	movs	r2, #137	; 0x89
    2f42:	54ab      	strb	r3, [r5, r2]
    2f44:	0a19      	lsrs	r1, r3, #8
    2f46:	002a      	movs	r2, r5
    2f48:	3289      	adds	r2, #137	; 0x89
    2f4a:	7051      	strb	r1, [r2, #1]
    2f4c:	0c19      	lsrs	r1, r3, #16
    2f4e:	7091      	strb	r1, [r2, #2]
    2f50:	0e1b      	lsrs	r3, r3, #24
    2f52:	70d3      	strb	r3, [r2, #3]
			: 0;
    2f54:	7ba2      	ldrb	r2, [r4, #14]
    2f56:	0892      	lsrs	r2, r2, #2
    2f58:	2301      	movs	r3, #1
    2f5a:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    2f5c:	2188      	movs	r1, #136	; 0x88
    2f5e:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2f60:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    2f62:	4019      	ands	r1, r3
    2f64:	7aea      	ldrb	r2, [r5, #11]
    2f66:	4382      	bics	r2, r0
    2f68:	430a      	orrs	r2, r1
    2f6a:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2f6c:	7ba2      	ldrb	r2, [r4, #14]
    2f6e:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    2f70:	401a      	ands	r2, r3
    2f72:	0092      	lsls	r2, r2, #2
    2f74:	7ae9      	ldrb	r1, [r5, #11]
    2f76:	3003      	adds	r0, #3
    2f78:	4381      	bics	r1, r0
    2f7a:	430a      	orrs	r2, r1
    2f7c:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2f7e:	7ba2      	ldrb	r2, [r4, #14]
    2f80:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    2f82:	4013      	ands	r3, r2
    2f84:	005b      	lsls	r3, r3, #1
    2f86:	7aea      	ldrb	r2, [r5, #11]
    2f88:	2102      	movs	r1, #2
    2f8a:	438a      	bics	r2, r1
    2f8c:	4313      	orrs	r3, r2
    2f8e:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2f90:	4a2a      	ldr	r2, [pc, #168]	; (303c <nwkDataReqTaskHandler+0x12c>)
    2f92:	7913      	ldrb	r3, [r2, #4]
    2f94:	3301      	adds	r3, #1
    2f96:	b2db      	uxtb	r3, r3
    2f98:	7113      	strb	r3, [r2, #4]
    2f9a:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2f9c:	7813      	ldrb	r3, [r2, #0]
    2f9e:	736b      	strb	r3, [r5, #13]
    2fa0:	7853      	ldrb	r3, [r2, #1]
    2fa2:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2fa4:	8963      	ldrh	r3, [r4, #10]
    2fa6:	7aa2      	ldrb	r2, [r4, #10]
    2fa8:	73ea      	strb	r2, [r5, #15]
    2faa:	0a1b      	lsrs	r3, r3, #8
    2fac:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2fae:	7b61      	ldrb	r1, [r4, #13]
    2fb0:	230f      	movs	r3, #15
    2fb2:	4019      	ands	r1, r3
    2fb4:	7c6a      	ldrb	r2, [r5, #17]
    2fb6:	300b      	adds	r0, #11
    2fb8:	4382      	bics	r2, r0
    2fba:	430a      	orrs	r2, r1
    2fbc:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2fbe:	7b22      	ldrb	r2, [r4, #12]
    2fc0:	0112      	lsls	r2, r2, #4
    2fc2:	7c69      	ldrb	r1, [r5, #17]
    2fc4:	400b      	ands	r3, r1
    2fc6:	4313      	orrs	r3, r2
    2fc8:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    2fca:	2381      	movs	r3, #129	; 0x81
    2fcc:	5ce8      	ldrb	r0, [r5, r3]
    2fce:	3301      	adds	r3, #1
    2fd0:	5ceb      	ldrb	r3, [r5, r3]
    2fd2:	021b      	lsls	r3, r3, #8
    2fd4:	4303      	orrs	r3, r0
    2fd6:	2283      	movs	r2, #131	; 0x83
    2fd8:	5ca8      	ldrb	r0, [r5, r2]
    2fda:	0400      	lsls	r0, r0, #16
    2fdc:	4303      	orrs	r3, r0
    2fde:	3201      	adds	r2, #1
    2fe0:	5ca8      	ldrb	r0, [r5, r2]
    2fe2:	0600      	lsls	r0, r0, #24
    2fe4:	4318      	orrs	r0, r3
    2fe6:	7d22      	ldrb	r2, [r4, #20]
    2fe8:	6921      	ldr	r1, [r4, #16]
    2fea:	4b15      	ldr	r3, [pc, #84]	; (3040 <nwkDataReqTaskHandler+0x130>)
    2fec:	4798      	blx	r3
	frame->size += req->size;
    2fee:	786b      	ldrb	r3, [r5, #1]
    2ff0:	7d22      	ldrb	r2, [r4, #20]
    2ff2:	189b      	adds	r3, r3, r2
    2ff4:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    2ff6:	0028      	movs	r0, r5
    2ff8:	4b12      	ldr	r3, [pc, #72]	; (3044 <nwkDataReqTaskHandler+0x134>)
    2ffa:	4798      	blx	r3
    2ffc:	e017      	b.n	302e <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2ffe:	2302      	movs	r3, #2
    3000:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    3002:	7723      	strb	r3, [r4, #28]
    3004:	e013      	b.n	302e <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    3006:	42a2      	cmp	r2, r4
    3008:	d104      	bne.n	3014 <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    300a:	4b09      	ldr	r3, [pc, #36]	; (3030 <nwkDataReqTaskHandler+0x120>)
    300c:	6822      	ldr	r2, [r4, #0]
    300e:	601a      	str	r2, [r3, #0]
    3010:	e005      	b.n	301e <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    3012:	001a      	movs	r2, r3
		while (prev->next != req) {
    3014:	6813      	ldr	r3, [r2, #0]
    3016:	429c      	cmp	r4, r3
    3018:	d1fb      	bne.n	3012 <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    301a:	6823      	ldr	r3, [r4, #0]
    301c:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    301e:	4907      	ldr	r1, [pc, #28]	; (303c <nwkDataReqTaskHandler+0x12c>)
    3020:	2258      	movs	r2, #88	; 0x58
    3022:	5a8b      	ldrh	r3, [r1, r2]
    3024:	3b01      	subs	r3, #1
    3026:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    3028:	69a3      	ldr	r3, [r4, #24]
    302a:	0020      	movs	r0, r4
    302c:	4798      	blx	r3

		default:
			break;
		}
	}
}
    302e:	bd70      	pop	{r4, r5, r6, pc}
    3030:	2000027c 	.word	0x2000027c
    3034:	0000305d 	.word	0x0000305d
    3038:	00002e95 	.word	0x00002e95
    303c:	200022ac 	.word	0x200022ac
    3040:	0000545d 	.word	0x0000545d
    3044:	00003d0d 	.word	0x00003d0d

00003048 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    3048:	4b03      	ldr	r3, [pc, #12]	; (3058 <nwkFrameInit+0x10>)
    304a:	2200      	movs	r2, #0
    304c:	701a      	strb	r2, [r3, #0]
    304e:	218d      	movs	r1, #141	; 0x8d
    3050:	545a      	strb	r2, [r3, r1]
    3052:	318d      	adds	r1, #141	; 0x8d
    3054:	545a      	strb	r2, [r3, r1]
	}
}
    3056:	4770      	bx	lr
    3058:	20000280 	.word	0x20000280

0000305c <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    305c:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    305e:	4b19      	ldr	r3, [pc, #100]	; (30c4 <nwkFrameAlloc+0x68>)
    3060:	781b      	ldrb	r3, [r3, #0]
    3062:	2b00      	cmp	r3, #0
    3064:	d010      	beq.n	3088 <nwkFrameAlloc+0x2c>
    3066:	238d      	movs	r3, #141	; 0x8d
    3068:	4a16      	ldr	r2, [pc, #88]	; (30c4 <nwkFrameAlloc+0x68>)
    306a:	5cd3      	ldrb	r3, [r2, r3]
    306c:	2b00      	cmp	r3, #0
    306e:	d009      	beq.n	3084 <nwkFrameAlloc+0x28>
    3070:	238d      	movs	r3, #141	; 0x8d
    3072:	005b      	lsls	r3, r3, #1
    3074:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    3076:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3078:	2b00      	cmp	r3, #0
    307a:	d001      	beq.n	3080 <nwkFrameAlloc+0x24>
}
    307c:	0020      	movs	r0, r4
    307e:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3080:	3302      	adds	r3, #2
    3082:	e002      	b.n	308a <nwkFrameAlloc+0x2e>
    3084:	2301      	movs	r3, #1
    3086:	e000      	b.n	308a <nwkFrameAlloc+0x2e>
    3088:	2300      	movs	r3, #0
    308a:	268d      	movs	r6, #141	; 0x8d
    308c:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    308e:	4d0d      	ldr	r5, [pc, #52]	; (30c4 <nwkFrameAlloc+0x68>)
    3090:	19ac      	adds	r4, r5, r6
    3092:	228d      	movs	r2, #141	; 0x8d
    3094:	2100      	movs	r1, #0
    3096:	0020      	movs	r0, r4
    3098:	4b0b      	ldr	r3, [pc, #44]	; (30c8 <nwkFrameAlloc+0x6c>)
    309a:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    309c:	2310      	movs	r3, #16
    309e:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    30a0:	0033      	movs	r3, r6
    30a2:	3312      	adds	r3, #18
    30a4:	18eb      	adds	r3, r5, r3
    30a6:	0022      	movs	r2, r4
    30a8:	3281      	adds	r2, #129	; 0x81
    30aa:	7013      	strb	r3, [r2, #0]
    30ac:	0a19      	lsrs	r1, r3, #8
    30ae:	7051      	strb	r1, [r2, #1]
    30b0:	0c19      	lsrs	r1, r3, #16
    30b2:	7091      	strb	r1, [r2, #2]
    30b4:	0e1b      	lsrs	r3, r3, #24
    30b6:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    30b8:	4904      	ldr	r1, [pc, #16]	; (30cc <nwkFrameAlloc+0x70>)
    30ba:	2258      	movs	r2, #88	; 0x58
    30bc:	5a8b      	ldrh	r3, [r1, r2]
    30be:	3301      	adds	r3, #1
    30c0:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    30c2:	e7db      	b.n	307c <nwkFrameAlloc+0x20>
    30c4:	20000280 	.word	0x20000280
    30c8:	0000546f 	.word	0x0000546f
    30cc:	200022ac 	.word	0x200022ac

000030d0 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    30d0:	2300      	movs	r3, #0
    30d2:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    30d4:	4902      	ldr	r1, [pc, #8]	; (30e0 <nwkFrameFree+0x10>)
    30d6:	2258      	movs	r2, #88	; 0x58
    30d8:	5a8b      	ldrh	r3, [r1, r2]
    30da:	3b01      	subs	r3, #1
    30dc:	528b      	strh	r3, [r1, r2]
}
    30de:	4770      	bx	lr
    30e0:	200022ac 	.word	0x200022ac

000030e4 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    30e4:	2800      	cmp	r0, #0
    30e6:	d012      	beq.n	310e <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    30e8:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    30ea:	4b0c      	ldr	r3, [pc, #48]	; (311c <nwkFrameNext+0x38>)
    30ec:	33a8      	adds	r3, #168	; 0xa8
    30ee:	33ff      	adds	r3, #255	; 0xff
    30f0:	4298      	cmp	r0, r3
    30f2:	d210      	bcs.n	3116 <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    30f4:	7803      	ldrb	r3, [r0, #0]
    30f6:	2b00      	cmp	r3, #0
    30f8:	d10c      	bne.n	3114 <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    30fa:	4a08      	ldr	r2, [pc, #32]	; (311c <nwkFrameNext+0x38>)
    30fc:	32a8      	adds	r2, #168	; 0xa8
    30fe:	32ff      	adds	r2, #255	; 0xff
    3100:	308d      	adds	r0, #141	; 0x8d
    3102:	4290      	cmp	r0, r2
    3104:	d205      	bcs.n	3112 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    3106:	7803      	ldrb	r3, [r0, #0]
    3108:	2b00      	cmp	r3, #0
    310a:	d0f9      	beq.n	3100 <nwkFrameNext+0x1c>
    310c:	e002      	b.n	3114 <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    310e:	4803      	ldr	r0, [pc, #12]	; (311c <nwkFrameNext+0x38>)
    3110:	e7f0      	b.n	30f4 <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    3112:	2000      	movs	r0, #0
}
    3114:	4770      	bx	lr
	return NULL;
    3116:	2000      	movs	r0, #0
    3118:	e7fc      	b.n	3114 <nwkFrameNext+0x30>
    311a:	46c0      	nop			; (mov r8, r8)
    311c:	20000280 	.word	0x20000280

00003120 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    3120:	2200      	movs	r2, #0
    3122:	2385      	movs	r3, #133	; 0x85
    3124:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    3126:	4a05      	ldr	r2, [pc, #20]	; (313c <nwkFrameCommandInit+0x1c>)
    3128:	7913      	ldrb	r3, [r2, #4]
    312a:	3301      	adds	r3, #1
    312c:	b2db      	uxtb	r3, r3
    312e:	7113      	strb	r3, [r2, #4]
    3130:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    3132:	7813      	ldrb	r3, [r2, #0]
    3134:	7343      	strb	r3, [r0, #13]
    3136:	7853      	ldrb	r3, [r2, #1]
    3138:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    313a:	4770      	bx	lr
    313c:	200022ac 	.word	0x200022ac

00003140 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    3140:	b5f0      	push	{r4, r5, r6, r7, lr}
    3142:	4b09      	ldr	r3, [pc, #36]	; (3168 <nwkRouteInit+0x28>)
    3144:	3302      	adds	r3, #2
    3146:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    3148:	2701      	movs	r7, #1
    314a:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    314c:	4c06      	ldr	r4, [pc, #24]	; (3168 <nwkRouteInit+0x28>)
    314e:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    3150:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    3152:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    3154:	00d0      	lsls	r0, r2, #3
    3156:	5d01      	ldrb	r1, [r0, r4]
    3158:	43b1      	bics	r1, r6
    315a:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    315c:	711d      	strb	r5, [r3, #4]
    315e:	3201      	adds	r2, #1
    3160:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3162:	2a64      	cmp	r2, #100	; 0x64
    3164:	d1f5      	bne.n	3152 <nwkRouteInit+0x12>
	}
}
    3166:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3168:	20000428 	.word	0x20000428

0000316c <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    316c:	b530      	push	{r4, r5, lr}
    316e:	4a0c      	ldr	r2, [pc, #48]	; (31a0 <NWK_RouteFindEntry+0x34>)
    3170:	3202      	adds	r2, #2
    3172:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    3174:	4d0a      	ldr	r5, [pc, #40]	; (31a0 <NWK_RouteFindEntry+0x34>)
    3176:	e003      	b.n	3180 <NWK_RouteFindEntry+0x14>
    3178:	3301      	adds	r3, #1
    317a:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    317c:	2b64      	cmp	r3, #100	; 0x64
    317e:	d00c      	beq.n	319a <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    3180:	8814      	ldrh	r4, [r2, #0]
    3182:	4284      	cmp	r4, r0
    3184:	d1f8      	bne.n	3178 <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    3186:	00dc      	lsls	r4, r3, #3
    3188:	5d64      	ldrb	r4, [r4, r5]
    318a:	07a4      	lsls	r4, r4, #30
    318c:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    318e:	428c      	cmp	r4, r1
    3190:	d1f2      	bne.n	3178 <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    3192:	00db      	lsls	r3, r3, #3
    3194:	4802      	ldr	r0, [pc, #8]	; (31a0 <NWK_RouteFindEntry+0x34>)
    3196:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    3198:	bd30      	pop	{r4, r5, pc}
	return NULL;
    319a:	2000      	movs	r0, #0
    319c:	e7fc      	b.n	3198 <NWK_RouteFindEntry+0x2c>
    319e:	46c0      	nop			; (mov r8, r8)
    31a0:	20000428 	.word	0x20000428

000031a4 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    31a4:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    31a6:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    31a8:	4813      	ldr	r0, [pc, #76]	; (31f8 <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    31aa:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    31ac:	0003      	movs	r3, r0
    31ae:	25c8      	movs	r5, #200	; 0xc8
    31b0:	00ad      	lsls	r5, r5, #2
    31b2:	46ac      	mov	ip, r5
    31b4:	4463      	add	r3, ip
    31b6:	0019      	movs	r1, r3
    31b8:	e003      	b.n	31c2 <NWK_RouteNewEntry+0x1e>
    31ba:	0002      	movs	r2, r0
    31bc:	3008      	adds	r0, #8
    31be:	4288      	cmp	r0, r1
    31c0:	d00c      	beq.n	31dc <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    31c2:	7803      	ldrb	r3, [r0, #0]
    31c4:	421c      	tst	r4, r3
    31c6:	d1f9      	bne.n	31bc <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    31c8:	7983      	ldrb	r3, [r0, #6]
    31ca:	2b00      	cmp	r3, #0
    31cc:	d007      	beq.n	31de <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    31ce:	2a00      	cmp	r2, #0
    31d0:	d0f3      	beq.n	31ba <NWK_RouteNewEntry+0x16>
    31d2:	7995      	ldrb	r5, [r2, #6]
    31d4:	429d      	cmp	r5, r3
    31d6:	d9f1      	bls.n	31bc <NWK_RouteNewEntry+0x18>
    31d8:	0002      	movs	r2, r0
    31da:	e7ef      	b.n	31bc <NWK_RouteNewEntry+0x18>
    31dc:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    31de:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    31e0:	2202      	movs	r2, #2
    31e2:	4393      	bics	r3, r2
    31e4:	001a      	movs	r2, r3
    31e6:	230f      	movs	r3, #15
    31e8:	4013      	ands	r3, r2
    31ea:	2230      	movs	r2, #48	; 0x30
    31ec:	4313      	orrs	r3, r2
    31ee:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    31f0:	2380      	movs	r3, #128	; 0x80
    31f2:	7183      	strb	r3, [r0, #6]

	return entry;
}
    31f4:	bd30      	pop	{r4, r5, pc}
    31f6:	46c0      	nop			; (mov r8, r8)
    31f8:	20000428 	.word	0x20000428

000031fc <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    31fc:	7803      	ldrb	r3, [r0, #0]
    31fe:	07db      	lsls	r3, r3, #31
    3200:	d404      	bmi.n	320c <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    3202:	2301      	movs	r3, #1
    3204:	425b      	negs	r3, r3
    3206:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    3208:	2300      	movs	r3, #0
    320a:	7183      	strb	r3, [r0, #6]
}
    320c:	4770      	bx	lr
	...

00003210 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    3210:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    3212:	4b04      	ldr	r3, [pc, #16]	; (3224 <NWK_RouteNextHop+0x14>)
    3214:	4798      	blx	r3
	if (entry) {
    3216:	2800      	cmp	r0, #0
    3218:	d001      	beq.n	321e <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    321a:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    321c:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    321e:	4802      	ldr	r0, [pc, #8]	; (3228 <NWK_RouteNextHop+0x18>)
    3220:	e7fc      	b.n	321c <NWK_RouteNextHop+0xc>
    3222:	46c0      	nop			; (mov r8, r8)
    3224:	0000316d 	.word	0x0000316d
    3228:	0000ffff 	.word	0x0000ffff

0000322c <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    322c:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    322e:	4b03      	ldr	r3, [pc, #12]	; (323c <nwkRouteRemove+0x10>)
    3230:	4798      	blx	r3
	if (entry) {
    3232:	2800      	cmp	r0, #0
    3234:	d001      	beq.n	323a <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    3236:	4b02      	ldr	r3, [pc, #8]	; (3240 <nwkRouteRemove+0x14>)
    3238:	4798      	blx	r3
	}
}
    323a:	bd10      	pop	{r4, pc}
    323c:	0000316d 	.word	0x0000316d
    3240:	000031fd 	.word	0x000031fd

00003244 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    3244:	b570      	push	{r4, r5, r6, lr}
    3246:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3248:	7a42      	ldrb	r2, [r0, #9]
    324a:	7a84      	ldrb	r4, [r0, #10]
    324c:	0224      	lsls	r4, r4, #8
    324e:	4314      	orrs	r4, r2
    3250:	b223      	sxth	r3, r4
    3252:	2b00      	cmp	r3, #0
    3254:	db29      	blt.n	32aa <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    3256:	7969      	ldrb	r1, [r5, #5]
    3258:	79ab      	ldrb	r3, [r5, #6]
    325a:	021b      	lsls	r3, r3, #8
    325c:	430b      	orrs	r3, r1
    325e:	4a21      	ldr	r2, [pc, #132]	; (32e4 <nwkRouteFrameReceived+0xa0>)
    3260:	4293      	cmp	r3, r2
    3262:	d021      	beq.n	32a8 <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    3264:	7b6a      	ldrb	r2, [r5, #13]
    3266:	7ba8      	ldrb	r0, [r5, #14]
    3268:	0200      	lsls	r0, r0, #8
    326a:	4310      	orrs	r0, r2
    326c:	2100      	movs	r1, #0
    326e:	4b1e      	ldr	r3, [pc, #120]	; (32e8 <nwkRouteFrameReceived+0xa4>)
    3270:	4798      	blx	r3

	if (entry) {
    3272:	2800      	cmp	r0, #0
    3274:	d029      	beq.n	32ca <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    3276:	79e9      	ldrb	r1, [r5, #7]
    3278:	7a2b      	ldrb	r3, [r5, #8]
    327a:	021b      	lsls	r3, r3, #8
    327c:	430b      	orrs	r3, r1
    327e:	4a19      	ldr	r2, [pc, #100]	; (32e4 <nwkRouteFrameReceived+0xa0>)
    3280:	4293      	cmp	r3, r2
    3282:	d019      	beq.n	32b8 <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    3284:	8883      	ldrh	r3, [r0, #4]
    3286:	42a3      	cmp	r3, r4
    3288:	d00b      	beq.n	32a2 <nwkRouteFrameReceived+0x5e>
    328a:	79c2      	ldrb	r2, [r0, #7]
    328c:	2385      	movs	r3, #133	; 0x85
    328e:	5ceb      	ldrb	r3, [r5, r3]
    3290:	429a      	cmp	r2, r3
    3292:	d206      	bcs.n	32a2 <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    3294:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3296:	7802      	ldrb	r2, [r0, #0]
    3298:	230f      	movs	r3, #15
    329a:	4013      	ands	r3, r2
    329c:	2230      	movs	r2, #48	; 0x30
    329e:	4313      	orrs	r3, r2
    32a0:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    32a2:	2385      	movs	r3, #133	; 0x85
    32a4:	5ceb      	ldrb	r3, [r5, r3]
    32a6:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    32a8:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    32aa:	7b41      	ldrb	r1, [r0, #13]
    32ac:	7b83      	ldrb	r3, [r0, #14]
    32ae:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    32b0:	430b      	orrs	r3, r1
    32b2:	429c      	cmp	r4, r3
    32b4:	d1f8      	bne.n	32a8 <nwkRouteFrameReceived+0x64>
    32b6:	e7ce      	b.n	3256 <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    32b8:	7be9      	ldrb	r1, [r5, #15]
    32ba:	7c2b      	ldrb	r3, [r5, #16]
    32bc:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    32be:	4a0b      	ldr	r2, [pc, #44]	; (32ec <nwkRouteFrameReceived+0xa8>)
    32c0:	8812      	ldrh	r2, [r2, #0]
    32c2:	430b      	orrs	r3, r1
    32c4:	429a      	cmp	r2, r3
    32c6:	d1dd      	bne.n	3284 <nwkRouteFrameReceived+0x40>
    32c8:	e7e4      	b.n	3294 <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    32ca:	4b09      	ldr	r3, [pc, #36]	; (32f0 <nwkRouteFrameReceived+0xac>)
    32cc:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    32ce:	7b69      	ldrb	r1, [r5, #13]
    32d0:	7bab      	ldrb	r3, [r5, #14]
    32d2:	021b      	lsls	r3, r3, #8
    32d4:	430b      	orrs	r3, r1
    32d6:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    32d8:	7a69      	ldrb	r1, [r5, #9]
    32da:	7aab      	ldrb	r3, [r5, #10]
    32dc:	021b      	lsls	r3, r3, #8
    32de:	430b      	orrs	r3, r1
    32e0:	8083      	strh	r3, [r0, #4]
    32e2:	e7de      	b.n	32a2 <nwkRouteFrameReceived+0x5e>
    32e4:	0000ffff 	.word	0x0000ffff
    32e8:	0000316d 	.word	0x0000316d
    32ec:	200022ac 	.word	0x200022ac
    32f0:	000031a5 	.word	0x000031a5

000032f4 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    32f4:	b510      	push	{r4, lr}
    32f6:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    32f8:	7bc3      	ldrb	r3, [r0, #15]
    32fa:	7c00      	ldrb	r0, [r0, #16]
    32fc:	0200      	lsls	r0, r0, #8
    32fe:	4318      	orrs	r0, r3
    3300:	4b1c      	ldr	r3, [pc, #112]	; (3374 <nwkRouteFrameSent+0x80>)
    3302:	4298      	cmp	r0, r3
    3304:	d019      	beq.n	333a <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    3306:	7ae1      	ldrb	r1, [r4, #11]
    3308:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    330a:	0fc9      	lsrs	r1, r1, #31
    330c:	4b1a      	ldr	r3, [pc, #104]	; (3378 <nwkRouteFrameSent+0x84>)
    330e:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    3310:	2800      	cmp	r0, #0
    3312:	d012      	beq.n	333a <nwkRouteFrameSent+0x46>
    3314:	7803      	ldrb	r3, [r0, #0]
    3316:	07db      	lsls	r3, r3, #31
    3318:	d40f      	bmi.n	333a <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    331a:	2385      	movs	r3, #133	; 0x85
    331c:	5ce3      	ldrb	r3, [r4, r3]
    331e:	2b00      	cmp	r3, #0
    3320:	d119      	bne.n	3356 <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3322:	7802      	ldrb	r2, [r0, #0]
    3324:	330f      	adds	r3, #15
    3326:	4013      	ands	r3, r2
    3328:	2230      	movs	r2, #48	; 0x30
    332a:	4313      	orrs	r3, r2
    332c:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    332e:	7983      	ldrb	r3, [r0, #6]
    3330:	3301      	adds	r3, #1
    3332:	b2db      	uxtb	r3, r3
    3334:	7183      	strb	r3, [r0, #6]
    3336:	2bff      	cmp	r3, #255	; 0xff
    3338:	d000      	beq.n	333c <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    333a:	bd10      	pop	{r4, pc}
    333c:	490f      	ldr	r1, [pc, #60]	; (337c <nwkRouteFrameSent+0x88>)
    333e:	1d8a      	adds	r2, r1, #6
    3340:	4b0f      	ldr	r3, [pc, #60]	; (3380 <nwkRouteFrameSent+0x8c>)
    3342:	469c      	mov	ip, r3
    3344:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    3346:	7813      	ldrb	r3, [r2, #0]
    3348:	085b      	lsrs	r3, r3, #1
    334a:	3301      	adds	r3, #1
    334c:	7013      	strb	r3, [r2, #0]
    334e:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3350:	428a      	cmp	r2, r1
    3352:	d1f8      	bne.n	3346 <nwkRouteFrameSent+0x52>
    3354:	e7f1      	b.n	333a <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    3356:	7801      	ldrb	r1, [r0, #0]
    3358:	090b      	lsrs	r3, r1, #4
    335a:	330f      	adds	r3, #15
    335c:	220f      	movs	r2, #15
    335e:	4013      	ands	r3, r2
    3360:	011c      	lsls	r4, r3, #4
    3362:	400a      	ands	r2, r1
    3364:	4322      	orrs	r2, r4
    3366:	7002      	strb	r2, [r0, #0]
    3368:	2b00      	cmp	r3, #0
    336a:	d1e6      	bne.n	333a <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    336c:	4b05      	ldr	r3, [pc, #20]	; (3384 <nwkRouteFrameSent+0x90>)
    336e:	4798      	blx	r3
    3370:	e7e3      	b.n	333a <nwkRouteFrameSent+0x46>
    3372:	46c0      	nop			; (mov r8, r8)
    3374:	0000ffff 	.word	0x0000ffff
    3378:	0000316d 	.word	0x0000316d
    337c:	20000428 	.word	0x20000428
    3380:	00000326 	.word	0x00000326
    3384:	000031fd 	.word	0x000031fd

00003388 <nwkRoutePrepareTx>:
{
    3388:	b510      	push	{r4, lr}
    338a:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    338c:	7bc2      	ldrb	r2, [r0, #15]
    338e:	7c00      	ldrb	r0, [r0, #16]
    3390:	0200      	lsls	r0, r0, #8
    3392:	4310      	orrs	r0, r2
    3394:	4b0b      	ldr	r3, [pc, #44]	; (33c4 <nwkRoutePrepareTx+0x3c>)
    3396:	4298      	cmp	r0, r3
    3398:	d00b      	beq.n	33b2 <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    339a:	7ae3      	ldrb	r3, [r4, #11]
    339c:	075b      	lsls	r3, r3, #29
    339e:	d40d      	bmi.n	33bc <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    33a0:	7ae1      	ldrb	r1, [r4, #11]
    33a2:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    33a4:	0fc9      	lsrs	r1, r1, #31
    33a6:	4b08      	ldr	r3, [pc, #32]	; (33c8 <nwkRoutePrepareTx+0x40>)
    33a8:	4798      	blx	r3
    33aa:	71e0      	strb	r0, [r4, #7]
    33ac:	0a00      	lsrs	r0, r0, #8
    33ae:	7220      	strb	r0, [r4, #8]
}
    33b0:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    33b2:	2301      	movs	r3, #1
    33b4:	425b      	negs	r3, r3
    33b6:	71e3      	strb	r3, [r4, #7]
    33b8:	7223      	strb	r3, [r4, #8]
    33ba:	e7f9      	b.n	33b0 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    33bc:	71e0      	strb	r0, [r4, #7]
    33be:	0a00      	lsrs	r0, r0, #8
    33c0:	7220      	strb	r0, [r4, #8]
    33c2:	e7f5      	b.n	33b0 <nwkRoutePrepareTx+0x28>
    33c4:	0000ffff 	.word	0x0000ffff
    33c8:	00003211 	.word	0x00003211

000033cc <nwkRouteFrame>:
{
    33cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    33ce:	46c6      	mov	lr, r8
    33d0:	b500      	push	{lr}
    33d2:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    33d4:	7bc2      	ldrb	r2, [r0, #15]
    33d6:	7c04      	ldrb	r4, [r0, #16]
    33d8:	0224      	lsls	r4, r4, #8
    33da:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    33dc:	7ac5      	ldrb	r5, [r0, #11]
    33de:	072d      	lsls	r5, r5, #28
    33e0:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    33e2:	b2e9      	uxtb	r1, r5
    33e4:	0020      	movs	r0, r4
    33e6:	4b27      	ldr	r3, [pc, #156]	; (3484 <nwkRouteFrame+0xb8>)
    33e8:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    33ea:	4b27      	ldr	r3, [pc, #156]	; (3488 <nwkRouteFrame+0xbc>)
    33ec:	4298      	cmp	r0, r3
    33ee:	d010      	beq.n	3412 <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    33f0:	2200      	movs	r2, #0
    33f2:	2389      	movs	r3, #137	; 0x89
    33f4:	54fa      	strb	r2, [r7, r3]
    33f6:	003b      	movs	r3, r7
    33f8:	3389      	adds	r3, #137	; 0x89
    33fa:	705a      	strb	r2, [r3, #1]
    33fc:	709a      	strb	r2, [r3, #2]
    33fe:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    3400:	3202      	adds	r2, #2
    3402:	2388      	movs	r3, #136	; 0x88
    3404:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    3406:	0038      	movs	r0, r7
    3408:	4b20      	ldr	r3, [pc, #128]	; (348c <nwkRouteFrame+0xc0>)
    340a:	4798      	blx	r3
}
    340c:	bc04      	pop	{r2}
    340e:	4690      	mov	r8, r2
    3410:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    3412:	7b7a      	ldrb	r2, [r7, #13]
    3414:	7bbb      	ldrb	r3, [r7, #14]
    3416:	021b      	lsls	r3, r3, #8
    3418:	4313      	orrs	r3, r2
    341a:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    341c:	4b1c      	ldr	r3, [pc, #112]	; (3490 <nwkRouteFrame+0xc4>)
    341e:	4798      	blx	r3
    3420:	1e06      	subs	r6, r0, #0
    3422:	d02b      	beq.n	347c <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    3424:	4b1b      	ldr	r3, [pc, #108]	; (3494 <nwkRouteFrame+0xc8>)
    3426:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    3428:	7873      	ldrb	r3, [r6, #1]
    342a:	3306      	adds	r3, #6
    342c:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    342e:	2200      	movs	r2, #0
    3430:	2389      	movs	r3, #137	; 0x89
    3432:	54f2      	strb	r2, [r6, r3]
    3434:	0033      	movs	r3, r6
    3436:	3389      	adds	r3, #137	; 0x89
    3438:	705a      	strb	r2, [r3, #1]
    343a:	709a      	strb	r2, [r3, #2]
    343c:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    343e:	20ff      	movs	r0, #255	; 0xff
    3440:	4643      	mov	r3, r8
    3442:	4018      	ands	r0, r3
    3444:	73f0      	strb	r0, [r6, #15]
    3446:	0a1a      	lsrs	r2, r3, #8
    3448:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    344a:	2381      	movs	r3, #129	; 0x81
    344c:	5cf3      	ldrb	r3, [r6, r3]
    344e:	2182      	movs	r1, #130	; 0x82
    3450:	5c71      	ldrb	r1, [r6, r1]
    3452:	0209      	lsls	r1, r1, #8
    3454:	4319      	orrs	r1, r3
    3456:	2383      	movs	r3, #131	; 0x83
    3458:	5cf3      	ldrb	r3, [r6, r3]
    345a:	041b      	lsls	r3, r3, #16
    345c:	4319      	orrs	r1, r3
    345e:	2384      	movs	r3, #132	; 0x84
    3460:	5cf3      	ldrb	r3, [r6, r3]
    3462:	061b      	lsls	r3, r3, #24
    3464:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    3466:	2101      	movs	r1, #1
    3468:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    346a:	7058      	strb	r0, [r3, #1]
    346c:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    346e:	70dc      	strb	r4, [r3, #3]
    3470:	0a24      	lsrs	r4, r4, #8
    3472:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    3474:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    3476:	0030      	movs	r0, r6
    3478:	4b04      	ldr	r3, [pc, #16]	; (348c <nwkRouteFrame+0xc0>)
    347a:	4798      	blx	r3
		nwkFrameFree(frame);
    347c:	0038      	movs	r0, r7
    347e:	4b06      	ldr	r3, [pc, #24]	; (3498 <nwkRouteFrame+0xcc>)
    3480:	4798      	blx	r3
}
    3482:	e7c3      	b.n	340c <nwkRouteFrame+0x40>
    3484:	00003211 	.word	0x00003211
    3488:	0000ffff 	.word	0x0000ffff
    348c:	00003d0d 	.word	0x00003d0d
    3490:	0000305d 	.word	0x0000305d
    3494:	00003121 	.word	0x00003121
    3498:	000030d1 	.word	0x000030d1

0000349c <nwkRouteErrorReceived>:
{
    349c:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    349e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    34a0:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    34a2:	2a06      	cmp	r2, #6
    34a4:	d001      	beq.n	34aa <nwkRouteErrorReceived+0xe>
}
    34a6:	0018      	movs	r0, r3
    34a8:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    34aa:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    34ac:	7959      	ldrb	r1, [r3, #5]
    34ae:	78da      	ldrb	r2, [r3, #3]
    34b0:	7918      	ldrb	r0, [r3, #4]
    34b2:	0200      	lsls	r0, r0, #8
    34b4:	4310      	orrs	r0, r2
    34b6:	4b02      	ldr	r3, [pc, #8]	; (34c0 <nwkRouteErrorReceived+0x24>)
    34b8:	4798      	blx	r3
	return true;
    34ba:	2301      	movs	r3, #1
    34bc:	e7f3      	b.n	34a6 <nwkRouteErrorReceived+0xa>
    34be:	46c0      	nop			; (mov r8, r8)
    34c0:	0000322d 	.word	0x0000322d

000034c4 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    34c4:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    34c6:	7b02      	ldrb	r2, [r0, #12]
		return false;
    34c8:	2300      	movs	r3, #0
	if (ind->size < 1) {
    34ca:	2a00      	cmp	r2, #0
    34cc:	d00a      	beq.n	34e4 <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    34ce:	6883      	ldr	r3, [r0, #8]
    34d0:	781b      	ldrb	r3, [r3, #0]
    34d2:	2b00      	cmp	r3, #0
    34d4:	d003      	beq.n	34de <nwkRxSeriveDataInd+0x1a>
    34d6:	2b01      	cmp	r3, #1
    34d8:	d006      	beq.n	34e8 <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    34da:	2300      	movs	r3, #0
    34dc:	e002      	b.n	34e4 <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    34de:	4b04      	ldr	r3, [pc, #16]	; (34f0 <nwkRxSeriveDataInd+0x2c>)
    34e0:	4798      	blx	r3
    34e2:	0003      	movs	r3, r0
	}
}
    34e4:	0018      	movs	r0, r3
    34e6:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    34e8:	4b02      	ldr	r3, [pc, #8]	; (34f4 <nwkRxSeriveDataInd+0x30>)
    34ea:	4798      	blx	r3
    34ec:	0003      	movs	r3, r0
    34ee:	e7f9      	b.n	34e4 <nwkRxSeriveDataInd+0x20>
    34f0:	00003e51 	.word	0x00003e51
    34f4:	0000349d 	.word	0x0000349d

000034f8 <nwkRxDuplicateRejectionTimerHandler>:
{
    34f8:	b570      	push	{r4, r5, r6, lr}
    34fa:	490b      	ldr	r1, [pc, #44]	; (3528 <nwkRxDuplicateRejectionTimerHandler+0x30>)
    34fc:	1d0b      	adds	r3, r1, #4
    34fe:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    3500:	2400      	movs	r4, #0
			restart = true;
    3502:	2501      	movs	r5, #1
    3504:	e002      	b.n	350c <nwkRxDuplicateRejectionTimerHandler+0x14>
    3506:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3508:	428b      	cmp	r3, r1
    350a:	d006      	beq.n	351a <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    350c:	781a      	ldrb	r2, [r3, #0]
    350e:	2a00      	cmp	r2, #0
    3510:	d0f9      	beq.n	3506 <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    3512:	3a01      	subs	r2, #1
    3514:	701a      	strb	r2, [r3, #0]
			restart = true;
    3516:	002c      	movs	r4, r5
    3518:	e7f5      	b.n	3506 <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    351a:	2c00      	cmp	r4, #0
    351c:	d100      	bne.n	3520 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    351e:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    3520:	4b02      	ldr	r3, [pc, #8]	; (352c <nwkRxDuplicateRejectionTimerHandler+0x34>)
    3522:	4798      	blx	r3
}
    3524:	e7fb      	b.n	351e <nwkRxDuplicateRejectionTimerHandler+0x26>
    3526:	46c0      	nop			; (mov r8, r8)
    3528:	2000074c 	.word	0x2000074c
    352c:	0000438d 	.word	0x0000438d

00003530 <nwkRxInit>:
{
    3530:	b510      	push	{r4, lr}
    3532:	4a0a      	ldr	r2, [pc, #40]	; (355c <nwkRxInit+0x2c>)
    3534:	1d13      	adds	r3, r2, #4
    3536:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    3538:	2100      	movs	r1, #0
    353a:	7019      	strb	r1, [r3, #0]
    353c:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    353e:	4293      	cmp	r3, r2
    3540:	d1fb      	bne.n	353a <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    3542:	4b07      	ldr	r3, [pc, #28]	; (3560 <nwkRxInit+0x30>)
    3544:	2264      	movs	r2, #100	; 0x64
    3546:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3548:	2200      	movs	r2, #0
    354a:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    354c:	4a05      	ldr	r2, [pc, #20]	; (3564 <nwkRxInit+0x34>)
    354e:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    3550:	4905      	ldr	r1, [pc, #20]	; (3568 <nwkRxInit+0x38>)
    3552:	2000      	movs	r0, #0
    3554:	4b05      	ldr	r3, [pc, #20]	; (356c <nwkRxInit+0x3c>)
    3556:	4798      	blx	r3
}
    3558:	bd10      	pop	{r4, pc}
    355a:	46c0      	nop			; (mov r8, r8)
    355c:	2000074c 	.word	0x2000074c
    3560:	20000788 	.word	0x20000788
    3564:	000034f9 	.word	0x000034f9
    3568:	000034c5 	.word	0x000034c5
    356c:	00002e61 	.word	0x00002e61

00003570 <PHY_DataInd>:
{
    3570:	b510      	push	{r4, lr}
    3572:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    3574:	6803      	ldr	r3, [r0, #0]
    3576:	785a      	ldrb	r2, [r3, #1]
    3578:	2a88      	cmp	r2, #136	; 0x88
    357a:	d000      	beq.n	357e <PHY_DataInd+0xe>
}
    357c:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    357e:	781b      	ldrb	r3, [r3, #0]
    3580:	3a68      	subs	r2, #104	; 0x68
    3582:	4393      	bics	r3, r2
    3584:	2b41      	cmp	r3, #65	; 0x41
    3586:	d1f9      	bne.n	357c <PHY_DataInd+0xc>
    3588:	7903      	ldrb	r3, [r0, #4]
    358a:	2b0f      	cmp	r3, #15
    358c:	d9f6      	bls.n	357c <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    358e:	4b0a      	ldr	r3, [pc, #40]	; (35b8 <PHY_DataInd+0x48>)
    3590:	4798      	blx	r3
    3592:	2800      	cmp	r0, #0
    3594:	d0f2      	beq.n	357c <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    3596:	2320      	movs	r3, #32
    3598:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    359a:	7923      	ldrb	r3, [r4, #4]
    359c:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    359e:	7962      	ldrb	r2, [r4, #5]
    35a0:	2385      	movs	r3, #133	; 0x85
    35a2:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    35a4:	2206      	movs	r2, #6
    35a6:	56a2      	ldrsb	r2, [r4, r2]
    35a8:	3301      	adds	r3, #1
    35aa:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    35ac:	3002      	adds	r0, #2
    35ae:	7922      	ldrb	r2, [r4, #4]
    35b0:	6821      	ldr	r1, [r4, #0]
    35b2:	4b02      	ldr	r3, [pc, #8]	; (35bc <PHY_DataInd+0x4c>)
    35b4:	4798      	blx	r3
    35b6:	e7e1      	b.n	357c <PHY_DataInd+0xc>
    35b8:	0000305d 	.word	0x0000305d
    35bc:	0000545d 	.word	0x0000545d

000035c0 <nwkRxDecryptConf>:
	if (status) {
    35c0:	2900      	cmp	r1, #0
    35c2:	d102      	bne.n	35ca <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    35c4:	2324      	movs	r3, #36	; 0x24
    35c6:	7003      	strb	r3, [r0, #0]
}
    35c8:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    35ca:	2322      	movs	r3, #34	; 0x22
    35cc:	7003      	strb	r3, [r0, #0]
    35ce:	e7fb      	b.n	35c8 <nwkRxDecryptConf+0x8>

000035d0 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    35d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    35d2:	46ce      	mov	lr, r9
    35d4:	4647      	mov	r7, r8
    35d6:	b580      	push	{r7, lr}
    35d8:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    35da:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    35dc:	4dd5      	ldr	r5, [pc, #852]	; (3934 <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    35de:	4ed6      	ldr	r6, [pc, #856]	; (3938 <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    35e0:	e0df      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    35e2:	2324      	movs	r3, #36	; 0x24
    35e4:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    35e6:	7ae2      	ldrb	r2, [r4, #11]
    35e8:	0713      	lsls	r3, r2, #28
    35ea:	d500      	bpl.n	35ee <nwkRxTaskHandler+0x1e>
    35ec:	e0d9      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    35ee:	7960      	ldrb	r0, [r4, #5]
    35f0:	79a3      	ldrb	r3, [r4, #6]
    35f2:	021b      	lsls	r3, r3, #8
    35f4:	4303      	orrs	r3, r0
    35f6:	49d1      	ldr	r1, [pc, #836]	; (393c <nwkRxTaskHandler+0x36c>)
    35f8:	428b      	cmp	r3, r1
    35fa:	d018      	beq.n	362e <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    35fc:	7be0      	ldrb	r0, [r4, #15]
    35fe:	7c23      	ldrb	r3, [r4, #16]
    3600:	021b      	lsls	r3, r3, #8
    3602:	4303      	orrs	r3, r0
    3604:	49cd      	ldr	r1, [pc, #820]	; (393c <nwkRxTaskHandler+0x36c>)
    3606:	428b      	cmp	r3, r1
    3608:	d025      	beq.n	3656 <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    360a:	7b61      	ldrb	r1, [r4, #13]
    360c:	7ba3      	ldrb	r3, [r4, #14]
    360e:	021b      	lsls	r3, r3, #8
    3610:	4acb      	ldr	r2, [pc, #812]	; (3940 <nwkRxTaskHandler+0x370>)
    3612:	8812      	ldrh	r2, [r2, #0]
    3614:	430b      	orrs	r3, r1
    3616:	429a      	cmp	r2, r3
    3618:	d100      	bne.n	361c <nwkRxTaskHandler+0x4c>
    361a:	e0c2      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    361c:	0020      	movs	r0, r4
    361e:	4bc9      	ldr	r3, [pc, #804]	; (3944 <nwkRxTaskHandler+0x374>)
    3620:	4798      	blx	r3
    3622:	49c9      	ldr	r1, [pc, #804]	; (3948 <nwkRxTaskHandler+0x378>)
    3624:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    3626:	2300      	movs	r3, #0
    3628:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    362a:	1ca7      	adds	r7, r4, #2
    362c:	e039      	b.n	36a2 <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    362e:	7be0      	ldrb	r0, [r4, #15]
    3630:	7c23      	ldrb	r3, [r4, #16]
    3632:	021b      	lsls	r3, r3, #8
    3634:	4303      	orrs	r3, r0
    3636:	49c2      	ldr	r1, [pc, #776]	; (3940 <nwkRxTaskHandler+0x370>)
    3638:	8809      	ldrh	r1, [r1, #0]
    363a:	4299      	cmp	r1, r3
    363c:	d003      	beq.n	3646 <nwkRxTaskHandler+0x76>
    363e:	49bf      	ldr	r1, [pc, #764]	; (393c <nwkRxTaskHandler+0x36c>)
    3640:	428b      	cmp	r3, r1
    3642:	d000      	beq.n	3646 <nwkRxTaskHandler+0x76>
    3644:	e0ad      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    3646:	0793      	lsls	r3, r2, #30
    3648:	d502      	bpl.n	3650 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    364a:	2321      	movs	r3, #33	; 0x21
    364c:	7023      	strb	r3, [r4, #0]
    364e:	e0a8      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    3650:	2322      	movs	r3, #34	; 0x22
    3652:	7023      	strb	r3, [r4, #0]
    3654:	e0a5      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    3656:	07d3      	lsls	r3, r2, #31
    3658:	d5d7      	bpl.n	360a <nwkRxTaskHandler+0x3a>
    365a:	e0a2      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    365c:	9a01      	ldr	r2, [sp, #4]
    365e:	0050      	lsls	r0, r2, #1
    3660:	1882      	adds	r2, r0, r2
    3662:	0052      	lsls	r2, r2, #1
    3664:	48b8      	ldr	r0, [pc, #736]	; (3948 <nwkRxTaskHandler+0x378>)
    3666:	1880      	adds	r0, r0, r2
    3668:	2201      	movs	r2, #1
    366a:	409a      	lsls	r2, r3
    366c:	4311      	orrs	r1, r2
    366e:	70c1      	strb	r1, [r0, #3]
    3670:	e060      	b.n	3734 <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    3672:	4ab5      	ldr	r2, [pc, #724]	; (3948 <nwkRxTaskHandler+0x378>)
    3674:	4694      	mov	ip, r2
    3676:	9a01      	ldr	r2, [sp, #4]
    3678:	0057      	lsls	r7, r2, #1
    367a:	18b9      	adds	r1, r7, r2
    367c:	0049      	lsls	r1, r1, #1
    367e:	4461      	add	r1, ip
    3680:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    3682:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    3684:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    3686:	b2db      	uxtb	r3, r3
    3688:	4098      	lsls	r0, r3
    368a:	0003      	movs	r3, r0
    368c:	2001      	movs	r0, #1
    368e:	4303      	orrs	r3, r0
    3690:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    3692:	231f      	movs	r3, #31
    3694:	710b      	strb	r3, [r1, #4]
    3696:	e04d      	b.n	3734 <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    3698:	468c      	mov	ip, r1
    369a:	3001      	adds	r0, #1
    369c:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    369e:	280a      	cmp	r0, #10
    36a0:	d036      	beq.n	3710 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    36a2:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    36a4:	790b      	ldrb	r3, [r1, #4]
    36a6:	2b00      	cmp	r3, #0
    36a8:	d0f6      	beq.n	3698 <nwkRxTaskHandler+0xc8>
    36aa:	7afb      	ldrb	r3, [r7, #11]
    36ac:	4699      	mov	r9, r3
    36ae:	7b3b      	ldrb	r3, [r7, #12]
    36b0:	021b      	lsls	r3, r3, #8
    36b2:	880a      	ldrh	r2, [r1, #0]
    36b4:	4690      	mov	r8, r2
    36b6:	464a      	mov	r2, r9
    36b8:	4313      	orrs	r3, r2
    36ba:	4598      	cmp	r8, r3
    36bc:	d1ed      	bne.n	369a <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    36be:	7b20      	ldrb	r0, [r4, #12]
    36c0:	9f01      	ldr	r7, [sp, #4]
    36c2:	007b      	lsls	r3, r7, #1
    36c4:	46bc      	mov	ip, r7
    36c6:	4463      	add	r3, ip
    36c8:	005b      	lsls	r3, r3, #1
    36ca:	499f      	ldr	r1, [pc, #636]	; (3948 <nwkRxTaskHandler+0x378>)
    36cc:	18cb      	adds	r3, r1, r3
    36ce:	789b      	ldrb	r3, [r3, #2]
    36d0:	1a1b      	subs	r3, r3, r0
    36d2:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    36d4:	2b07      	cmp	r3, #7
    36d6:	d8cc      	bhi.n	3672 <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    36d8:	0079      	lsls	r1, r7, #1
    36da:	4461      	add	r1, ip
    36dc:	0049      	lsls	r1, r1, #1
    36de:	489a      	ldr	r0, [pc, #616]	; (3948 <nwkRxTaskHandler+0x378>)
    36e0:	1841      	adds	r1, r0, r1
    36e2:	78c9      	ldrb	r1, [r1, #3]
    36e4:	0008      	movs	r0, r1
    36e6:	4118      	asrs	r0, r3
    36e8:	07c2      	lsls	r2, r0, #31
    36ea:	d5b7      	bpl.n	365c <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    36ec:	79e1      	ldrb	r1, [r4, #7]
    36ee:	7a23      	ldrb	r3, [r4, #8]
    36f0:	021b      	lsls	r3, r3, #8
    36f2:	4a93      	ldr	r2, [pc, #588]	; (3940 <nwkRxTaskHandler+0x370>)
    36f4:	8812      	ldrh	r2, [r2, #0]
    36f6:	430b      	orrs	r3, r1
    36f8:	429a      	cmp	r2, r3
    36fa:	d152      	bne.n	37a2 <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    36fc:	7ae1      	ldrb	r1, [r4, #11]
    36fe:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    3700:	0fc9      	lsrs	r1, r1, #31
    3702:	7be2      	ldrb	r2, [r4, #15]
    3704:	7c20      	ldrb	r0, [r4, #16]
    3706:	0200      	lsls	r0, r0, #8
    3708:	4310      	orrs	r0, r2
    370a:	4b90      	ldr	r3, [pc, #576]	; (394c <nwkRxTaskHandler+0x37c>)
    370c:	4798      	blx	r3
    370e:	e048      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    3710:	4663      	mov	r3, ip
    3712:	2b00      	cmp	r3, #0
    3714:	d045      	beq.n	37a2 <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    3716:	7b61      	ldrb	r1, [r4, #13]
    3718:	7ba3      	ldrb	r3, [r4, #14]
    371a:	021b      	lsls	r3, r3, #8
    371c:	430b      	orrs	r3, r1
    371e:	4661      	mov	r1, ip
    3720:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    3722:	7b23      	ldrb	r3, [r4, #12]
    3724:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    3726:	2301      	movs	r3, #1
    3728:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    372a:	331e      	adds	r3, #30
    372c:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    372e:	4888      	ldr	r0, [pc, #544]	; (3950 <nwkRxTaskHandler+0x380>)
    3730:	4b88      	ldr	r3, [pc, #544]	; (3954 <nwkRxTaskHandler+0x384>)
    3732:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3734:	79e1      	ldrb	r1, [r4, #7]
    3736:	7a23      	ldrb	r3, [r4, #8]
    3738:	021b      	lsls	r3, r3, #8
    373a:	430b      	orrs	r3, r1
    373c:	4a7f      	ldr	r2, [pc, #508]	; (393c <nwkRxTaskHandler+0x36c>)
    373e:	4293      	cmp	r3, r2
    3740:	d013      	beq.n	376a <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3742:	4b7f      	ldr	r3, [pc, #508]	; (3940 <nwkRxTaskHandler+0x370>)
    3744:	881a      	ldrh	r2, [r3, #0]
    3746:	7be0      	ldrb	r0, [r4, #15]
    3748:	7c23      	ldrb	r3, [r4, #16]
    374a:	021b      	lsls	r3, r3, #8
    374c:	4303      	orrs	r3, r0
    374e:	429a      	cmp	r2, r3
    3750:	d01a      	beq.n	3788 <nwkRxTaskHandler+0x1b8>
    3752:	497a      	ldr	r1, [pc, #488]	; (393c <nwkRxTaskHandler+0x36c>)
    3754:	428b      	cmp	r3, r1
    3756:	d017      	beq.n	3788 <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    3758:	79e0      	ldrb	r0, [r4, #7]
    375a:	7a23      	ldrb	r3, [r4, #8]
    375c:	021b      	lsls	r3, r3, #8
    375e:	4303      	orrs	r3, r0
    3760:	4293      	cmp	r3, r2
    3762:	d11e      	bne.n	37a2 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    3764:	2323      	movs	r3, #35	; 0x23
    3766:	7023      	strb	r3, [r4, #0]
    3768:	e01b      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    376a:	4b75      	ldr	r3, [pc, #468]	; (3940 <nwkRxTaskHandler+0x370>)
    376c:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    376e:	7be0      	ldrb	r0, [r4, #15]
    3770:	7c23      	ldrb	r3, [r4, #16]
    3772:	021b      	lsls	r3, r3, #8
    3774:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3776:	429a      	cmp	r2, r3
    3778:	d006      	beq.n	3788 <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    377a:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    377c:	0749      	lsls	r1, r1, #29
    377e:	d4e8      	bmi.n	3752 <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    3780:	0020      	movs	r0, r4
    3782:	4b75      	ldr	r3, [pc, #468]	; (3958 <nwkRxTaskHandler+0x388>)
    3784:	4798      	blx	r3
    3786:	e7dc      	b.n	3742 <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    3788:	7ae3      	ldrb	r3, [r4, #11]
    378a:	079b      	lsls	r3, r3, #30
    378c:	d502      	bpl.n	3794 <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    378e:	2321      	movs	r3, #33	; 0x21
    3790:	7023      	strb	r3, [r4, #0]
    3792:	e006      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    3794:	2322      	movs	r3, #34	; 0x22
    3796:	7023      	strb	r3, [r4, #0]
    3798:	e003      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    379a:	2100      	movs	r1, #0
    379c:	0020      	movs	r0, r4
    379e:	4b6f      	ldr	r3, [pc, #444]	; (395c <nwkRxTaskHandler+0x38c>)
    37a0:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    37a2:	0020      	movs	r0, r4
    37a4:	47a8      	blx	r5
    37a6:	1e04      	subs	r4, r0, #0
    37a8:	d100      	bne.n	37ac <nwkRxTaskHandler+0x1dc>
    37aa:	e0f9      	b.n	39a0 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    37ac:	7823      	ldrb	r3, [r4, #0]
    37ae:	3b20      	subs	r3, #32
    37b0:	b2da      	uxtb	r2, r3
    37b2:	2a04      	cmp	r2, #4
    37b4:	d8f5      	bhi.n	37a2 <nwkRxTaskHandler+0x1d2>
    37b6:	0093      	lsls	r3, r2, #2
    37b8:	58f3      	ldr	r3, [r6, r3]
    37ba:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    37bc:	2200      	movs	r2, #0
    37be:	4b68      	ldr	r3, [pc, #416]	; (3960 <nwkRxTaskHandler+0x390>)
    37c0:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    37c2:	7c63      	ldrb	r3, [r4, #17]
    37c4:	091b      	lsrs	r3, r3, #4
    37c6:	469c      	mov	ip, r3
    37c8:	466a      	mov	r2, sp
    37ca:	7113      	strb	r3, [r2, #4]
    37cc:	7913      	ldrb	r3, [r2, #4]
    37ce:	3302      	adds	r3, #2
    37d0:	009b      	lsls	r3, r3, #2
    37d2:	4a5b      	ldr	r2, [pc, #364]	; (3940 <nwkRxTaskHandler+0x370>)
    37d4:	5899      	ldr	r1, [r3, r2]
    37d6:	2900      	cmp	r1, #0
    37d8:	d100      	bne.n	37dc <nwkRxTaskHandler+0x20c>
    37da:	e0cb      	b.n	3974 <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    37dc:	1ca0      	adds	r0, r4, #2
    37de:	7b62      	ldrb	r2, [r4, #13]
    37e0:	7ba3      	ldrb	r3, [r4, #14]
    37e2:	021b      	lsls	r3, r3, #8
    37e4:	4313      	orrs	r3, r2
    37e6:	4699      	mov	r9, r3
    37e8:	ab02      	add	r3, sp, #8
    37ea:	464a      	mov	r2, r9
    37ec:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    37ee:	7be2      	ldrb	r2, [r4, #15]
    37f0:	7c27      	ldrb	r7, [r4, #16]
    37f2:	023f      	lsls	r7, r7, #8
    37f4:	4317      	orrs	r7, r2
    37f6:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    37f8:	7c62      	ldrb	r2, [r4, #17]
    37fa:	0712      	lsls	r2, r2, #28
    37fc:	0f12      	lsrs	r2, r2, #28
    37fe:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    3800:	4662      	mov	r2, ip
    3802:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    3804:	2281      	movs	r2, #129	; 0x81
    3806:	5ca3      	ldrb	r3, [r4, r2]
    3808:	3201      	adds	r2, #1
    380a:	5ca2      	ldrb	r2, [r4, r2]
    380c:	0212      	lsls	r2, r2, #8
    380e:	4313      	orrs	r3, r2
    3810:	2283      	movs	r2, #131	; 0x83
    3812:	5ca2      	ldrb	r2, [r4, r2]
    3814:	0412      	lsls	r2, r2, #16
    3816:	4313      	orrs	r3, r2
    3818:	2284      	movs	r2, #132	; 0x84
    381a:	5ca2      	ldrb	r2, [r4, r2]
    381c:	0612      	lsls	r2, r2, #24
    381e:	431a      	orrs	r2, r3
    3820:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    3822:	1a12      	subs	r2, r2, r0
    3824:	7863      	ldrb	r3, [r4, #1]
    3826:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    3828:	ab02      	add	r3, sp, #8
    382a:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    382c:	2285      	movs	r2, #133	; 0x85
    382e:	5ca2      	ldrb	r2, [r4, r2]
    3830:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    3832:	2286      	movs	r2, #134	; 0x86
    3834:	5ca2      	ldrb	r2, [r4, r2]
    3836:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    3838:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    383a:	2203      	movs	r2, #3
    383c:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    383e:	0743      	lsls	r3, r0, #29
    3840:	0fdb      	lsrs	r3, r3, #31
    3842:	015b      	lsls	r3, r3, #5
    3844:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    3846:	0700      	lsls	r0, r0, #28
    3848:	0fc0      	lsrs	r0, r0, #31
    384a:	0180      	lsls	r0, r0, #6
    384c:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    384e:	4b45      	ldr	r3, [pc, #276]	; (3964 <nwkRxTaskHandler+0x394>)
    3850:	469c      	mov	ip, r3
    3852:	4467      	add	r7, ip
    3854:	427a      	negs	r2, r7
    3856:	4157      	adcs	r7, r2
    3858:	00bf      	lsls	r7, r7, #2
    385a:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    385c:	1ca7      	adds	r7, r4, #2
    385e:	7a63      	ldrb	r3, [r4, #9]
    3860:	7aa2      	ldrb	r2, [r4, #10]
    3862:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    3864:	431a      	orrs	r2, r3
    3866:	464b      	mov	r3, r9
    3868:	1a9b      	subs	r3, r3, r2
    386a:	425a      	negs	r2, r3
    386c:	4153      	adcs	r3, r2
    386e:	00db      	lsls	r3, r3, #3
    3870:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    3872:	0038      	movs	r0, r7
    3874:	78ff      	ldrb	r7, [r7, #3]
    3876:	7902      	ldrb	r2, [r0, #4]
    3878:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    387a:	433a      	orrs	r2, r7
    387c:	4839      	ldr	r0, [pc, #228]	; (3964 <nwkRxTaskHandler+0x394>)
    387e:	4684      	mov	ip, r0
    3880:	4462      	add	r2, ip
    3882:	4250      	negs	r0, r2
    3884:	4142      	adcs	r2, r0
    3886:	0112      	lsls	r2, r2, #4
    3888:	431a      	orrs	r2, r3
    388a:	ab02      	add	r3, sp, #8
    388c:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    388e:	0018      	movs	r0, r3
    3890:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    3892:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    3894:	07d3      	lsls	r3, r2, #31
    3896:	17db      	asrs	r3, r3, #31
    3898:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    389a:	79e1      	ldrb	r1, [r4, #7]
    389c:	7a23      	ldrb	r3, [r4, #8]
    389e:	021b      	lsls	r3, r3, #8
    38a0:	430b      	orrs	r3, r1
    38a2:	4926      	ldr	r1, [pc, #152]	; (393c <nwkRxTaskHandler+0x36c>)
    38a4:	428b      	cmp	r3, r1
    38a6:	d067      	beq.n	3978 <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    38a8:	7962      	ldrb	r2, [r4, #5]
    38aa:	79a3      	ldrb	r3, [r4, #6]
    38ac:	021b      	lsls	r3, r3, #8
    38ae:	4313      	orrs	r3, r2
    38b0:	4a22      	ldr	r2, [pc, #136]	; (393c <nwkRxTaskHandler+0x36c>)
    38b2:	4293      	cmp	r3, r2
    38b4:	d03b      	beq.n	392e <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    38b6:	4b22      	ldr	r3, [pc, #136]	; (3940 <nwkRxTaskHandler+0x370>)
    38b8:	881a      	ldrh	r2, [r3, #0]
    38ba:	4b20      	ldr	r3, [pc, #128]	; (393c <nwkRxTaskHandler+0x36c>)
    38bc:	429a      	cmp	r2, r3
    38be:	d036      	beq.n	392e <nwkRxTaskHandler+0x35e>
	if (ack) {
    38c0:	2800      	cmp	r0, #0
    38c2:	d034      	beq.n	392e <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    38c4:	4b28      	ldr	r3, [pc, #160]	; (3968 <nwkRxTaskHandler+0x398>)
    38c6:	4798      	blx	r3
    38c8:	1e07      	subs	r7, r0, #0
    38ca:	d030      	beq.n	392e <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    38cc:	4b27      	ldr	r3, [pc, #156]	; (396c <nwkRxTaskHandler+0x39c>)
    38ce:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    38d0:	787b      	ldrb	r3, [r7, #1]
    38d2:	3303      	adds	r3, #3
    38d4:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    38d6:	2200      	movs	r2, #0
    38d8:	2389      	movs	r3, #137	; 0x89
    38da:	54fa      	strb	r2, [r7, r3]
    38dc:	003b      	movs	r3, r7
    38de:	3389      	adds	r3, #137	; 0x89
    38e0:	705a      	strb	r2, [r3, #1]
    38e2:	709a      	strb	r2, [r3, #2]
    38e4:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    38e6:	7ae3      	ldrb	r3, [r4, #11]
    38e8:	3202      	adds	r2, #2
    38ea:	401a      	ands	r2, r3
    38ec:	7afb      	ldrb	r3, [r7, #11]
    38ee:	2102      	movs	r1, #2
    38f0:	438b      	bics	r3, r1
    38f2:	4313      	orrs	r3, r2
    38f4:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    38f6:	7b62      	ldrb	r2, [r4, #13]
    38f8:	7ba3      	ldrb	r3, [r4, #14]
    38fa:	73fa      	strb	r2, [r7, #15]
    38fc:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    38fe:	2381      	movs	r3, #129	; 0x81
    3900:	5cfb      	ldrb	r3, [r7, r3]
    3902:	2282      	movs	r2, #130	; 0x82
    3904:	5cba      	ldrb	r2, [r7, r2]
    3906:	0212      	lsls	r2, r2, #8
    3908:	431a      	orrs	r2, r3
    390a:	2383      	movs	r3, #131	; 0x83
    390c:	5cfb      	ldrb	r3, [r7, r3]
    390e:	041b      	lsls	r3, r3, #16
    3910:	431a      	orrs	r2, r3
    3912:	2384      	movs	r3, #132	; 0x84
    3914:	5cfb      	ldrb	r3, [r7, r3]
    3916:	061b      	lsls	r3, r3, #24
    3918:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    391a:	2200      	movs	r2, #0
    391c:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    391e:	4a10      	ldr	r2, [pc, #64]	; (3960 <nwkRxTaskHandler+0x390>)
    3920:	7812      	ldrb	r2, [r2, #0]
    3922:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    3924:	7b22      	ldrb	r2, [r4, #12]
    3926:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    3928:	0038      	movs	r0, r7
    392a:	4b11      	ldr	r3, [pc, #68]	; (3970 <nwkRxTaskHandler+0x3a0>)
    392c:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    392e:	2324      	movs	r3, #36	; 0x24
    3930:	7023      	strb	r3, [r4, #0]
    3932:	e736      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
    3934:	000030e5 	.word	0x000030e5
    3938:	0000abe4 	.word	0x0000abe4
    393c:	0000ffff 	.word	0x0000ffff
    3940:	200022ac 	.word	0x200022ac
    3944:	00003245 	.word	0x00003245
    3948:	2000074c 	.word	0x2000074c
    394c:	0000322d 	.word	0x0000322d
    3950:	20000788 	.word	0x20000788
    3954:	0000438d 	.word	0x0000438d
    3958:	00003dc9 	.word	0x00003dc9
    395c:	000039cd 	.word	0x000039cd
    3960:	20000748 	.word	0x20000748
    3964:	ffff0001 	.word	0xffff0001
    3968:	0000305d 	.word	0x0000305d
    396c:	00003121 	.word	0x00003121
    3970:	00003d0d 	.word	0x00003d0d
		return false;
    3974:	2000      	movs	r0, #0
    3976:	e78c      	b.n	3892 <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3978:	7be7      	ldrb	r7, [r4, #15]
    397a:	7c23      	ldrb	r3, [r4, #16]
    397c:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    397e:	490b      	ldr	r1, [pc, #44]	; (39ac <nwkRxTaskHandler+0x3dc>)
    3980:	8809      	ldrh	r1, [r1, #0]
    3982:	433b      	orrs	r3, r7
    3984:	4299      	cmp	r1, r3
    3986:	d18f      	bne.n	38a8 <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3988:	0713      	lsls	r3, r2, #28
    398a:	d48d      	bmi.n	38a8 <nwkRxTaskHandler+0x2d8>
		ack = true;
    398c:	2001      	movs	r0, #1
    398e:	e78b      	b.n	38a8 <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    3990:	0020      	movs	r0, r4
    3992:	4b07      	ldr	r3, [pc, #28]	; (39b0 <nwkRxTaskHandler+0x3e0>)
    3994:	4798      	blx	r3
		}
		break;
    3996:	e704      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3998:	0020      	movs	r0, r4
    399a:	4b06      	ldr	r3, [pc, #24]	; (39b4 <nwkRxTaskHandler+0x3e4>)
    399c:	4798      	blx	r3
		}
		break;
    399e:	e700      	b.n	37a2 <nwkRxTaskHandler+0x1d2>
		}
	}
}
    39a0:	b007      	add	sp, #28
    39a2:	bc0c      	pop	{r2, r3}
    39a4:	4690      	mov	r8, r2
    39a6:	4699      	mov	r9, r3
    39a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39aa:	46c0      	nop			; (mov r8, r8)
    39ac:	200022ac 	.word	0x200022ac
    39b0:	000033cd 	.word	0x000033cd
    39b4:	000030d1 	.word	0x000030d1

000039b8 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    39b8:	2300      	movs	r3, #0
    39ba:	4a02      	ldr	r2, [pc, #8]	; (39c4 <nwkSecurityInit+0xc>)
    39bc:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    39be:	4a02      	ldr	r2, [pc, #8]	; (39c8 <nwkSecurityInit+0x10>)
    39c0:	6013      	str	r3, [r2, #0]
}
    39c2:	4770      	bx	lr
    39c4:	200007a0 	.word	0x200007a0
    39c8:	2000079c 	.word	0x2000079c

000039cc <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    39cc:	2900      	cmp	r1, #0
    39ce:	d106      	bne.n	39de <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    39d0:	2331      	movs	r3, #49	; 0x31
    39d2:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    39d4:	4a03      	ldr	r2, [pc, #12]	; (39e4 <nwkSecurityProcess+0x18>)
    39d6:	7813      	ldrb	r3, [r2, #0]
    39d8:	3301      	adds	r3, #1
    39da:	7013      	strb	r3, [r2, #0]
}
    39dc:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    39de:	2330      	movs	r3, #48	; 0x30
    39e0:	7003      	strb	r3, [r0, #0]
    39e2:	e7f7      	b.n	39d4 <nwkSecurityProcess+0x8>
    39e4:	200007a0 	.word	0x200007a0

000039e8 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    39e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    39ea:	46c6      	mov	lr, r8
    39ec:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    39ee:	4b25      	ldr	r3, [pc, #148]	; (3a84 <SYS_EncryptConf+0x9c>)
    39f0:	681b      	ldr	r3, [r3, #0]
    39f2:	469c      	mov	ip, r3
    39f4:	2381      	movs	r3, #129	; 0x81
    39f6:	4662      	mov	r2, ip
    39f8:	5cd1      	ldrb	r1, [r2, r3]
    39fa:	3301      	adds	r3, #1
    39fc:	5cd3      	ldrb	r3, [r2, r3]
    39fe:	021b      	lsls	r3, r3, #8
    3a00:	4319      	orrs	r1, r3
    3a02:	2383      	movs	r3, #131	; 0x83
    3a04:	5cd3      	ldrb	r3, [r2, r3]
    3a06:	041b      	lsls	r3, r3, #16
    3a08:	430b      	orrs	r3, r1
    3a0a:	2284      	movs	r2, #132	; 0x84
    3a0c:	4661      	mov	r1, ip
    3a0e:	5c89      	ldrb	r1, [r1, r2]
    3a10:	0609      	lsls	r1, r1, #24
    3a12:	4319      	orrs	r1, r3
    3a14:	4b1c      	ldr	r3, [pc, #112]	; (3a88 <SYS_EncryptConf+0xa0>)
    3a16:	781b      	ldrb	r3, [r3, #0]
    3a18:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    3a1a:	4b1c      	ldr	r3, [pc, #112]	; (3a8c <SYS_EncryptConf+0xa4>)
    3a1c:	781e      	ldrb	r6, [r3, #0]
    3a1e:	1c37      	adds	r7, r6, #0
    3a20:	2e10      	cmp	r6, #16
    3a22:	d900      	bls.n	3a26 <SYS_EncryptConf+0x3e>
    3a24:	2710      	movs	r7, #16
    3a26:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3a28:	2f00      	cmp	r7, #0
    3a2a:	d017      	beq.n	3a5c <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    3a2c:	4b18      	ldr	r3, [pc, #96]	; (3a90 <SYS_EncryptConf+0xa8>)
    3a2e:	781d      	ldrb	r5, [r3, #0]
    3a30:	4441      	add	r1, r8
    3a32:	4a18      	ldr	r2, [pc, #96]	; (3a94 <SYS_EncryptConf+0xac>)
    3a34:	1e7c      	subs	r4, r7, #1
    3a36:	b2e4      	uxtb	r4, r4
    3a38:	3401      	adds	r4, #1
    3a3a:	1914      	adds	r4, r2, r4
    3a3c:	e006      	b.n	3a4c <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    3a3e:	7810      	ldrb	r0, [r2, #0]
    3a40:	4043      	eors	r3, r0
    3a42:	7013      	strb	r3, [r2, #0]
    3a44:	3101      	adds	r1, #1
    3a46:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    3a48:	42a2      	cmp	r2, r4
    3a4a:	d007      	beq.n	3a5c <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    3a4c:	780b      	ldrb	r3, [r1, #0]
    3a4e:	7810      	ldrb	r0, [r2, #0]
    3a50:	4043      	eors	r3, r0
    3a52:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    3a54:	2d00      	cmp	r5, #0
    3a56:	d0f2      	beq.n	3a3e <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    3a58:	7013      	strb	r3, [r2, #0]
    3a5a:	e7f3      	b.n	3a44 <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    3a5c:	4643      	mov	r3, r8
    3a5e:	19db      	adds	r3, r3, r7
    3a60:	4a09      	ldr	r2, [pc, #36]	; (3a88 <SYS_EncryptConf+0xa0>)
    3a62:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    3a64:	1bf6      	subs	r6, r6, r7
    3a66:	b2f6      	uxtb	r6, r6
    3a68:	4b08      	ldr	r3, [pc, #32]	; (3a8c <SYS_EncryptConf+0xa4>)
    3a6a:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    3a6c:	2e00      	cmp	r6, #0
    3a6e:	d105      	bne.n	3a7c <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    3a70:	2334      	movs	r3, #52	; 0x34
    3a72:	4662      	mov	r2, ip
    3a74:	7013      	strb	r3, [r2, #0]
	}
}
    3a76:	bc04      	pop	{r2}
    3a78:	4690      	mov	r8, r2
    3a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3a7c:	2332      	movs	r3, #50	; 0x32
    3a7e:	4662      	mov	r2, ip
    3a80:	7013      	strb	r3, [r2, #0]
    3a82:	e7f8      	b.n	3a76 <SYS_EncryptConf+0x8e>
    3a84:	2000079c 	.word	0x2000079c
    3a88:	200007a2 	.word	0x200007a2
    3a8c:	200007a3 	.word	0x200007a3
    3a90:	200007a1 	.word	0x200007a1
    3a94:	200007a4 	.word	0x200007a4

00003a98 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    3a98:	b570      	push	{r4, r5, r6, lr}
    3a9a:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3a9c:	4b55      	ldr	r3, [pc, #340]	; (3bf4 <nwkSecurityTaskHandler+0x15c>)
    3a9e:	781b      	ldrb	r3, [r3, #0]
    3aa0:	2b00      	cmp	r3, #0
    3aa2:	d008      	beq.n	3ab6 <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    3aa4:	4b54      	ldr	r3, [pc, #336]	; (3bf8 <nwkSecurityTaskHandler+0x160>)
    3aa6:	681c      	ldr	r4, [r3, #0]
    3aa8:	2c00      	cmp	r4, #0
    3aaa:	d057      	beq.n	3b5c <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3aac:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    3aae:	2b34      	cmp	r3, #52	; 0x34
    3ab0:	d003      	beq.n	3aba <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3ab2:	2b32      	cmp	r3, #50	; 0x32
    3ab4:	d047      	beq.n	3b46 <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3ab6:	b002      	add	sp, #8
    3ab8:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3aba:	334d      	adds	r3, #77	; 0x4d
    3abc:	5ce0      	ldrb	r0, [r4, r3]
    3abe:	3301      	adds	r3, #1
    3ac0:	5ce3      	ldrb	r3, [r4, r3]
    3ac2:	021b      	lsls	r3, r3, #8
    3ac4:	4303      	orrs	r3, r0
    3ac6:	2283      	movs	r2, #131	; 0x83
    3ac8:	5ca0      	ldrb	r0, [r4, r2]
    3aca:	0400      	lsls	r0, r0, #16
    3acc:	4303      	orrs	r3, r0
    3ace:	3201      	adds	r2, #1
    3ad0:	5ca0      	ldrb	r0, [r4, r2]
    3ad2:	0600      	lsls	r0, r0, #24
    3ad4:	4318      	orrs	r0, r3
    3ad6:	4b49      	ldr	r3, [pc, #292]	; (3bfc <nwkSecurityTaskHandler+0x164>)
    3ad8:	781b      	ldrb	r3, [r3, #0]
    3ada:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3adc:	4b48      	ldr	r3, [pc, #288]	; (3c00 <nwkSecurityTaskHandler+0x168>)
    3ade:	681d      	ldr	r5, [r3, #0]
    3ae0:	685a      	ldr	r2, [r3, #4]
    3ae2:	4055      	eors	r5, r2
    3ae4:	689a      	ldr	r2, [r3, #8]
    3ae6:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3ae8:	68db      	ldr	r3, [r3, #12]
    3aea:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3aec:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    3aee:	4b45      	ldr	r3, [pc, #276]	; (3c04 <nwkSecurityTaskHandler+0x16c>)
    3af0:	781e      	ldrb	r6, [r3, #0]
    3af2:	2e00      	cmp	r6, #0
    3af4:	d119      	bne.n	3b2a <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    3af6:	2204      	movs	r2, #4
    3af8:	0001      	movs	r1, r0
    3afa:	a801      	add	r0, sp, #4
    3afc:	4b42      	ldr	r3, [pc, #264]	; (3c08 <nwkSecurityTaskHandler+0x170>)
    3afe:	4798      	blx	r3
		return vmic == tmic;
    3b00:	9b01      	ldr	r3, [sp, #4]
    3b02:	1b5d      	subs	r5, r3, r5
    3b04:	426e      	negs	r6, r5
    3b06:	416e      	adcs	r6, r5
    3b08:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    3b0a:	4b3e      	ldr	r3, [pc, #248]	; (3c04 <nwkSecurityTaskHandler+0x16c>)
    3b0c:	781b      	ldrb	r3, [r3, #0]
    3b0e:	2b00      	cmp	r3, #0
    3b10:	d013      	beq.n	3b3a <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3b12:	4b39      	ldr	r3, [pc, #228]	; (3bf8 <nwkSecurityTaskHandler+0x160>)
    3b14:	6818      	ldr	r0, [r3, #0]
    3b16:	4b3d      	ldr	r3, [pc, #244]	; (3c0c <nwkSecurityTaskHandler+0x174>)
    3b18:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    3b1a:	2200      	movs	r2, #0
    3b1c:	4b36      	ldr	r3, [pc, #216]	; (3bf8 <nwkSecurityTaskHandler+0x160>)
    3b1e:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    3b20:	4a34      	ldr	r2, [pc, #208]	; (3bf4 <nwkSecurityTaskHandler+0x15c>)
    3b22:	7813      	ldrb	r3, [r2, #0]
    3b24:	3b01      	subs	r3, #1
    3b26:	7013      	strb	r3, [r2, #0]
    3b28:	e7c5      	b.n	3ab6 <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    3b2a:	2204      	movs	r2, #4
    3b2c:	4669      	mov	r1, sp
    3b2e:	4b36      	ldr	r3, [pc, #216]	; (3c08 <nwkSecurityTaskHandler+0x170>)
    3b30:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3b32:	7863      	ldrb	r3, [r4, #1]
    3b34:	3304      	adds	r3, #4
    3b36:	7063      	strb	r3, [r4, #1]
    3b38:	e7e7      	b.n	3b0a <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    3b3a:	4b2f      	ldr	r3, [pc, #188]	; (3bf8 <nwkSecurityTaskHandler+0x160>)
    3b3c:	6818      	ldr	r0, [r3, #0]
    3b3e:	0031      	movs	r1, r6
    3b40:	4b33      	ldr	r3, [pc, #204]	; (3c10 <nwkSecurityTaskHandler+0x178>)
    3b42:	4798      	blx	r3
    3b44:	e7e9      	b.n	3b1a <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    3b46:	3301      	adds	r3, #1
    3b48:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3b4a:	4932      	ldr	r1, [pc, #200]	; (3c14 <nwkSecurityTaskHandler+0x17c>)
    3b4c:	482c      	ldr	r0, [pc, #176]	; (3c00 <nwkSecurityTaskHandler+0x168>)
    3b4e:	4b32      	ldr	r3, [pc, #200]	; (3c18 <nwkSecurityTaskHandler+0x180>)
    3b50:	4798      	blx	r3
    3b52:	e7b0      	b.n	3ab6 <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3b54:	7863      	ldrb	r3, [r4, #1]
    3b56:	3b04      	subs	r3, #4
    3b58:	7063      	strb	r3, [r4, #1]
    3b5a:	e02b      	b.n	3bb4 <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    3b5c:	4d2f      	ldr	r5, [pc, #188]	; (3c1c <nwkSecurityTaskHandler+0x184>)
    3b5e:	0020      	movs	r0, r4
    3b60:	47a8      	blx	r5
    3b62:	1e04      	subs	r4, r0, #0
    3b64:	d0a7      	beq.n	3ab6 <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3b66:	7823      	ldrb	r3, [r4, #0]
    3b68:	3b30      	subs	r3, #48	; 0x30
    3b6a:	2b01      	cmp	r3, #1
    3b6c:	d8f7      	bhi.n	3b5e <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    3b6e:	4b22      	ldr	r3, [pc, #136]	; (3bf8 <nwkSecurityTaskHandler+0x160>)
    3b70:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    3b72:	4923      	ldr	r1, [pc, #140]	; (3c00 <nwkSecurityTaskHandler+0x168>)
    3b74:	7b23      	ldrb	r3, [r4, #12]
    3b76:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    3b78:	7be0      	ldrb	r0, [r4, #15]
    3b7a:	7c23      	ldrb	r3, [r4, #16]
    3b7c:	021b      	lsls	r3, r3, #8
    3b7e:	4303      	orrs	r3, r0
    3b80:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    3b82:	7c60      	ldrb	r0, [r4, #17]
    3b84:	0900      	lsrs	r0, r0, #4
    3b86:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    3b88:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    3b8a:	7b60      	ldrb	r0, [r4, #13]
    3b8c:	7ba3      	ldrb	r3, [r4, #14]
    3b8e:	021b      	lsls	r3, r3, #8
    3b90:	4303      	orrs	r3, r0
    3b92:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    3b94:	7c60      	ldrb	r0, [r4, #17]
    3b96:	0700      	lsls	r0, r0, #28
    3b98:	0f00      	lsrs	r0, r0, #28
    3b9a:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    3b9c:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    3b9e:	7960      	ldrb	r0, [r4, #5]
    3ba0:	79a3      	ldrb	r3, [r4, #6]
    3ba2:	021b      	lsls	r3, r3, #8
    3ba4:	4303      	orrs	r3, r0
    3ba6:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    3ba8:	7ae2      	ldrb	r2, [r4, #11]
    3baa:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    3bac:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    3bae:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3bb0:	2831      	cmp	r0, #49	; 0x31
    3bb2:	d0cf      	beq.n	3b54 <nwkSecurityTaskHandler+0xbc>
    3bb4:	2381      	movs	r3, #129	; 0x81
    3bb6:	5ce1      	ldrb	r1, [r4, r3]
    3bb8:	3301      	adds	r3, #1
    3bba:	5ce2      	ldrb	r2, [r4, r3]
    3bbc:	0212      	lsls	r2, r2, #8
    3bbe:	4311      	orrs	r1, r2
    3bc0:	3301      	adds	r3, #1
    3bc2:	5ce2      	ldrb	r2, [r4, r3]
    3bc4:	0412      	lsls	r2, r2, #16
    3bc6:	4311      	orrs	r1, r2
    3bc8:	3301      	adds	r3, #1
    3bca:	5ce3      	ldrb	r3, [r4, r3]
    3bcc:	061b      	lsls	r3, r3, #24
    3bce:	430b      	orrs	r3, r1
    3bd0:	1ca2      	adds	r2, r4, #2
    3bd2:	1a9b      	subs	r3, r3, r2
    3bd4:	7862      	ldrb	r2, [r4, #1]
    3bd6:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3bd8:	4a11      	ldr	r2, [pc, #68]	; (3c20 <nwkSecurityTaskHandler+0x188>)
    3bda:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    3bdc:	2200      	movs	r2, #0
    3bde:	4b07      	ldr	r3, [pc, #28]	; (3bfc <nwkSecurityTaskHandler+0x164>)
    3be0:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3be2:	0003      	movs	r3, r0
    3be4:	3b30      	subs	r3, #48	; 0x30
    3be6:	4259      	negs	r1, r3
    3be8:	4159      	adcs	r1, r3
    3bea:	4a06      	ldr	r2, [pc, #24]	; (3c04 <nwkSecurityTaskHandler+0x16c>)
    3bec:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3bee:	2332      	movs	r3, #50	; 0x32
    3bf0:	7023      	strb	r3, [r4, #0]
    3bf2:	e760      	b.n	3ab6 <nwkSecurityTaskHandler+0x1e>
    3bf4:	200007a0 	.word	0x200007a0
    3bf8:	2000079c 	.word	0x2000079c
    3bfc:	200007a2 	.word	0x200007a2
    3c00:	200007a4 	.word	0x200007a4
    3c04:	200007a1 	.word	0x200007a1
    3c08:	0000545d 	.word	0x0000545d
    3c0c:	00003e91 	.word	0x00003e91
    3c10:	000035c1 	.word	0x000035c1
    3c14:	200022f4 	.word	0x200022f4
    3c18:	00004299 	.word	0x00004299
    3c1c:	000030e5 	.word	0x000030e5
    3c20:	200007a3 	.word	0x200007a3

00003c24 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c26:	b083      	sub	sp, #12
    3c28:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3c2a:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3c2c:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3c2e:	4d11      	ldr	r5, [pc, #68]	; (3c74 <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3c30:	2686      	movs	r6, #134	; 0x86
    3c32:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c34:	47a8      	blx	r5
    3c36:	2800      	cmp	r0, #0
    3c38:	d013      	beq.n	3c62 <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3c3a:	7803      	ldrb	r3, [r0, #0]
    3c3c:	2b11      	cmp	r3, #17
    3c3e:	d1f9      	bne.n	3c34 <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3c40:	5d82      	ldrb	r2, [r0, r6]
    3c42:	5dc3      	ldrb	r3, [r0, r7]
    3c44:	021b      	lsls	r3, r3, #8
    3c46:	4313      	orrs	r3, r2
    3c48:	3b01      	subs	r3, #1
    3c4a:	b29b      	uxth	r3, r3
    3c4c:	5583      	strb	r3, [r0, r6]
    3c4e:	0a19      	lsrs	r1, r3, #8
    3c50:	0002      	movs	r2, r0
    3c52:	3286      	adds	r2, #134	; 0x86
    3c54:	7051      	strb	r1, [r2, #1]
			restart = true;
    3c56:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3c58:	2b00      	cmp	r3, #0
    3c5a:	d1eb      	bne.n	3c34 <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    3c5c:	3313      	adds	r3, #19
    3c5e:	7003      	strb	r3, [r0, #0]
    3c60:	e7e8      	b.n	3c34 <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    3c62:	2c00      	cmp	r4, #0
    3c64:	d101      	bne.n	3c6a <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    3c66:	b003      	add	sp, #12
    3c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3c6a:	9801      	ldr	r0, [sp, #4]
    3c6c:	4b02      	ldr	r3, [pc, #8]	; (3c78 <nwkTxDelayTimerHandler+0x54>)
    3c6e:	4798      	blx	r3
}
    3c70:	e7f9      	b.n	3c66 <nwkTxDelayTimerHandler+0x42>
    3c72:	46c0      	nop			; (mov r8, r8)
    3c74:	000030e5 	.word	0x000030e5
    3c78:	0000438d 	.word	0x0000438d

00003c7c <nwkTxAckWaitTimerHandler>:
{
    3c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c7e:	b083      	sub	sp, #12
    3c80:	9001      	str	r0, [sp, #4]
	bool restart = false;
    3c82:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3c84:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c86:	4d12      	ldr	r5, [pc, #72]	; (3cd0 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    3c88:	2686      	movs	r6, #134	; 0x86
    3c8a:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c8c:	47a8      	blx	r5
    3c8e:	2800      	cmp	r0, #0
    3c90:	d016      	beq.n	3cc0 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3c92:	7803      	ldrb	r3, [r0, #0]
    3c94:	2b16      	cmp	r3, #22
    3c96:	d1f9      	bne.n	3c8c <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3c98:	5d82      	ldrb	r2, [r0, r6]
    3c9a:	5dc3      	ldrb	r3, [r0, r7]
    3c9c:	021b      	lsls	r3, r3, #8
    3c9e:	4313      	orrs	r3, r2
    3ca0:	3b01      	subs	r3, #1
    3ca2:	b29b      	uxth	r3, r3
    3ca4:	5583      	strb	r3, [r0, r6]
    3ca6:	0a19      	lsrs	r1, r3, #8
    3ca8:	0002      	movs	r2, r0
    3caa:	3286      	adds	r2, #134	; 0x86
    3cac:	7051      	strb	r1, [r2, #1]
			restart = true;
    3cae:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3cb0:	2b00      	cmp	r3, #0
    3cb2:	d1eb      	bne.n	3c8c <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    3cb4:	3317      	adds	r3, #23
    3cb6:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3cb8:	2210      	movs	r2, #16
    3cba:	336e      	adds	r3, #110	; 0x6e
    3cbc:	54c2      	strb	r2, [r0, r3]
    3cbe:	e7e5      	b.n	3c8c <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    3cc0:	2c00      	cmp	r4, #0
    3cc2:	d101      	bne.n	3cc8 <nwkTxAckWaitTimerHandler+0x4c>
}
    3cc4:	b003      	add	sp, #12
    3cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3cc8:	9801      	ldr	r0, [sp, #4]
    3cca:	4b02      	ldr	r3, [pc, #8]	; (3cd4 <nwkTxAckWaitTimerHandler+0x58>)
    3ccc:	4798      	blx	r3
}
    3cce:	e7f9      	b.n	3cc4 <nwkTxAckWaitTimerHandler+0x48>
    3cd0:	000030e5 	.word	0x000030e5
    3cd4:	0000438d 	.word	0x0000438d

00003cd8 <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    3cd8:	2200      	movs	r2, #0
    3cda:	4b07      	ldr	r3, [pc, #28]	; (3cf8 <nwkTxInit+0x20>)
    3cdc:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3cde:	4b07      	ldr	r3, [pc, #28]	; (3cfc <nwkTxInit+0x24>)
    3ce0:	2132      	movs	r1, #50	; 0x32
    3ce2:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3ce4:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3ce6:	4906      	ldr	r1, [pc, #24]	; (3d00 <nwkTxInit+0x28>)
    3ce8:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3cea:	4b06      	ldr	r3, [pc, #24]	; (3d04 <nwkTxInit+0x2c>)
    3cec:	210a      	movs	r1, #10
    3cee:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3cf0:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3cf2:	4a05      	ldr	r2, [pc, #20]	; (3d08 <nwkTxInit+0x30>)
    3cf4:	611a      	str	r2, [r3, #16]
}
    3cf6:	4770      	bx	lr
    3cf8:	200007dc 	.word	0x200007dc
    3cfc:	200007b4 	.word	0x200007b4
    3d00:	00003c7d 	.word	0x00003c7d
    3d04:	200007c8 	.word	0x200007c8
    3d08:	00003c25 	.word	0x00003c25

00003d0c <nwkTxFrame>:
{
    3d0c:	b510      	push	{r4, lr}
    3d0e:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3d10:	2388      	movs	r3, #136	; 0x88
    3d12:	5cc3      	ldrb	r3, [r0, r3]
    3d14:	079a      	lsls	r2, r3, #30
    3d16:	d52d      	bpl.n	3d74 <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    3d18:	2212      	movs	r2, #18
    3d1a:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    3d1c:	2100      	movs	r1, #0
    3d1e:	2285      	movs	r2, #133	; 0x85
    3d20:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3d22:	07da      	lsls	r2, r3, #31
    3d24:	d52f      	bpl.n	3d86 <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3d26:	2201      	movs	r2, #1
    3d28:	4252      	negs	r2, r2
    3d2a:	7162      	strb	r2, [r4, #5]
    3d2c:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3d2e:	2205      	movs	r2, #5
    3d30:	421a      	tst	r2, r3
    3d32:	d02e      	beq.n	3d92 <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    3d34:	7be2      	ldrb	r2, [r4, #15]
    3d36:	7c23      	ldrb	r3, [r4, #16]
    3d38:	71e2      	strb	r2, [r4, #7]
    3d3a:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    3d3c:	491e      	ldr	r1, [pc, #120]	; (3db8 <nwkTxFrame+0xac>)
    3d3e:	780b      	ldrb	r3, [r1, #0]
    3d40:	7263      	strb	r3, [r4, #9]
    3d42:	784b      	ldrb	r3, [r1, #1]
    3d44:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3d46:	794b      	ldrb	r3, [r1, #5]
    3d48:	3301      	adds	r3, #1
    3d4a:	b2db      	uxtb	r3, r3
    3d4c:	714b      	strb	r3, [r1, #5]
    3d4e:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3d50:	79e1      	ldrb	r1, [r4, #7]
    3d52:	7a23      	ldrb	r3, [r4, #8]
    3d54:	021b      	lsls	r3, r3, #8
    3d56:	430b      	orrs	r3, r1
    3d58:	4a18      	ldr	r2, [pc, #96]	; (3dbc <nwkTxFrame+0xb0>)
    3d5a:	4293      	cmp	r3, r2
    3d5c:	d01d      	beq.n	3d9a <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    3d5e:	2361      	movs	r3, #97	; 0x61
    3d60:	70a3      	strb	r3, [r4, #2]
    3d62:	3bd9      	subs	r3, #217	; 0xd9
    3d64:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3d66:	2200      	movs	r2, #0
    3d68:	33fe      	adds	r3, #254	; 0xfe
    3d6a:	54e2      	strb	r2, [r4, r3]
    3d6c:	3486      	adds	r4, #134	; 0x86
    3d6e:	2300      	movs	r3, #0
    3d70:	7063      	strb	r3, [r4, #1]
}
    3d72:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    3d74:	7ac2      	ldrb	r2, [r0, #11]
    3d76:	0792      	lsls	r2, r2, #30
    3d78:	d502      	bpl.n	3d80 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3d7a:	2210      	movs	r2, #16
    3d7c:	7002      	strb	r2, [r0, #0]
    3d7e:	e7cd      	b.n	3d1c <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    3d80:	2212      	movs	r2, #18
    3d82:	7002      	strb	r2, [r0, #0]
    3d84:	e7ca      	b.n	3d1c <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    3d86:	4a0c      	ldr	r2, [pc, #48]	; (3db8 <nwkTxFrame+0xac>)
    3d88:	7891      	ldrb	r1, [r2, #2]
    3d8a:	7161      	strb	r1, [r4, #5]
    3d8c:	78d2      	ldrb	r2, [r2, #3]
    3d8e:	71a2      	strb	r2, [r4, #6]
    3d90:	e7cd      	b.n	3d2e <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    3d92:	0020      	movs	r0, r4
    3d94:	4b0a      	ldr	r3, [pc, #40]	; (3dc0 <nwkTxFrame+0xb4>)
    3d96:	4798      	blx	r3
    3d98:	e7d0      	b.n	3d3c <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    3d9a:	2341      	movs	r3, #65	; 0x41
    3d9c:	70a3      	strb	r3, [r4, #2]
    3d9e:	3bb9      	subs	r3, #185	; 0xb9
    3da0:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3da2:	4b08      	ldr	r3, [pc, #32]	; (3dc4 <nwkTxFrame+0xb8>)
    3da4:	4798      	blx	r3
    3da6:	2307      	movs	r3, #7
    3da8:	4018      	ands	r0, r3
    3daa:	3001      	adds	r0, #1
    3dac:	337f      	adds	r3, #127	; 0x7f
    3dae:	54e0      	strb	r0, [r4, r3]
    3db0:	3486      	adds	r4, #134	; 0x86
    3db2:	2300      	movs	r3, #0
    3db4:	7063      	strb	r3, [r4, #1]
    3db6:	e7dc      	b.n	3d72 <nwkTxFrame+0x66>
    3db8:	200022ac 	.word	0x200022ac
    3dbc:	0000ffff 	.word	0x0000ffff
    3dc0:	00003389 	.word	0x00003389
    3dc4:	00005e91 	.word	0x00005e91

00003dc8 <nwkTxBroadcastFrame>:
{
    3dc8:	b570      	push	{r4, r5, r6, lr}
    3dca:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    3dcc:	4b1c      	ldr	r3, [pc, #112]	; (3e40 <nwkTxBroadcastFrame+0x78>)
    3dce:	4798      	blx	r3
    3dd0:	1e04      	subs	r4, r0, #0
    3dd2:	d033      	beq.n	3e3c <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    3dd4:	2312      	movs	r3, #18
    3dd6:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3dd8:	786b      	ldrb	r3, [r5, #1]
    3dda:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3ddc:	2200      	movs	r2, #0
    3dde:	2385      	movs	r3, #133	; 0x85
    3de0:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3de2:	4b18      	ldr	r3, [pc, #96]	; (3e44 <nwkTxBroadcastFrame+0x7c>)
    3de4:	4798      	blx	r3
    3de6:	2307      	movs	r3, #7
    3de8:	4018      	ands	r0, r3
    3dea:	3001      	adds	r0, #1
    3dec:	337f      	adds	r3, #127	; 0x7f
    3dee:	54e0      	strb	r0, [r4, r3]
    3df0:	0c00      	lsrs	r0, r0, #16
    3df2:	0023      	movs	r3, r4
    3df4:	3386      	adds	r3, #134	; 0x86
    3df6:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3df8:	2200      	movs	r2, #0
    3dfa:	2389      	movs	r3, #137	; 0x89
    3dfc:	54e2      	strb	r2, [r4, r3]
    3dfe:	0023      	movs	r3, r4
    3e00:	3389      	adds	r3, #137	; 0x89
    3e02:	705a      	strb	r2, [r3, #1]
    3e04:	709a      	strb	r2, [r3, #2]
    3e06:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3e08:	1ca0      	adds	r0, r4, #2
    3e0a:	786a      	ldrb	r2, [r5, #1]
    3e0c:	1ca9      	adds	r1, r5, #2
    3e0e:	4b0e      	ldr	r3, [pc, #56]	; (3e48 <nwkTxBroadcastFrame+0x80>)
    3e10:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    3e12:	2341      	movs	r3, #65	; 0x41
    3e14:	70a3      	strb	r3, [r4, #2]
    3e16:	3bb9      	subs	r3, #185	; 0xb9
    3e18:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3e1a:	3377      	adds	r3, #119	; 0x77
    3e1c:	71e3      	strb	r3, [r4, #7]
    3e1e:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3e20:	796a      	ldrb	r2, [r5, #5]
    3e22:	79ab      	ldrb	r3, [r5, #6]
    3e24:	7162      	strb	r2, [r4, #5]
    3e26:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3e28:	4a08      	ldr	r2, [pc, #32]	; (3e4c <nwkTxBroadcastFrame+0x84>)
    3e2a:	7813      	ldrb	r3, [r2, #0]
    3e2c:	7263      	strb	r3, [r4, #9]
    3e2e:	7853      	ldrb	r3, [r2, #1]
    3e30:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3e32:	7953      	ldrb	r3, [r2, #5]
    3e34:	3301      	adds	r3, #1
    3e36:	b2db      	uxtb	r3, r3
    3e38:	7153      	strb	r3, [r2, #5]
    3e3a:	7123      	strb	r3, [r4, #4]
}
    3e3c:	bd70      	pop	{r4, r5, r6, pc}
    3e3e:	46c0      	nop			; (mov r8, r8)
    3e40:	0000305d 	.word	0x0000305d
    3e44:	00005e91 	.word	0x00005e91
    3e48:	0000545d 	.word	0x0000545d
    3e4c:	200022ac 	.word	0x200022ac

00003e50 <nwkTxAckReceived>:
{
    3e50:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3e52:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3e54:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3e56:	2a03      	cmp	r2, #3
    3e58:	d001      	beq.n	3e5e <nwkTxAckReceived+0xe>
}
    3e5a:	0018      	movs	r0, r3
    3e5c:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3e5e:	6885      	ldr	r5, [r0, #8]
    3e60:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3e62:	4c0a      	ldr	r4, [pc, #40]	; (3e8c <nwkTxAckReceived+0x3c>)
    3e64:	47a0      	blx	r4
    3e66:	2800      	cmp	r0, #0
    3e68:	d00d      	beq.n	3e86 <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3e6a:	7803      	ldrb	r3, [r0, #0]
    3e6c:	2b16      	cmp	r3, #22
    3e6e:	d1f9      	bne.n	3e64 <nwkTxAckReceived+0x14>
    3e70:	7b02      	ldrb	r2, [r0, #12]
    3e72:	786b      	ldrb	r3, [r5, #1]
    3e74:	429a      	cmp	r2, r3
    3e76:	d1f5      	bne.n	3e64 <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    3e78:	2317      	movs	r3, #23
    3e7a:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3e7c:	78aa      	ldrb	r2, [r5, #2]
    3e7e:	3371      	adds	r3, #113	; 0x71
    3e80:	54c2      	strb	r2, [r0, r3]
			return true;
    3e82:	3b87      	subs	r3, #135	; 0x87
    3e84:	e7e9      	b.n	3e5a <nwkTxAckReceived+0xa>
	return false;
    3e86:	2300      	movs	r3, #0
    3e88:	e7e7      	b.n	3e5a <nwkTxAckReceived+0xa>
    3e8a:	46c0      	nop			; (mov r8, r8)
    3e8c:	000030e5 	.word	0x000030e5

00003e90 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    3e90:	2312      	movs	r3, #18
    3e92:	7003      	strb	r3, [r0, #0]
}
    3e94:	4770      	bx	lr
	...

00003e98 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3e98:	4b0c      	ldr	r3, [pc, #48]	; (3ecc <PHY_DataConf+0x34>)
    3e9a:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    3e9c:	2801      	cmp	r0, #1
    3e9e:	d005      	beq.n	3eac <PHY_DataConf+0x14>
    3ea0:	2800      	cmp	r0, #0
    3ea2:	d004      	beq.n	3eae <PHY_DataConf+0x16>
    3ea4:	2802      	cmp	r0, #2
    3ea6:	d00f      	beq.n	3ec8 <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    3ea8:	2001      	movs	r0, #1
    3eaa:	e000      	b.n	3eae <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3eac:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3eae:	2285      	movs	r2, #133	; 0x85
    3eb0:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3eb2:	3a70      	subs	r2, #112	; 0x70
    3eb4:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3eb6:	2200      	movs	r2, #0
    3eb8:	4b04      	ldr	r3, [pc, #16]	; (3ecc <PHY_DataConf+0x34>)
    3eba:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3ebc:	4904      	ldr	r1, [pc, #16]	; (3ed0 <PHY_DataConf+0x38>)
    3ebe:	3258      	adds	r2, #88	; 0x58
    3ec0:	5a8b      	ldrh	r3, [r1, r2]
    3ec2:	3b01      	subs	r3, #1
    3ec4:	528b      	strh	r3, [r1, r2]
}
    3ec6:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    3ec8:	2021      	movs	r0, #33	; 0x21
    3eca:	e7f0      	b.n	3eae <PHY_DataConf+0x16>
    3ecc:	200007dc 	.word	0x200007dc
    3ed0:	200022ac 	.word	0x200022ac

00003ed4 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3ed4:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3ed6:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3ed8:	4d37      	ldr	r5, [pc, #220]	; (3fb8 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    3eda:	4e38      	ldr	r6, [pc, #224]	; (3fbc <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3edc:	e003      	b.n	3ee6 <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3ede:	2101      	movs	r1, #1
    3ee0:	0020      	movs	r0, r4
    3ee2:	4b37      	ldr	r3, [pc, #220]	; (3fc0 <nwkTxTaskHandler+0xec>)
    3ee4:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3ee6:	0020      	movs	r0, r4
    3ee8:	47a8      	blx	r5
    3eea:	1e04      	subs	r4, r0, #0
    3eec:	d063      	beq.n	3fb6 <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    3eee:	7823      	ldrb	r3, [r4, #0]
    3ef0:	3b10      	subs	r3, #16
    3ef2:	b2da      	uxtb	r2, r3
    3ef4:	2a07      	cmp	r2, #7
    3ef6:	d8f6      	bhi.n	3ee6 <nwkTxTaskHandler+0x12>
    3ef8:	0093      	lsls	r3, r2, #2
    3efa:	58f3      	ldr	r3, [r6, r3]
    3efc:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3efe:	2386      	movs	r3, #134	; 0x86
    3f00:	5ce2      	ldrb	r2, [r4, r3]
    3f02:	3301      	adds	r3, #1
    3f04:	5ce3      	ldrb	r3, [r4, r3]
    3f06:	021b      	lsls	r3, r3, #8
    3f08:	4313      	orrs	r3, r2
    3f0a:	d102      	bne.n	3f12 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3f0c:	2313      	movs	r3, #19
    3f0e:	7023      	strb	r3, [r4, #0]
    3f10:	e7e9      	b.n	3ee6 <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3f12:	2311      	movs	r3, #17
    3f14:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3f16:	482b      	ldr	r0, [pc, #172]	; (3fc4 <nwkTxTaskHandler+0xf0>)
    3f18:	4b2b      	ldr	r3, [pc, #172]	; (3fc8 <nwkTxTaskHandler+0xf4>)
    3f1a:	4798      	blx	r3
    3f1c:	e7e3      	b.n	3ee6 <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3f1e:	4b2b      	ldr	r3, [pc, #172]	; (3fcc <nwkTxTaskHandler+0xf8>)
    3f20:	681b      	ldr	r3, [r3, #0]
    3f22:	2b00      	cmp	r3, #0
    3f24:	d1df      	bne.n	3ee6 <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    3f26:	4b29      	ldr	r3, [pc, #164]	; (3fcc <nwkTxTaskHandler+0xf8>)
    3f28:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3f2a:	2314      	movs	r3, #20
    3f2c:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3f2e:	1c60      	adds	r0, r4, #1
    3f30:	4b27      	ldr	r3, [pc, #156]	; (3fd0 <nwkTxTaskHandler+0xfc>)
    3f32:	4798      	blx	r3
				nwkIb.lock++;
    3f34:	4927      	ldr	r1, [pc, #156]	; (3fd4 <nwkTxTaskHandler+0x100>)
    3f36:	2258      	movs	r2, #88	; 0x58
    3f38:	5a8b      	ldrh	r3, [r1, r2]
    3f3a:	3301      	adds	r3, #1
    3f3c:	528b      	strh	r3, [r1, r2]
    3f3e:	e7d2      	b.n	3ee6 <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3f40:	2385      	movs	r3, #133	; 0x85
    3f42:	5ce3      	ldrb	r3, [r4, r3]
    3f44:	2b00      	cmp	r3, #0
    3f46:	d11a      	bne.n	3f7e <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3f48:	7b61      	ldrb	r1, [r4, #13]
    3f4a:	7ba3      	ldrb	r3, [r4, #14]
    3f4c:	021b      	lsls	r3, r3, #8
    3f4e:	4a21      	ldr	r2, [pc, #132]	; (3fd4 <nwkTxTaskHandler+0x100>)
    3f50:	8812      	ldrh	r2, [r2, #0]
    3f52:	430b      	orrs	r3, r1
    3f54:	429a      	cmp	r2, r3
    3f56:	d002      	beq.n	3f5e <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3f58:	2317      	movs	r3, #23
    3f5a:	7023      	strb	r3, [r4, #0]
    3f5c:	e7c3      	b.n	3ee6 <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3f5e:	7ae3      	ldrb	r3, [r4, #11]
    3f60:	07db      	lsls	r3, r3, #31
    3f62:	d5f9      	bpl.n	3f58 <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3f64:	2316      	movs	r3, #22
    3f66:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3f68:	2215      	movs	r2, #21
    3f6a:	3370      	adds	r3, #112	; 0x70
    3f6c:	54e2      	strb	r2, [r4, r3]
    3f6e:	2200      	movs	r2, #0
    3f70:	0023      	movs	r3, r4
    3f72:	3386      	adds	r3, #134	; 0x86
    3f74:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3f76:	4818      	ldr	r0, [pc, #96]	; (3fd8 <nwkTxTaskHandler+0x104>)
    3f78:	4b13      	ldr	r3, [pc, #76]	; (3fc8 <nwkTxTaskHandler+0xf4>)
    3f7a:	4798      	blx	r3
    3f7c:	e7b3      	b.n	3ee6 <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3f7e:	2317      	movs	r3, #23
    3f80:	7023      	strb	r3, [r4, #0]
    3f82:	e7b0      	b.n	3ee6 <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3f84:	0020      	movs	r0, r4
    3f86:	4b15      	ldr	r3, [pc, #84]	; (3fdc <nwkTxTaskHandler+0x108>)
    3f88:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3f8a:	2389      	movs	r3, #137	; 0x89
    3f8c:	5ce3      	ldrb	r3, [r4, r3]
    3f8e:	228a      	movs	r2, #138	; 0x8a
    3f90:	5ca2      	ldrb	r2, [r4, r2]
    3f92:	0212      	lsls	r2, r2, #8
    3f94:	431a      	orrs	r2, r3
    3f96:	238b      	movs	r3, #139	; 0x8b
    3f98:	5ce3      	ldrb	r3, [r4, r3]
    3f9a:	041b      	lsls	r3, r3, #16
    3f9c:	431a      	orrs	r2, r3
    3f9e:	238c      	movs	r3, #140	; 0x8c
    3fa0:	5ce3      	ldrb	r3, [r4, r3]
    3fa2:	061b      	lsls	r3, r3, #24
    3fa4:	4313      	orrs	r3, r2
    3fa6:	d002      	beq.n	3fae <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    3fa8:	0020      	movs	r0, r4
    3faa:	4798      	blx	r3
    3fac:	e79b      	b.n	3ee6 <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    3fae:	0020      	movs	r0, r4
    3fb0:	4b0b      	ldr	r3, [pc, #44]	; (3fe0 <nwkTxTaskHandler+0x10c>)
    3fb2:	4798      	blx	r3
    3fb4:	e797      	b.n	3ee6 <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    3fb6:	bd70      	pop	{r4, r5, r6, pc}
    3fb8:	000030e5 	.word	0x000030e5
    3fbc:	0000abf8 	.word	0x0000abf8
    3fc0:	000039cd 	.word	0x000039cd
    3fc4:	200007c8 	.word	0x200007c8
    3fc8:	0000438d 	.word	0x0000438d
    3fcc:	200007dc 	.word	0x200007dc
    3fd0:	00004125 	.word	0x00004125
    3fd4:	200022ac 	.word	0x200022ac
    3fd8:	200007b4 	.word	0x200007b4
    3fdc:	000032f5 	.word	0x000032f5
    3fe0:	000030d1 	.word	0x000030d1

00003fe4 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3fe6:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    3fe8:	4f0b      	ldr	r7, [pc, #44]	; (4018 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    3fea:	4e0c      	ldr	r6, [pc, #48]	; (401c <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fec:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    3fee:	2103      	movs	r1, #3
    3ff0:	2002      	movs	r0, #2
    3ff2:	47b8      	blx	r7
	value = trx_reg_read(reg);
    3ff4:	2001      	movs	r0, #1
    3ff6:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3ff8:	4028      	ands	r0, r5
    3ffa:	2808      	cmp	r0, #8
    3ffc:	d1f7      	bne.n	3fee <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    3ffe:	4f06      	ldr	r7, [pc, #24]	; (4018 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    4000:	4e06      	ldr	r6, [pc, #24]	; (401c <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4002:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    4004:	0021      	movs	r1, r4
    4006:	2002      	movs	r0, #2
    4008:	47b8      	blx	r7
	value = trx_reg_read(reg);
    400a:	2001      	movs	r0, #1
    400c:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    400e:	4028      	ands	r0, r5
    4010:	4284      	cmp	r4, r0
    4012:	d1f7      	bne.n	4004 <phyTrxSetState+0x20>
}
    4014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4016:	46c0      	nop			; (mov r8, r8)
    4018:	000049e1 	.word	0x000049e1
    401c:	000048e5 	.word	0x000048e5

00004020 <phySetRxState>:
{
    4020:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    4022:	2008      	movs	r0, #8
    4024:	4b06      	ldr	r3, [pc, #24]	; (4040 <phySetRxState+0x20>)
    4026:	4798      	blx	r3
	value = trx_reg_read(reg);
    4028:	200f      	movs	r0, #15
    402a:	4b06      	ldr	r3, [pc, #24]	; (4044 <phySetRxState+0x24>)
    402c:	4798      	blx	r3
	if (phyRxState) {
    402e:	4b06      	ldr	r3, [pc, #24]	; (4048 <phySetRxState+0x28>)
    4030:	781b      	ldrb	r3, [r3, #0]
    4032:	2b00      	cmp	r3, #0
    4034:	d100      	bne.n	4038 <phySetRxState+0x18>
}
    4036:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    4038:	2016      	movs	r0, #22
    403a:	4b01      	ldr	r3, [pc, #4]	; (4040 <phySetRxState+0x20>)
    403c:	4798      	blx	r3
}
    403e:	e7fa      	b.n	4036 <phySetRxState+0x16>
    4040:	00003fe5 	.word	0x00003fe5
    4044:	000048e5 	.word	0x000048e5
    4048:	20000860 	.word	0x20000860

0000404c <PHY_Init>:
{
    404c:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    404e:	4b0e      	ldr	r3, [pc, #56]	; (4088 <PHY_Init+0x3c>)
    4050:	4798      	blx	r3
	PhyReset();
    4052:	4b0e      	ldr	r3, [pc, #56]	; (408c <PHY_Init+0x40>)
    4054:	4798      	blx	r3
	phyRxState = false;
    4056:	2200      	movs	r2, #0
    4058:	4b0d      	ldr	r3, [pc, #52]	; (4090 <PHY_Init+0x44>)
    405a:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    405c:	3201      	adds	r2, #1
    405e:	4b0d      	ldr	r3, [pc, #52]	; (4094 <PHY_Init+0x48>)
    4060:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    4062:	4e0d      	ldr	r6, [pc, #52]	; (4098 <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    4064:	4d0d      	ldr	r5, [pc, #52]	; (409c <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4066:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    4068:	2108      	movs	r1, #8
    406a:	2002      	movs	r0, #2
    406c:	47b0      	blx	r6
	value = trx_reg_read(reg);
    406e:	2001      	movs	r0, #1
    4070:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4072:	4020      	ands	r0, r4
    4074:	2808      	cmp	r0, #8
    4076:	d1f7      	bne.n	4068 <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    4078:	212e      	movs	r1, #46	; 0x2e
    407a:	3804      	subs	r0, #4
    407c:	4c06      	ldr	r4, [pc, #24]	; (4098 <PHY_Init+0x4c>)
    407e:	47a0      	blx	r4
    4080:	21a0      	movs	r1, #160	; 0xa0
    4082:	200c      	movs	r0, #12
    4084:	47a0      	blx	r4
}
    4086:	bd70      	pop	{r4, r5, r6, pc}
    4088:	00004799 	.word	0x00004799
    408c:	000048b5 	.word	0x000048b5
    4090:	20000860 	.word	0x20000860
    4094:	20000861 	.word	0x20000861
    4098:	000049e1 	.word	0x000049e1
    409c:	000048e5 	.word	0x000048e5

000040a0 <PHY_SetRxState>:
{
    40a0:	b510      	push	{r4, lr}
	phyRxState = rx;
    40a2:	4b02      	ldr	r3, [pc, #8]	; (40ac <PHY_SetRxState+0xc>)
    40a4:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    40a6:	4b02      	ldr	r3, [pc, #8]	; (40b0 <PHY_SetRxState+0x10>)
    40a8:	4798      	blx	r3
}
    40aa:	bd10      	pop	{r4, pc}
    40ac:	20000860 	.word	0x20000860
    40b0:	00004021 	.word	0x00004021

000040b4 <PHY_SetChannel>:
{
    40b4:	b510      	push	{r4, lr}
    40b6:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    40b8:	2008      	movs	r0, #8
    40ba:	4b05      	ldr	r3, [pc, #20]	; (40d0 <PHY_SetChannel+0x1c>)
    40bc:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    40be:	231f      	movs	r3, #31
    40c0:	0001      	movs	r1, r0
    40c2:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    40c4:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    40c6:	b2c9      	uxtb	r1, r1
    40c8:	2008      	movs	r0, #8
    40ca:	4b02      	ldr	r3, [pc, #8]	; (40d4 <PHY_SetChannel+0x20>)
    40cc:	4798      	blx	r3
}
    40ce:	bd10      	pop	{r4, pc}
    40d0:	000048e5 	.word	0x000048e5
    40d4:	000049e1 	.word	0x000049e1

000040d8 <PHY_SetPanId>:
{
    40d8:	b530      	push	{r4, r5, lr}
    40da:	b083      	sub	sp, #12
    40dc:	466b      	mov	r3, sp
    40de:	1d9d      	adds	r5, r3, #6
    40e0:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    40e2:	b2c1      	uxtb	r1, r0
    40e4:	2022      	movs	r0, #34	; 0x22
    40e6:	4c03      	ldr	r4, [pc, #12]	; (40f4 <PHY_SetPanId+0x1c>)
    40e8:	47a0      	blx	r4
    40ea:	7869      	ldrb	r1, [r5, #1]
    40ec:	2023      	movs	r0, #35	; 0x23
    40ee:	47a0      	blx	r4
}
    40f0:	b003      	add	sp, #12
    40f2:	bd30      	pop	{r4, r5, pc}
    40f4:	000049e1 	.word	0x000049e1

000040f8 <PHY_SetShortAddr>:
{
    40f8:	b570      	push	{r4, r5, r6, lr}
    40fa:	b082      	sub	sp, #8
    40fc:	466b      	mov	r3, sp
    40fe:	1d9e      	adds	r6, r3, #6
    4100:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    4102:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    4104:	0021      	movs	r1, r4
    4106:	2020      	movs	r0, #32
    4108:	4d05      	ldr	r5, [pc, #20]	; (4120 <PHY_SetShortAddr+0x28>)
    410a:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    410c:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    410e:	0031      	movs	r1, r6
    4110:	2021      	movs	r0, #33	; 0x21
    4112:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    4114:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    4116:	b2e1      	uxtb	r1, r4
    4118:	202d      	movs	r0, #45	; 0x2d
    411a:	47a8      	blx	r5
}
    411c:	b002      	add	sp, #8
    411e:	bd70      	pop	{r4, r5, r6, pc}
    4120:	000049e1 	.word	0x000049e1

00004124 <PHY_DataReq>:
{
    4124:	b510      	push	{r4, lr}
    4126:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4128:	2019      	movs	r0, #25
    412a:	4b0c      	ldr	r3, [pc, #48]	; (415c <PHY_DataReq+0x38>)
    412c:	4798      	blx	r3
	value = trx_reg_read(reg);
    412e:	200f      	movs	r0, #15
    4130:	4b0b      	ldr	r3, [pc, #44]	; (4160 <PHY_DataReq+0x3c>)
    4132:	4798      	blx	r3
	data[0] += 2;
    4134:	7821      	ldrb	r1, [r4, #0]
    4136:	1c8b      	adds	r3, r1, #2
    4138:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    413a:	3101      	adds	r1, #1
    413c:	b2c9      	uxtb	r1, r1
    413e:	0020      	movs	r0, r4
    4140:	4b08      	ldr	r3, [pc, #32]	; (4164 <PHY_DataReq+0x40>)
    4142:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    4144:	2203      	movs	r2, #3
    4146:	4b08      	ldr	r3, [pc, #32]	; (4168 <PHY_DataReq+0x44>)
    4148:	701a      	strb	r2, [r3, #0]
    414a:	4b08      	ldr	r3, [pc, #32]	; (416c <PHY_DataReq+0x48>)
    414c:	2280      	movs	r2, #128	; 0x80
    414e:	0352      	lsls	r2, r2, #13
    4150:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    4152:	46c0      	nop			; (mov r8, r8)
    4154:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    4156:	615a      	str	r2, [r3, #20]
}
    4158:	bd10      	pop	{r4, pc}
    415a:	46c0      	nop			; (mov r8, r8)
    415c:	00003fe5 	.word	0x00003fe5
    4160:	000048e5 	.word	0x000048e5
    4164:	00004c11 	.word	0x00004c11
    4168:	20000861 	.word	0x20000861
    416c:	41004400 	.word	0x41004400

00004170 <PHY_EncryptReq>:
{
    4170:	b510      	push	{r4, lr}
    4172:	0004      	movs	r4, r0
    4174:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    4176:	2200      	movs	r2, #0
    4178:	2100      	movs	r1, #0
    417a:	4b05      	ldr	r3, [pc, #20]	; (4190 <PHY_EncryptReq+0x20>)
    417c:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    417e:	2100      	movs	r1, #0
    4180:	0020      	movs	r0, r4
    4182:	4b04      	ldr	r3, [pc, #16]	; (4194 <PHY_EncryptReq+0x24>)
    4184:	4798      	blx	r3
	sal_aes_read(text);
    4186:	0020      	movs	r0, r4
    4188:	4b03      	ldr	r3, [pc, #12]	; (4198 <PHY_EncryptReq+0x28>)
    418a:	4798      	blx	r3
}
    418c:	bd10      	pop	{r4, pc}
    418e:	46c0      	nop			; (mov r8, r8)
    4190:	00004631 	.word	0x00004631
    4194:	000045c5 	.word	0x000045c5
    4198:	00004769 	.word	0x00004769

0000419c <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    419c:	b5f0      	push	{r4, r5, r6, r7, lr}
    419e:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    41a0:	4b26      	ldr	r3, [pc, #152]	; (423c <PHY_TaskHandler+0xa0>)
    41a2:	781b      	ldrb	r3, [r3, #0]
    41a4:	2b02      	cmp	r3, #2
    41a6:	d00a      	beq.n	41be <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    41a8:	200f      	movs	r0, #15
    41aa:	4b25      	ldr	r3, [pc, #148]	; (4240 <PHY_TaskHandler+0xa4>)
    41ac:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    41ae:	0703      	lsls	r3, r0, #28
    41b0:	d505      	bpl.n	41be <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    41b2:	4b22      	ldr	r3, [pc, #136]	; (423c <PHY_TaskHandler+0xa0>)
    41b4:	781b      	ldrb	r3, [r3, #0]
    41b6:	2b01      	cmp	r3, #1
    41b8:	d003      	beq.n	41c2 <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    41ba:	2b03      	cmp	r3, #3
    41bc:	d026      	beq.n	420c <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    41be:	b005      	add	sp, #20
    41c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    41c2:	2007      	movs	r0, #7
    41c4:	4b1e      	ldr	r3, [pc, #120]	; (4240 <PHY_TaskHandler+0xa4>)
    41c6:	4798      	blx	r3
    41c8:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    41ca:	466b      	mov	r3, sp
    41cc:	1ddd      	adds	r5, r3, #7
    41ce:	2101      	movs	r1, #1
    41d0:	0028      	movs	r0, r5
    41d2:	4f1c      	ldr	r7, [pc, #112]	; (4244 <PHY_TaskHandler+0xa8>)
    41d4:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    41d6:	7829      	ldrb	r1, [r5, #0]
    41d8:	3102      	adds	r1, #2
    41da:	b2c9      	uxtb	r1, r1
    41dc:	4c1a      	ldr	r4, [pc, #104]	; (4248 <PHY_TaskHandler+0xac>)
    41de:	0020      	movs	r0, r4
    41e0:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    41e2:	a802      	add	r0, sp, #8
    41e4:	1c63      	adds	r3, r4, #1
    41e6:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    41e8:	782b      	ldrb	r3, [r5, #0]
    41ea:	1e9a      	subs	r2, r3, #2
    41ec:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    41ee:	18e4      	adds	r4, r4, r3
    41f0:	7863      	ldrb	r3, [r4, #1]
    41f2:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    41f4:	3e5b      	subs	r6, #91	; 0x5b
    41f6:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    41f8:	4b14      	ldr	r3, [pc, #80]	; (424c <PHY_TaskHandler+0xb0>)
    41fa:	4798      	blx	r3
	value = trx_reg_read(reg);
    41fc:	4d10      	ldr	r5, [pc, #64]	; (4240 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    41fe:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    4200:	2001      	movs	r0, #1
    4202:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4204:	4020      	ands	r0, r4
    4206:	2816      	cmp	r0, #22
    4208:	d1fa      	bne.n	4200 <PHY_TaskHandler+0x64>
    420a:	e7d8      	b.n	41be <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    420c:	2002      	movs	r0, #2
    420e:	4b0c      	ldr	r3, [pc, #48]	; (4240 <PHY_TaskHandler+0xa4>)
    4210:	4798      	blx	r3
					TRAC_STATUS) & 7;
    4212:	0940      	lsrs	r0, r0, #5
    4214:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    4216:	2c00      	cmp	r4, #0
    4218:	d005      	beq.n	4226 <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    421a:	2c03      	cmp	r4, #3
    421c:	d00c      	beq.n	4238 <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    421e:	3c05      	subs	r4, #5
    4220:	1e63      	subs	r3, r4, #1
    4222:	419c      	sbcs	r4, r3
    4224:	3402      	adds	r4, #2
			phySetRxState();
    4226:	4b0a      	ldr	r3, [pc, #40]	; (4250 <PHY_TaskHandler+0xb4>)
    4228:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    422a:	2201      	movs	r2, #1
    422c:	4b03      	ldr	r3, [pc, #12]	; (423c <PHY_TaskHandler+0xa0>)
    422e:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    4230:	0020      	movs	r0, r4
    4232:	4b08      	ldr	r3, [pc, #32]	; (4254 <PHY_TaskHandler+0xb8>)
    4234:	4798      	blx	r3
    4236:	e7c2      	b.n	41be <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    4238:	2401      	movs	r4, #1
    423a:	e7f4      	b.n	4226 <PHY_TaskHandler+0x8a>
    423c:	20000861 	.word	0x20000861
    4240:	000048e5 	.word	0x000048e5
    4244:	00004ae1 	.word	0x00004ae1
    4248:	200007e0 	.word	0x200007e0
    424c:	00003571 	.word	0x00003571
    4250:	00004021 	.word	0x00004021
    4254:	00003e99 	.word	0x00003e99

00004258 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    4258:	b510      	push	{r4, lr}
	SYS_TimerInit();
    425a:	4b04      	ldr	r3, [pc, #16]	; (426c <SYS_Init+0x14>)
    425c:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    425e:	4b04      	ldr	r3, [pc, #16]	; (4270 <SYS_Init+0x18>)
    4260:	4798      	blx	r3
#endif
	PHY_Init();
    4262:	4b04      	ldr	r3, [pc, #16]	; (4274 <SYS_Init+0x1c>)
    4264:	4798      	blx	r3
	NWK_Init();
    4266:	4b04      	ldr	r3, [pc, #16]	; (4278 <SYS_Init+0x20>)
    4268:	4798      	blx	r3
}
    426a:	bd10      	pop	{r4, pc}
    426c:	00004325 	.word	0x00004325
    4270:	000045c1 	.word	0x000045c1
    4274:	0000404d 	.word	0x0000404d
    4278:	00002de5 	.word	0x00002de5

0000427c <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    427c:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    427e:	4b03      	ldr	r3, [pc, #12]	; (428c <SYS_TaskHandler+0x10>)
    4280:	4798      	blx	r3
	NWK_TaskHandler();
    4282:	4b03      	ldr	r3, [pc, #12]	; (4290 <SYS_TaskHandler+0x14>)
    4284:	4798      	blx	r3
	SYS_TimerTaskHandler();
    4286:	4b03      	ldr	r3, [pc, #12]	; (4294 <SYS_TaskHandler+0x18>)
    4288:	4798      	blx	r3
}
    428a:	bd10      	pop	{r4, pc}
    428c:	0000419d 	.word	0x0000419d
    4290:	00002e71 	.word	0x00002e71
    4294:	000043ad 	.word	0x000043ad

00004298 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    4298:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    429a:	4b02      	ldr	r3, [pc, #8]	; (42a4 <SYS_EncryptReq+0xc>)
    429c:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    429e:	4b02      	ldr	r3, [pc, #8]	; (42a8 <SYS_EncryptReq+0x10>)
    42a0:	4798      	blx	r3
}
    42a2:	bd10      	pop	{r4, pc}
    42a4:	00004171 	.word	0x00004171
    42a8:	000039e9 	.word	0x000039e9

000042ac <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    42ac:	b530      	push	{r4, r5, lr}
	if (timers) {
    42ae:	4b14      	ldr	r3, [pc, #80]	; (4300 <placeTimer+0x54>)
    42b0:	681d      	ldr	r5, [r3, #0]
    42b2:	2d00      	cmp	r5, #0
    42b4:	d01c      	beq.n	42f0 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    42b6:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    42b8:	6869      	ldr	r1, [r5, #4]
    42ba:	428a      	cmp	r2, r1
    42bc:	d309      	bcc.n	42d2 <placeTimer+0x26>
    42be:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    42c0:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    42c2:	6823      	ldr	r3, [r4, #0]
    42c4:	2b00      	cmp	r3, #0
    42c6:	d008      	beq.n	42da <placeTimer+0x2e>
			if (timeout < t->timeout) {
    42c8:	6859      	ldr	r1, [r3, #4]
    42ca:	4291      	cmp	r1, r2
    42cc:	d803      	bhi.n	42d6 <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    42ce:	001c      	movs	r4, r3
    42d0:	e7f6      	b.n	42c0 <placeTimer+0x14>
    42d2:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    42d4:	2400      	movs	r4, #0
				t->timeout -= timeout;
    42d6:	1a89      	subs	r1, r1, r2
    42d8:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    42da:	6042      	str	r2, [r0, #4]

		if (prev) {
    42dc:	2c00      	cmp	r4, #0
    42de:	d003      	beq.n	42e8 <placeTimer+0x3c>
			timer->next = prev->next;
    42e0:	6823      	ldr	r3, [r4, #0]
    42e2:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    42e4:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    42e6:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    42e8:	6005      	str	r5, [r0, #0]
			timers = timer;
    42ea:	4b05      	ldr	r3, [pc, #20]	; (4300 <placeTimer+0x54>)
    42ec:	6018      	str	r0, [r3, #0]
    42ee:	e7fa      	b.n	42e6 <placeTimer+0x3a>
		timer->next = NULL;
    42f0:	2300      	movs	r3, #0
    42f2:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    42f4:	6883      	ldr	r3, [r0, #8]
    42f6:	6043      	str	r3, [r0, #4]
		timers = timer;
    42f8:	4b01      	ldr	r3, [pc, #4]	; (4300 <placeTimer+0x54>)
    42fa:	6018      	str	r0, [r3, #0]
}
    42fc:	e7f3      	b.n	42e6 <placeTimer+0x3a>
    42fe:	46c0      	nop			; (mov r8, r8)
    4300:	20000864 	.word	0x20000864

00004304 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    4304:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    4306:	4a04      	ldr	r2, [pc, #16]	; (4318 <SYS_HwExpiry_Cb+0x14>)
    4308:	7813      	ldrb	r3, [r2, #0]
    430a:	3301      	adds	r3, #1
    430c:	b2db      	uxtb	r3, r3
    430e:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4310:	4802      	ldr	r0, [pc, #8]	; (431c <SYS_HwExpiry_Cb+0x18>)
    4312:	4b03      	ldr	r3, [pc, #12]	; (4320 <SYS_HwExpiry_Cb+0x1c>)
    4314:	4798      	blx	r3
}
    4316:	bd10      	pop	{r4, pc}
    4318:	20002308 	.word	0x20002308
    431c:	00002710 	.word	0x00002710
    4320:	00005319 	.word	0x00005319

00004324 <SYS_TimerInit>:
{
    4324:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    4326:	2400      	movs	r4, #0
    4328:	4b06      	ldr	r3, [pc, #24]	; (4344 <SYS_TimerInit+0x20>)
    432a:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    432c:	4806      	ldr	r0, [pc, #24]	; (4348 <SYS_TimerInit+0x24>)
    432e:	4b07      	ldr	r3, [pc, #28]	; (434c <SYS_TimerInit+0x28>)
    4330:	4798      	blx	r3
	common_tc_init();
    4332:	4b07      	ldr	r3, [pc, #28]	; (4350 <SYS_TimerInit+0x2c>)
    4334:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4336:	4807      	ldr	r0, [pc, #28]	; (4354 <SYS_TimerInit+0x30>)
    4338:	4b07      	ldr	r3, [pc, #28]	; (4358 <SYS_TimerInit+0x34>)
    433a:	4798      	blx	r3
	timers = NULL;
    433c:	4b07      	ldr	r3, [pc, #28]	; (435c <SYS_TimerInit+0x38>)
    433e:	601c      	str	r4, [r3, #0]
}
    4340:	bd10      	pop	{r4, pc}
    4342:	46c0      	nop			; (mov r8, r8)
    4344:	20002308 	.word	0x20002308
    4348:	00004305 	.word	0x00004305
    434c:	00005409 	.word	0x00005409
    4350:	00005385 	.word	0x00005385
    4354:	00002710 	.word	0x00002710
    4358:	00005319 	.word	0x00005319
    435c:	20000864 	.word	0x20000864

00004360 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4360:	4b09      	ldr	r3, [pc, #36]	; (4388 <SYS_TimerStarted+0x28>)
    4362:	681b      	ldr	r3, [r3, #0]
    4364:	2b00      	cmp	r3, #0
    4366:	d00a      	beq.n	437e <SYS_TimerStarted+0x1e>
		if (t == timer) {
    4368:	4283      	cmp	r3, r0
    436a:	d00a      	beq.n	4382 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    436c:	681b      	ldr	r3, [r3, #0]
    436e:	2b00      	cmp	r3, #0
    4370:	d003      	beq.n	437a <SYS_TimerStarted+0x1a>
		if (t == timer) {
    4372:	4298      	cmp	r0, r3
    4374:	d1fa      	bne.n	436c <SYS_TimerStarted+0xc>
			return true;
    4376:	2001      	movs	r0, #1
    4378:	e000      	b.n	437c <SYS_TimerStarted+0x1c>
	return false;
    437a:	2000      	movs	r0, #0
}
    437c:	4770      	bx	lr
	return false;
    437e:	2000      	movs	r0, #0
    4380:	e7fc      	b.n	437c <SYS_TimerStarted+0x1c>
			return true;
    4382:	2001      	movs	r0, #1
    4384:	e7fa      	b.n	437c <SYS_TimerStarted+0x1c>
    4386:	46c0      	nop			; (mov r8, r8)
    4388:	20000864 	.word	0x20000864

0000438c <SYS_TimerStart>:
{
    438c:	b510      	push	{r4, lr}
    438e:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    4390:	4b04      	ldr	r3, [pc, #16]	; (43a4 <SYS_TimerStart+0x18>)
    4392:	4798      	blx	r3
    4394:	2800      	cmp	r0, #0
    4396:	d000      	beq.n	439a <SYS_TimerStart+0xe>
}
    4398:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    439a:	0020      	movs	r0, r4
    439c:	4b02      	ldr	r3, [pc, #8]	; (43a8 <SYS_TimerStart+0x1c>)
    439e:	4798      	blx	r3
}
    43a0:	e7fa      	b.n	4398 <SYS_TimerStart+0xc>
    43a2:	46c0      	nop			; (mov r8, r8)
    43a4:	00004361 	.word	0x00004361
    43a8:	000042ad 	.word	0x000042ad

000043ac <SYS_TimerTaskHandler>:
{
    43ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    43ae:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    43b0:	4b1d      	ldr	r3, [pc, #116]	; (4428 <SYS_TimerTaskHandler+0x7c>)
    43b2:	781b      	ldrb	r3, [r3, #0]
    43b4:	2b00      	cmp	r3, #0
    43b6:	d035      	beq.n	4424 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    43b8:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    43bc:	4253      	negs	r3, r2
    43be:	4153      	adcs	r3, r2
    43c0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    43c2:	b672      	cpsid	i
  __ASM volatile ("dmb");
    43c4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    43c8:	2100      	movs	r1, #0
    43ca:	4b18      	ldr	r3, [pc, #96]	; (442c <SYS_TimerTaskHandler+0x80>)
    43cc:	7019      	strb	r1, [r3, #0]
	return flags;
    43ce:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    43d0:	4a15      	ldr	r2, [pc, #84]	; (4428 <SYS_TimerTaskHandler+0x7c>)
    43d2:	7813      	ldrb	r3, [r2, #0]
    43d4:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    43d6:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    43d8:	2800      	cmp	r0, #0
    43da:	d005      	beq.n	43e8 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    43dc:	3101      	adds	r1, #1
    43de:	4a13      	ldr	r2, [pc, #76]	; (442c <SYS_TimerTaskHandler+0x80>)
    43e0:	7011      	strb	r1, [r2, #0]
    43e2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    43e6:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    43e8:	009d      	lsls	r5, r3, #2
    43ea:	18ed      	adds	r5, r5, r3
    43ec:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    43ee:	4e10      	ldr	r6, [pc, #64]	; (4430 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    43f0:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    43f2:	e005      	b.n	4400 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    43f4:	0020      	movs	r0, r4
    43f6:	4b0f      	ldr	r3, [pc, #60]	; (4434 <SYS_TimerTaskHandler+0x88>)
    43f8:	4798      	blx	r3
    43fa:	e00d      	b.n	4418 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    43fc:	0020      	movs	r0, r4
    43fe:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    4400:	6834      	ldr	r4, [r6, #0]
    4402:	2c00      	cmp	r4, #0
    4404:	d00e      	beq.n	4424 <SYS_TimerTaskHandler+0x78>
    4406:	6863      	ldr	r3, [r4, #4]
    4408:	429d      	cmp	r5, r3
    440a:	d309      	bcc.n	4420 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    440c:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    440e:	6823      	ldr	r3, [r4, #0]
    4410:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    4412:	7b23      	ldrb	r3, [r4, #12]
    4414:	2b01      	cmp	r3, #1
    4416:	d0ed      	beq.n	43f4 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    4418:	6923      	ldr	r3, [r4, #16]
    441a:	2b00      	cmp	r3, #0
    441c:	d1ee      	bne.n	43fc <SYS_TimerTaskHandler+0x50>
    441e:	e7ef      	b.n	4400 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    4420:	1b5d      	subs	r5, r3, r5
    4422:	6065      	str	r5, [r4, #4]
}
    4424:	b003      	add	sp, #12
    4426:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4428:	20002308 	.word	0x20002308
    442c:	20000008 	.word	0x20000008
    4430:	20000864 	.word	0x20000864
    4434:	000042ad 	.word	0x000042ad

00004438 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    4438:	b510      	push	{r4, lr}
	tmr_cca_callback();
    443a:	4b01      	ldr	r3, [pc, #4]	; (4440 <tc_cca_callback+0x8>)
    443c:	4798      	blx	r3
}
    443e:	bd10      	pop	{r4, pc}
    4440:	000053ed 	.word	0x000053ed

00004444 <tc_ovf_callback>:
{
    4444:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    4446:	4b01      	ldr	r3, [pc, #4]	; (444c <tc_ovf_callback+0x8>)
    4448:	4798      	blx	r3
}
    444a:	bd10      	pop	{r4, pc}
    444c:	000053a5 	.word	0x000053a5

00004450 <tmr_read_count>:
{
    4450:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    4452:	4802      	ldr	r0, [pc, #8]	; (445c <tmr_read_count+0xc>)
    4454:	4b02      	ldr	r3, [pc, #8]	; (4460 <tmr_read_count+0x10>)
    4456:	4798      	blx	r3
    4458:	b280      	uxth	r0, r0
}
    445a:	bd10      	pop	{r4, pc}
    445c:	20002340 	.word	0x20002340
    4460:	00002bb1 	.word	0x00002bb1

00004464 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    4464:	4b03      	ldr	r3, [pc, #12]	; (4474 <tmr_disable_cc_interrupt+0x10>)
    4466:	2110      	movs	r1, #16
    4468:	681a      	ldr	r2, [r3, #0]
    446a:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    446c:	7e5a      	ldrb	r2, [r3, #25]
    446e:	438a      	bics	r2, r1
    4470:	765a      	strb	r2, [r3, #25]
}
    4472:	4770      	bx	lr
    4474:	20002340 	.word	0x20002340

00004478 <tmr_enable_cc_interrupt>:
{
    4478:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    447a:	4c0a      	ldr	r4, [pc, #40]	; (44a4 <tmr_enable_cc_interrupt+0x2c>)
    447c:	6820      	ldr	r0, [r4, #0]
    447e:	4b0a      	ldr	r3, [pc, #40]	; (44a8 <tmr_enable_cc_interrupt+0x30>)
    4480:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4482:	4b0a      	ldr	r3, [pc, #40]	; (44ac <tmr_enable_cc_interrupt+0x34>)
    4484:	5c1b      	ldrb	r3, [r3, r0]
    4486:	221f      	movs	r2, #31
    4488:	401a      	ands	r2, r3
    448a:	2301      	movs	r3, #1
    448c:	4093      	lsls	r3, r2
    448e:	4a08      	ldr	r2, [pc, #32]	; (44b0 <tmr_enable_cc_interrupt+0x38>)
    4490:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4492:	7e63      	ldrb	r3, [r4, #25]
    4494:	2210      	movs	r2, #16
    4496:	4313      	orrs	r3, r2
    4498:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    449a:	6823      	ldr	r3, [r4, #0]
    449c:	2210      	movs	r2, #16
    449e:	735a      	strb	r2, [r3, #13]
}
    44a0:	bd10      	pop	{r4, pc}
    44a2:	46c0      	nop			; (mov r8, r8)
    44a4:	20002340 	.word	0x20002340
    44a8:	0000293d 	.word	0x0000293d
    44ac:	0000ac18 	.word	0x0000ac18
    44b0:	e000e100 	.word	0xe000e100

000044b4 <tmr_write_cmpreg>:
{
    44b4:	b510      	push	{r4, lr}
    44b6:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    44b8:	2100      	movs	r1, #0
    44ba:	4802      	ldr	r0, [pc, #8]	; (44c4 <tmr_write_cmpreg+0x10>)
    44bc:	4b02      	ldr	r3, [pc, #8]	; (44c8 <tmr_write_cmpreg+0x14>)
    44be:	4798      	blx	r3
}
    44c0:	bd10      	pop	{r4, pc}
    44c2:	46c0      	nop			; (mov r8, r8)
    44c4:	20002340 	.word	0x20002340
    44c8:	00002bdd 	.word	0x00002bdd

000044cc <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    44cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    44ce:	46ce      	mov	lr, r9
    44d0:	4647      	mov	r7, r8
    44d2:	b580      	push	{r7, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    44d4:	4a2d      	ldr	r2, [pc, #180]	; (458c <tmr_init+0xc0>)
    44d6:	2300      	movs	r3, #0
    44d8:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    44da:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    44dc:	2100      	movs	r1, #0
    44de:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    44e0:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    44e2:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    44e4:	7051      	strb	r1, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    44e6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    44e8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    44ea:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    44ec:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    44ee:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    44f0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    44f2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    44f4:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    44f6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    44f8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    44fa:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    44fc:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    44fe:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    4500:	3b01      	subs	r3, #1
    4502:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    4504:	4c22      	ldr	r4, [pc, #136]	; (4590 <tmr_init+0xc4>)
    4506:	4923      	ldr	r1, [pc, #140]	; (4594 <tmr_init+0xc8>)
    4508:	0020      	movs	r0, r4
    450a:	4b23      	ldr	r3, [pc, #140]	; (4598 <tmr_init+0xcc>)
    450c:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    450e:	2200      	movs	r2, #0
    4510:	4922      	ldr	r1, [pc, #136]	; (459c <tmr_init+0xd0>)
    4512:	0020      	movs	r0, r4
    4514:	4d22      	ldr	r5, [pc, #136]	; (45a0 <tmr_init+0xd4>)
    4516:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    4518:	2202      	movs	r2, #2
    451a:	4922      	ldr	r1, [pc, #136]	; (45a4 <tmr_init+0xd8>)
    451c:	0020      	movs	r0, r4
    451e:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4520:	6820      	ldr	r0, [r4, #0]
    4522:	4b21      	ldr	r3, [pc, #132]	; (45a8 <tmr_init+0xdc>)
    4524:	4699      	mov	r9, r3
    4526:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4528:	4b20      	ldr	r3, [pc, #128]	; (45ac <tmr_init+0xe0>)
    452a:	4698      	mov	r8, r3
    452c:	5c1b      	ldrb	r3, [r3, r0]
    452e:	261f      	movs	r6, #31
    4530:	4033      	ands	r3, r6
    4532:	2501      	movs	r5, #1
    4534:	002a      	movs	r2, r5
    4536:	409a      	lsls	r2, r3
    4538:	4f1d      	ldr	r7, [pc, #116]	; (45b0 <tmr_init+0xe4>)
    453a:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    453c:	7e63      	ldrb	r3, [r4, #25]
    453e:	2201      	movs	r2, #1
    4540:	4313      	orrs	r3, r2
    4542:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    4544:	6823      	ldr	r3, [r4, #0]
    4546:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4548:	0018      	movs	r0, r3
    454a:	47c8      	blx	r9
    454c:	4643      	mov	r3, r8
    454e:	5c1b      	ldrb	r3, [r3, r0]
    4550:	401e      	ands	r6, r3
    4552:	40b5      	lsls	r5, r6
    4554:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4556:	7e63      	ldrb	r3, [r4, #25]
    4558:	2210      	movs	r2, #16
    455a:	4313      	orrs	r3, r2
    455c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    455e:	6822      	ldr	r2, [r4, #0]
    4560:	2310      	movs	r3, #16
    4562:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4564:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4566:	b25b      	sxtb	r3, r3
    4568:	2b00      	cmp	r3, #0
    456a:	dbfb      	blt.n	4564 <tmr_init+0x98>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    456c:	8813      	ldrh	r3, [r2, #0]
    456e:	2102      	movs	r1, #2
    4570:	430b      	orrs	r3, r1
    4572:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    4574:	2000      	movs	r0, #0
    4576:	4b0f      	ldr	r3, [pc, #60]	; (45b4 <tmr_init+0xe8>)
    4578:	4798      	blx	r3
    457a:	490f      	ldr	r1, [pc, #60]	; (45b8 <tmr_init+0xec>)
    457c:	4b0f      	ldr	r3, [pc, #60]	; (45bc <tmr_init+0xf0>)
    457e:	4798      	blx	r3
	#endif
	return timer_multiplier;
    4580:	b2c0      	uxtb	r0, r0
}
    4582:	bc0c      	pop	{r2, r3}
    4584:	4690      	mov	r8, r2
    4586:	4699      	mov	r9, r3
    4588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    458a:	46c0      	nop			; (mov r8, r8)
    458c:	2000230c 	.word	0x2000230c
    4590:	20002340 	.word	0x20002340
    4594:	42002c00 	.word	0x42002c00
    4598:	00002975 	.word	0x00002975
    459c:	00004445 	.word	0x00004445
    45a0:	00002875 	.word	0x00002875
    45a4:	00004439 	.word	0x00004439
    45a8:	0000293d 	.word	0x0000293d
    45ac:	0000ac18 	.word	0x0000ac18
    45b0:	e000e100 	.word	0xe000e100
    45b4:	00002605 	.word	0x00002605
    45b8:	000f4240 	.word	0x000f4240
    45bc:	00007f39 	.word	0x00007f39

000045c0 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    45c0:	4770      	bx	lr
	...

000045c4 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    45c4:	b570      	push	{r4, r5, r6, lr}
    45c6:	0003      	movs	r3, r0
    45c8:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    45ca:	4c14      	ldr	r4, [pc, #80]	; (461c <sal_aes_wrrd+0x58>)
    45cc:	1c60      	adds	r0, r4, #1
    45ce:	2210      	movs	r2, #16
    45d0:	0019      	movs	r1, r3
    45d2:	4b13      	ldr	r3, [pc, #76]	; (4620 <sal_aes_wrrd+0x5c>)
    45d4:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    45d6:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    45d8:	4b12      	ldr	r3, [pc, #72]	; (4624 <sal_aes_wrrd+0x60>)
    45da:	781b      	ldrb	r3, [r3, #0]
    45dc:	2b00      	cmp	r3, #0
    45de:	d015      	beq.n	460c <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    45e0:	2212      	movs	r2, #18
    45e2:	490e      	ldr	r1, [pc, #56]	; (461c <sal_aes_wrrd+0x58>)
    45e4:	2083      	movs	r0, #131	; 0x83
    45e6:	4b10      	ldr	r3, [pc, #64]	; (4628 <sal_aes_wrrd+0x64>)
    45e8:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    45ea:	2200      	movs	r2, #0
    45ec:	4b0d      	ldr	r3, [pc, #52]	; (4624 <sal_aes_wrrd+0x60>)
    45ee:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    45f0:	2d00      	cmp	r5, #0
    45f2:	d005      	beq.n	4600 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    45f4:	2210      	movs	r2, #16
    45f6:	4909      	ldr	r1, [pc, #36]	; (461c <sal_aes_wrrd+0x58>)
    45f8:	3101      	adds	r1, #1
    45fa:	0028      	movs	r0, r5
    45fc:	4b08      	ldr	r3, [pc, #32]	; (4620 <sal_aes_wrrd+0x5c>)
    45fe:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    4600:	4b06      	ldr	r3, [pc, #24]	; (461c <sal_aes_wrrd+0x58>)
    4602:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    4604:	2018      	movs	r0, #24
    4606:	4b09      	ldr	r3, [pc, #36]	; (462c <sal_aes_wrrd+0x68>)
    4608:	4798      	blx	r3
}
    460a:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    460c:	2211      	movs	r2, #17
    460e:	4903      	ldr	r1, [pc, #12]	; (461c <sal_aes_wrrd+0x58>)
    4610:	3101      	adds	r1, #1
    4612:	2084      	movs	r0, #132	; 0x84
    4614:	4b04      	ldr	r3, [pc, #16]	; (4628 <sal_aes_wrrd+0x64>)
    4616:	4798      	blx	r3
    4618:	e7ea      	b.n	45f0 <sal_aes_wrrd+0x2c>
    461a:	46c0      	nop			; (mov r8, r8)
    461c:	20000868 	.word	0x20000868
    4620:	0000545d 	.word	0x0000545d
    4624:	2000089c 	.word	0x2000089c
    4628:	00005021 	.word	0x00005021
    462c:	00000d69 	.word	0x00000d69

00004630 <sal_aes_setup>:
{
    4630:	b5f0      	push	{r4, r5, r6, r7, lr}
    4632:	46c6      	mov	lr, r8
    4634:	b500      	push	{lr}
    4636:	b084      	sub	sp, #16
    4638:	0005      	movs	r5, r0
    463a:	000e      	movs	r6, r1
    463c:	0014      	movs	r4, r2
	if (key != NULL) {
    463e:	2800      	cmp	r0, #0
    4640:	d017      	beq.n	4672 <sal_aes_setup+0x42>
		dec_initialized = false;
    4642:	2200      	movs	r2, #0
    4644:	4b3e      	ldr	r3, [pc, #248]	; (4740 <sal_aes_setup+0x110>)
    4646:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    4648:	3202      	adds	r2, #2
    464a:	4b3e      	ldr	r3, [pc, #248]	; (4744 <sal_aes_setup+0x114>)
    464c:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    464e:	320e      	adds	r2, #14
    4650:	0001      	movs	r1, r0
    4652:	483d      	ldr	r0, [pc, #244]	; (4748 <sal_aes_setup+0x118>)
    4654:	4b3d      	ldr	r3, [pc, #244]	; (474c <sal_aes_setup+0x11c>)
    4656:	4698      	mov	r8, r3
    4658:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    465a:	4f3d      	ldr	r7, [pc, #244]	; (4750 <sal_aes_setup+0x120>)
    465c:	2310      	movs	r3, #16
    465e:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    4660:	1c78      	adds	r0, r7, #1
    4662:	2210      	movs	r2, #16
    4664:	0029      	movs	r1, r5
    4666:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4668:	2211      	movs	r2, #17
    466a:	0039      	movs	r1, r7
    466c:	2083      	movs	r0, #131	; 0x83
    466e:	4b39      	ldr	r3, [pc, #228]	; (4754 <sal_aes_setup+0x124>)
    4670:	4798      	blx	r3
	switch (dir) {
    4672:	2c00      	cmp	r4, #0
    4674:	d003      	beq.n	467e <sal_aes_setup+0x4e>
    4676:	2c01      	cmp	r4, #1
    4678:	d02f      	beq.n	46da <sal_aes_setup+0xaa>
		return false;
    467a:	2000      	movs	r0, #0
    467c:	e01b      	b.n	46b6 <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    467e:	4b31      	ldr	r3, [pc, #196]	; (4744 <sal_aes_setup+0x114>)
    4680:	781b      	ldrb	r3, [r3, #0]
    4682:	2b01      	cmp	r3, #1
    4684:	d01b      	beq.n	46be <sal_aes_setup+0x8e>
	last_dir = dir;
    4686:	4b2f      	ldr	r3, [pc, #188]	; (4744 <sal_aes_setup+0x114>)
    4688:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    468a:	2e00      	cmp	r6, #0
    468c:	d002      	beq.n	4694 <sal_aes_setup+0x64>
		return (false);
    468e:	2000      	movs	r0, #0
	switch (enc_mode) {
    4690:	2e02      	cmp	r6, #2
    4692:	d110      	bne.n	46b6 <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4694:	0136      	lsls	r6, r6, #4
    4696:	2370      	movs	r3, #112	; 0x70
    4698:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    469a:	00e4      	lsls	r4, r4, #3
    469c:	3b68      	subs	r3, #104	; 0x68
    469e:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    46a0:	4334      	orrs	r4, r6
    46a2:	4b2b      	ldr	r3, [pc, #172]	; (4750 <sal_aes_setup+0x120>)
    46a4:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    46a6:	2680      	movs	r6, #128	; 0x80
    46a8:	4276      	negs	r6, r6
    46aa:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    46ac:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    46ae:	2201      	movs	r2, #1
    46b0:	4b29      	ldr	r3, [pc, #164]	; (4758 <sal_aes_setup+0x128>)
    46b2:	701a      	strb	r2, [r3, #0]
	return (true);
    46b4:	2001      	movs	r0, #1
}
    46b6:	b004      	add	sp, #16
    46b8:	bc04      	pop	{r2}
    46ba:	4690      	mov	r8, r2
    46bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    46be:	4d24      	ldr	r5, [pc, #144]	; (4750 <sal_aes_setup+0x120>)
    46c0:	330f      	adds	r3, #15
    46c2:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    46c4:	1c68      	adds	r0, r5, #1
    46c6:	2210      	movs	r2, #16
    46c8:	491f      	ldr	r1, [pc, #124]	; (4748 <sal_aes_setup+0x118>)
    46ca:	4b20      	ldr	r3, [pc, #128]	; (474c <sal_aes_setup+0x11c>)
    46cc:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    46ce:	2211      	movs	r2, #17
    46d0:	0029      	movs	r1, r5
    46d2:	2083      	movs	r0, #131	; 0x83
    46d4:	4b1f      	ldr	r3, [pc, #124]	; (4754 <sal_aes_setup+0x124>)
    46d6:	4798      	blx	r3
    46d8:	e7d5      	b.n	4686 <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    46da:	4b1a      	ldr	r3, [pc, #104]	; (4744 <sal_aes_setup+0x114>)
    46dc:	781b      	ldrb	r3, [r3, #0]
    46de:	2b01      	cmp	r3, #1
    46e0:	d0d1      	beq.n	4686 <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    46e2:	2210      	movs	r2, #16
    46e4:	4b1a      	ldr	r3, [pc, #104]	; (4750 <sal_aes_setup+0x120>)
    46e6:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    46e8:	4b15      	ldr	r3, [pc, #84]	; (4740 <sal_aes_setup+0x110>)
    46ea:	781b      	ldrb	r3, [r3, #0]
    46ec:	2b00      	cmp	r3, #0
    46ee:	d00e      	beq.n	470e <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    46f0:	4d17      	ldr	r5, [pc, #92]	; (4750 <sal_aes_setup+0x120>)
    46f2:	1c68      	adds	r0, r5, #1
    46f4:	2210      	movs	r2, #16
    46f6:	4919      	ldr	r1, [pc, #100]	; (475c <sal_aes_setup+0x12c>)
    46f8:	4b14      	ldr	r3, [pc, #80]	; (474c <sal_aes_setup+0x11c>)
    46fa:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    46fc:	2211      	movs	r2, #17
    46fe:	0029      	movs	r1, r5
    4700:	2083      	movs	r0, #131	; 0x83
    4702:	4b14      	ldr	r3, [pc, #80]	; (4754 <sal_aes_setup+0x124>)
    4704:	4798      	blx	r3
			dec_initialized = true;
    4706:	4b0e      	ldr	r3, [pc, #56]	; (4740 <sal_aes_setup+0x110>)
    4708:	2201      	movs	r2, #1
    470a:	701a      	strb	r2, [r3, #0]
    470c:	e7bb      	b.n	4686 <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    470e:	4d10      	ldr	r5, [pc, #64]	; (4750 <sal_aes_setup+0x120>)
    4710:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    4712:	3380      	adds	r3, #128	; 0x80
    4714:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    4716:	3a0f      	subs	r2, #15
    4718:	4b0f      	ldr	r3, [pc, #60]	; (4758 <sal_aes_setup+0x128>)
    471a:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    471c:	2100      	movs	r1, #0
    471e:	4668      	mov	r0, sp
    4720:	4b0f      	ldr	r3, [pc, #60]	; (4760 <sal_aes_setup+0x130>)
    4722:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4724:	2310      	movs	r3, #16
    4726:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    4728:	2201      	movs	r2, #1
    472a:	0029      	movs	r1, r5
    472c:	2083      	movs	r0, #131	; 0x83
    472e:	4b09      	ldr	r3, [pc, #36]	; (4754 <sal_aes_setup+0x124>)
    4730:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    4732:	2210      	movs	r2, #16
    4734:	4909      	ldr	r1, [pc, #36]	; (475c <sal_aes_setup+0x12c>)
    4736:	2084      	movs	r0, #132	; 0x84
    4738:	4b0a      	ldr	r3, [pc, #40]	; (4764 <sal_aes_setup+0x134>)
    473a:	4798      	blx	r3
    473c:	e7d8      	b.n	46f0 <sal_aes_setup+0xc0>
    473e:	46c0      	nop			; (mov r8, r8)
    4740:	2000087a 	.word	0x2000087a
    4744:	20000009 	.word	0x20000009
    4748:	2000088c 	.word	0x2000088c
    474c:	0000545d 	.word	0x0000545d
    4750:	20000868 	.word	0x20000868
    4754:	00004d2d 	.word	0x00004d2d
    4758:	2000089c 	.word	0x2000089c
    475c:	2000087c 	.word	0x2000087c
    4760:	000045c5 	.word	0x000045c5
    4764:	00004e99 	.word	0x00004e99

00004768 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    4768:	b510      	push	{r4, lr}
    476a:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    476c:	2210      	movs	r2, #16
    476e:	2084      	movs	r0, #132	; 0x84
    4770:	4b01      	ldr	r3, [pc, #4]	; (4778 <sal_aes_read+0x10>)
    4772:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    4774:	bd10      	pop	{r4, pc}
    4776:	46c0      	nop			; (mov r8, r8)
    4778:	00004e99 	.word	0x00004e99

0000477c <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    477c:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    477e:	2201      	movs	r2, #1
    4780:	4b03      	ldr	r3, [pc, #12]	; (4790 <AT86RFX_ISR+0x14>)
    4782:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    4784:	4b03      	ldr	r3, [pc, #12]	; (4794 <AT86RFX_ISR+0x18>)
    4786:	681b      	ldr	r3, [r3, #0]
    4788:	2b00      	cmp	r3, #0
    478a:	d000      	beq.n	478e <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    478c:	4798      	blx	r3
	}
}
    478e:	bd10      	pop	{r4, pc}
    4790:	40001800 	.word	0x40001800
    4794:	200008a0 	.word	0x200008a0

00004798 <trx_spi_init>:

void trx_spi_init(void)
{
    4798:	b530      	push	{r4, r5, lr}
    479a:	b085      	sub	sp, #20
	config->address_enabled = false;
    479c:	4a34      	ldr	r2, [pc, #208]	; (4870 <trx_spi_init+0xd8>)
    479e:	2300      	movs	r3, #0
    47a0:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    47a2:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    47a4:	213f      	movs	r1, #63	; 0x3f
    47a6:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    47a8:	4c32      	ldr	r4, [pc, #200]	; (4874 <trx_spi_init+0xdc>)
    47aa:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    47ac:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    47ae:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    47b0:	2201      	movs	r2, #1
    47b2:	4669      	mov	r1, sp
    47b4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    47b6:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    47b8:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    47ba:	203f      	movs	r0, #63	; 0x3f
    47bc:	4b2e      	ldr	r3, [pc, #184]	; (4878 <trx_spi_init+0xe0>)
    47be:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    47c0:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    47c2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    47c4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    47c6:	2900      	cmp	r1, #0
    47c8:	d104      	bne.n	47d4 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    47ca:	0953      	lsrs	r3, r2, #5
    47cc:	01db      	lsls	r3, r3, #7
    47ce:	492b      	ldr	r1, [pc, #172]	; (487c <trx_spi_init+0xe4>)
    47d0:	468c      	mov	ip, r1
    47d2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    47d4:	211f      	movs	r1, #31
    47d6:	4011      	ands	r1, r2
    47d8:	2201      	movs	r2, #1
    47da:	0010      	movs	r0, r2
    47dc:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    47de:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    47e0:	4c27      	ldr	r4, [pc, #156]	; (4880 <trx_spi_init+0xe8>)
    47e2:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    47e4:	2300      	movs	r3, #0
    47e6:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    47e8:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    47ea:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    47ec:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    47ee:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    47f0:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    47f2:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    47f4:	3223      	adds	r2, #35	; 0x23
    47f6:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    47f8:	0020      	movs	r0, r4
    47fa:	3018      	adds	r0, #24
    47fc:	3a18      	subs	r2, #24
    47fe:	2100      	movs	r1, #0
    4800:	4b20      	ldr	r3, [pc, #128]	; (4884 <trx_spi_init+0xec>)
    4802:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    4804:	2380      	movs	r3, #128	; 0x80
    4806:	025b      	lsls	r3, r3, #9
    4808:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    480a:	4b1f      	ldr	r3, [pc, #124]	; (4888 <trx_spi_init+0xf0>)
    480c:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    480e:	4b1f      	ldr	r3, [pc, #124]	; (488c <trx_spi_init+0xf4>)
    4810:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    4812:	2301      	movs	r3, #1
    4814:	425b      	negs	r3, r3
    4816:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    4818:	4b1d      	ldr	r3, [pc, #116]	; (4890 <trx_spi_init+0xf8>)
    481a:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    481c:	4b1d      	ldr	r3, [pc, #116]	; (4894 <trx_spi_init+0xfc>)
    481e:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    4820:	4d1d      	ldr	r5, [pc, #116]	; (4898 <trx_spi_init+0x100>)
    4822:	0022      	movs	r2, r4
    4824:	491d      	ldr	r1, [pc, #116]	; (489c <trx_spi_init+0x104>)
    4826:	0028      	movs	r0, r5
    4828:	4b1d      	ldr	r3, [pc, #116]	; (48a0 <trx_spi_init+0x108>)
    482a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    482c:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    482e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4830:	2b00      	cmp	r3, #0
    4832:	d1fc      	bne.n	482e <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4834:	6813      	ldr	r3, [r2, #0]
    4836:	2502      	movs	r5, #2
    4838:	432b      	orrs	r3, r5
    483a:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    483c:	ac01      	add	r4, sp, #4
    483e:	0020      	movs	r0, r4
    4840:	4b18      	ldr	r3, [pc, #96]	; (48a4 <trx_spi_init+0x10c>)
    4842:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    4844:	2320      	movs	r3, #32
    4846:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    4848:	2380      	movs	r3, #128	; 0x80
    484a:	039b      	lsls	r3, r3, #14
    484c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    484e:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    4850:	2301      	movs	r3, #1
    4852:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    4854:	2200      	movs	r2, #0
    4856:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    4858:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    485a:	0021      	movs	r1, r4
    485c:	2000      	movs	r0, #0
    485e:	4b12      	ldr	r3, [pc, #72]	; (48a8 <trx_spi_init+0x110>)
    4860:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    4862:	2200      	movs	r2, #0
    4864:	2100      	movs	r1, #0
    4866:	4811      	ldr	r0, [pc, #68]	; (48ac <trx_spi_init+0x114>)
    4868:	4b11      	ldr	r3, [pc, #68]	; (48b0 <trx_spi_init+0x118>)
    486a:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    486c:	b005      	add	sp, #20
    486e:	bd30      	pop	{r4, r5, pc}
    4870:	20002360 	.word	0x20002360
    4874:	20002364 	.word	0x20002364
    4878:	000010d5 	.word	0x000010d5
    487c:	41004400 	.word	0x41004400
    4880:	20002368 	.word	0x20002368
    4884:	0000546f 	.word	0x0000546f
    4888:	004c4b40 	.word	0x004c4b40
    488c:	00530005 	.word	0x00530005
    4890:	003e0005 	.word	0x003e0005
    4894:	00520005 	.word	0x00520005
    4898:	200023a0 	.word	0x200023a0
    489c:	42001800 	.word	0x42001800
    48a0:	000015bd 	.word	0x000015bd
    48a4:	00001049 	.word	0x00001049
    48a8:	0000105d 	.word	0x0000105d
    48ac:	0000477d 	.word	0x0000477d
    48b0:	00000f05 	.word	0x00000f05

000048b4 <PhyReset>:

void PhyReset(void)
{
    48b4:	b570      	push	{r4, r5, r6, lr}
    48b6:	4c08      	ldr	r4, [pc, #32]	; (48d8 <PhyReset+0x24>)
    48b8:	2580      	movs	r5, #128	; 0x80
    48ba:	022d      	lsls	r5, r5, #8
    48bc:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    48be:	2280      	movs	r2, #128	; 0x80
    48c0:	0352      	lsls	r2, r2, #13
    48c2:	4b06      	ldr	r3, [pc, #24]	; (48dc <PhyReset+0x28>)
    48c4:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    48c6:	20a5      	movs	r0, #165	; 0xa5
    48c8:	0040      	lsls	r0, r0, #1
    48ca:	4e05      	ldr	r6, [pc, #20]	; (48e0 <PhyReset+0x2c>)
    48cc:	47b0      	blx	r6
    48ce:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    48d0:	200a      	movs	r0, #10
    48d2:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    48d4:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    48d6:	bd70      	pop	{r4, r5, r6, pc}
    48d8:	41004480 	.word	0x41004480
    48dc:	41004400 	.word	0x41004400
    48e0:	00000d69 	.word	0x00000d69

000048e4 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    48e4:	b570      	push	{r4, r5, r6, lr}
    48e6:	b082      	sub	sp, #8
    48e8:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    48ea:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    48ee:	425a      	negs	r2, r3
    48f0:	4153      	adcs	r3, r2
    48f2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    48f4:	b672      	cpsid	i
    48f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    48fa:	2200      	movs	r2, #0
    48fc:	4b33      	ldr	r3, [pc, #204]	; (49cc <trx_reg_read+0xe8>)
    48fe:	701a      	strb	r2, [r3, #0]
	return flags;
    4900:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4902:	4e33      	ldr	r6, [pc, #204]	; (49d0 <trx_reg_read+0xec>)
    4904:	3201      	adds	r2, #1
    4906:	4933      	ldr	r1, [pc, #204]	; (49d4 <trx_reg_read+0xf0>)
    4908:	0030      	movs	r0, r6
    490a:	4b33      	ldr	r3, [pc, #204]	; (49d8 <trx_reg_read+0xf4>)
    490c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    490e:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4910:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4912:	7e1a      	ldrb	r2, [r3, #24]
    4914:	420a      	tst	r2, r1
    4916:	d0fc      	beq.n	4912 <trx_reg_read+0x2e>
    4918:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    491a:	07d2      	lsls	r2, r2, #31
    491c:	d502      	bpl.n	4924 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    491e:	2280      	movs	r2, #128	; 0x80
    4920:	4315      	orrs	r5, r2
    4922:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4924:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4926:	7e1a      	ldrb	r2, [r3, #24]
    4928:	420a      	tst	r2, r1
    492a:	d0fc      	beq.n	4926 <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    492c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    492e:	7e1a      	ldrb	r2, [r3, #24]
    4930:	420a      	tst	r2, r1
    4932:	d0fc      	beq.n	492e <trx_reg_read+0x4a>
    4934:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4936:	0752      	lsls	r2, r2, #29
    4938:	d50c      	bpl.n	4954 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    493a:	8b5a      	ldrh	r2, [r3, #26]
    493c:	0752      	lsls	r2, r2, #29
    493e:	d501      	bpl.n	4944 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4940:	2204      	movs	r2, #4
    4942:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4944:	4a22      	ldr	r2, [pc, #136]	; (49d0 <trx_reg_read+0xec>)
    4946:	7992      	ldrb	r2, [r2, #6]
    4948:	2a01      	cmp	r2, #1
    494a:	d034      	beq.n	49b6 <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    494c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    494e:	b2d2      	uxtb	r2, r2
    4950:	4922      	ldr	r1, [pc, #136]	; (49dc <trx_reg_read+0xf8>)
    4952:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    4954:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4956:	7e1a      	ldrb	r2, [r3, #24]
    4958:	420a      	tst	r2, r1
    495a:	d0fc      	beq.n	4956 <trx_reg_read+0x72>
    495c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    495e:	07d2      	lsls	r2, r2, #31
    4960:	d501      	bpl.n	4966 <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4962:	2200      	movs	r2, #0
    4964:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4966:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4968:	7e1a      	ldrb	r2, [r3, #24]
    496a:	420a      	tst	r2, r1
    496c:	d0fc      	beq.n	4968 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    496e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4970:	7e1a      	ldrb	r2, [r3, #24]
    4972:	420a      	tst	r2, r1
    4974:	d0fc      	beq.n	4970 <trx_reg_read+0x8c>
    4976:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    4978:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    497a:	0752      	lsls	r2, r2, #29
    497c:	d50a      	bpl.n	4994 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    497e:	8b5a      	ldrh	r2, [r3, #26]
    4980:	0752      	lsls	r2, r2, #29
    4982:	d501      	bpl.n	4988 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4984:	2204      	movs	r2, #4
    4986:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4988:	4a11      	ldr	r2, [pc, #68]	; (49d0 <trx_reg_read+0xec>)
    498a:	7992      	ldrb	r2, [r2, #6]
    498c:	2a01      	cmp	r2, #1
    498e:	d018      	beq.n	49c2 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4990:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4992:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4994:	2200      	movs	r2, #0
    4996:	490f      	ldr	r1, [pc, #60]	; (49d4 <trx_reg_read+0xf0>)
    4998:	480d      	ldr	r0, [pc, #52]	; (49d0 <trx_reg_read+0xec>)
    499a:	4b0f      	ldr	r3, [pc, #60]	; (49d8 <trx_reg_read+0xf4>)
    499c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    499e:	23ff      	movs	r3, #255	; 0xff
    49a0:	4223      	tst	r3, r4
    49a2:	d005      	beq.n	49b0 <trx_reg_read+0xcc>
		cpu_irq_enable();
    49a4:	2201      	movs	r2, #1
    49a6:	4b09      	ldr	r3, [pc, #36]	; (49cc <trx_reg_read+0xe8>)
    49a8:	701a      	strb	r2, [r3, #0]
    49aa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    49ae:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    49b0:	b2e8      	uxtb	r0, r5
}
    49b2:	b002      	add	sp, #8
    49b4:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    49b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    49b8:	05d2      	lsls	r2, r2, #23
    49ba:	0dd2      	lsrs	r2, r2, #23
    49bc:	4907      	ldr	r1, [pc, #28]	; (49dc <trx_reg_read+0xf8>)
    49be:	800a      	strh	r2, [r1, #0]
    49c0:	e7c8      	b.n	4954 <trx_reg_read+0x70>
    49c2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    49c4:	05ed      	lsls	r5, r5, #23
    49c6:	0ded      	lsrs	r5, r5, #23
    49c8:	e7e4      	b.n	4994 <trx_reg_read+0xb0>
    49ca:	46c0      	nop			; (mov r8, r8)
    49cc:	20000008 	.word	0x20000008
    49d0:	200023a0 	.word	0x200023a0
    49d4:	20002364 	.word	0x20002364
    49d8:	00001881 	.word	0x00001881
    49dc:	2000235c 	.word	0x2000235c

000049e0 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    49e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    49e2:	b083      	sub	sp, #12
    49e4:	0006      	movs	r6, r0
    49e6:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    49e8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    49ec:	425a      	negs	r2, r3
    49ee:	4153      	adcs	r3, r2
    49f0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    49f2:	b672      	cpsid	i
    49f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    49f8:	2200      	movs	r2, #0
    49fa:	4b34      	ldr	r3, [pc, #208]	; (4acc <trx_reg_write+0xec>)
    49fc:	701a      	strb	r2, [r3, #0]
	return flags;
    49fe:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4a00:	4f33      	ldr	r7, [pc, #204]	; (4ad0 <trx_reg_write+0xf0>)
    4a02:	3201      	adds	r2, #1
    4a04:	4933      	ldr	r1, [pc, #204]	; (4ad4 <trx_reg_write+0xf4>)
    4a06:	0038      	movs	r0, r7
    4a08:	4b33      	ldr	r3, [pc, #204]	; (4ad8 <trx_reg_write+0xf8>)
    4a0a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4a0c:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4a0e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a10:	7e1a      	ldrb	r2, [r3, #24]
    4a12:	420a      	tst	r2, r1
    4a14:	d0fc      	beq.n	4a10 <trx_reg_write+0x30>
    4a16:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4a18:	07d2      	lsls	r2, r2, #31
    4a1a:	d502      	bpl.n	4a22 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a1c:	22c0      	movs	r2, #192	; 0xc0
    4a1e:	4316      	orrs	r6, r2
    4a20:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4a22:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a24:	7e1a      	ldrb	r2, [r3, #24]
    4a26:	420a      	tst	r2, r1
    4a28:	d0fc      	beq.n	4a24 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a2a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a2c:	7e1a      	ldrb	r2, [r3, #24]
    4a2e:	420a      	tst	r2, r1
    4a30:	d0fc      	beq.n	4a2c <trx_reg_write+0x4c>
    4a32:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4a34:	0752      	lsls	r2, r2, #29
    4a36:	d50c      	bpl.n	4a52 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a38:	8b5a      	ldrh	r2, [r3, #26]
    4a3a:	0752      	lsls	r2, r2, #29
    4a3c:	d501      	bpl.n	4a42 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a3e:	2204      	movs	r2, #4
    4a40:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a42:	4a23      	ldr	r2, [pc, #140]	; (4ad0 <trx_reg_write+0xf0>)
    4a44:	7992      	ldrb	r2, [r2, #6]
    4a46:	2a01      	cmp	r2, #1
    4a48:	d033      	beq.n	4ab2 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a4c:	b2d2      	uxtb	r2, r2
    4a4e:	4923      	ldr	r1, [pc, #140]	; (4adc <trx_reg_write+0xfc>)
    4a50:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    4a52:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a54:	7e1a      	ldrb	r2, [r3, #24]
    4a56:	420a      	tst	r2, r1
    4a58:	d0fc      	beq.n	4a54 <trx_reg_write+0x74>
    4a5a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4a5c:	07d2      	lsls	r2, r2, #31
    4a5e:	d500      	bpl.n	4a62 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a60:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    4a62:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a64:	7e1a      	ldrb	r2, [r3, #24]
    4a66:	420a      	tst	r2, r1
    4a68:	d0fc      	beq.n	4a64 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a6a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a6c:	7e1a      	ldrb	r2, [r3, #24]
    4a6e:	420a      	tst	r2, r1
    4a70:	d0fc      	beq.n	4a6c <trx_reg_write+0x8c>
    4a72:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4a74:	0752      	lsls	r2, r2, #29
    4a76:	d50c      	bpl.n	4a92 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a78:	8b5a      	ldrh	r2, [r3, #26]
    4a7a:	0752      	lsls	r2, r2, #29
    4a7c:	d501      	bpl.n	4a82 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a7e:	2204      	movs	r2, #4
    4a80:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a82:	4a13      	ldr	r2, [pc, #76]	; (4ad0 <trx_reg_write+0xf0>)
    4a84:	7992      	ldrb	r2, [r2, #6]
    4a86:	2a01      	cmp	r2, #1
    4a88:	d019      	beq.n	4abe <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4a8c:	b2db      	uxtb	r3, r3
    4a8e:	4a13      	ldr	r2, [pc, #76]	; (4adc <trx_reg_write+0xfc>)
    4a90:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4a92:	2200      	movs	r2, #0
    4a94:	490f      	ldr	r1, [pc, #60]	; (4ad4 <trx_reg_write+0xf4>)
    4a96:	480e      	ldr	r0, [pc, #56]	; (4ad0 <trx_reg_write+0xf0>)
    4a98:	4b0f      	ldr	r3, [pc, #60]	; (4ad8 <trx_reg_write+0xf8>)
    4a9a:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4a9c:	23ff      	movs	r3, #255	; 0xff
    4a9e:	422b      	tst	r3, r5
    4aa0:	d005      	beq.n	4aae <trx_reg_write+0xce>
		cpu_irq_enable();
    4aa2:	2201      	movs	r2, #1
    4aa4:	4b09      	ldr	r3, [pc, #36]	; (4acc <trx_reg_write+0xec>)
    4aa6:	701a      	strb	r2, [r3, #0]
    4aa8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4aac:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4aae:	b003      	add	sp, #12
    4ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ab4:	05d2      	lsls	r2, r2, #23
    4ab6:	0dd2      	lsrs	r2, r2, #23
    4ab8:	4908      	ldr	r1, [pc, #32]	; (4adc <trx_reg_write+0xfc>)
    4aba:	800a      	strh	r2, [r1, #0]
    4abc:	e7c9      	b.n	4a52 <trx_reg_write+0x72>
    4abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ac0:	05db      	lsls	r3, r3, #23
    4ac2:	0ddb      	lsrs	r3, r3, #23
    4ac4:	4a05      	ldr	r2, [pc, #20]	; (4adc <trx_reg_write+0xfc>)
    4ac6:	8013      	strh	r3, [r2, #0]
    4ac8:	e7e3      	b.n	4a92 <trx_reg_write+0xb2>
    4aca:	46c0      	nop			; (mov r8, r8)
    4acc:	20000008 	.word	0x20000008
    4ad0:	200023a0 	.word	0x200023a0
    4ad4:	20002364 	.word	0x20002364
    4ad8:	00001881 	.word	0x00001881
    4adc:	2000235c 	.word	0x2000235c

00004ae0 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ae2:	46d6      	mov	lr, sl
    4ae4:	464f      	mov	r7, r9
    4ae6:	4646      	mov	r6, r8
    4ae8:	b5c0      	push	{r6, r7, lr}
    4aea:	b082      	sub	sp, #8
    4aec:	0005      	movs	r5, r0
    4aee:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4af0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4af4:	425a      	negs	r2, r3
    4af6:	4153      	adcs	r3, r2
    4af8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4afa:	b672      	cpsid	i
    4afc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4b00:	2200      	movs	r2, #0
    4b02:	4b3e      	ldr	r3, [pc, #248]	; (4bfc <trx_frame_read+0x11c>)
    4b04:	701a      	strb	r2, [r3, #0]
	return flags;
    4b06:	9b01      	ldr	r3, [sp, #4]
    4b08:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4b0a:	4f3d      	ldr	r7, [pc, #244]	; (4c00 <trx_frame_read+0x120>)
    4b0c:	3201      	adds	r2, #1
    4b0e:	493d      	ldr	r1, [pc, #244]	; (4c04 <trx_frame_read+0x124>)
    4b10:	0038      	movs	r0, r7
    4b12:	4b3d      	ldr	r3, [pc, #244]	; (4c08 <trx_frame_read+0x128>)
    4b14:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4b16:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4b18:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b1a:	7e1a      	ldrb	r2, [r3, #24]
    4b1c:	420a      	tst	r2, r1
    4b1e:	d0fc      	beq.n	4b1a <trx_frame_read+0x3a>
    4b20:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4b22:	07d2      	lsls	r2, r2, #31
    4b24:	d501      	bpl.n	4b2a <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b26:	2220      	movs	r2, #32
    4b28:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4b2a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b2c:	7e1a      	ldrb	r2, [r3, #24]
    4b2e:	420a      	tst	r2, r1
    4b30:	d0fc      	beq.n	4b2c <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b32:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b34:	7e1a      	ldrb	r2, [r3, #24]
    4b36:	420a      	tst	r2, r1
    4b38:	d0fc      	beq.n	4b34 <trx_frame_read+0x54>
    4b3a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4b3c:	0752      	lsls	r2, r2, #29
    4b3e:	d50c      	bpl.n	4b5a <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b40:	8b5a      	ldrh	r2, [r3, #26]
    4b42:	0752      	lsls	r2, r2, #29
    4b44:	d501      	bpl.n	4b4a <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b46:	2204      	movs	r2, #4
    4b48:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b4a:	4a2d      	ldr	r2, [pc, #180]	; (4c00 <trx_frame_read+0x120>)
    4b4c:	7992      	ldrb	r2, [r2, #6]
    4b4e:	2a01      	cmp	r2, #1
    4b50:	d013      	beq.n	4b7a <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b54:	b2db      	uxtb	r3, r3
    4b56:	4a2d      	ldr	r2, [pc, #180]	; (4c0c <trx_frame_read+0x12c>)
    4b58:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4b5a:	1e63      	subs	r3, r4, #1
    4b5c:	b2db      	uxtb	r3, r3
    4b5e:	2c00      	cmp	r4, #0
    4b60:	d036      	beq.n	4bd0 <trx_frame_read+0xf0>
    4b62:	3301      	adds	r3, #1
    4b64:	469c      	mov	ip, r3
    4b66:	44ac      	add	ip, r5
    4b68:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    4b6a:	4e25      	ldr	r6, [pc, #148]	; (4c00 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4b6c:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b6e:	2300      	movs	r3, #0
    4b70:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4b72:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4b74:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b76:	46b1      	mov	r9, r6
    4b78:	e00f      	b.n	4b9a <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b7c:	05db      	lsls	r3, r3, #23
    4b7e:	0ddb      	lsrs	r3, r3, #23
    4b80:	4a22      	ldr	r2, [pc, #136]	; (4c0c <trx_frame_read+0x12c>)
    4b82:	8013      	strh	r3, [r2, #0]
    4b84:	e7e9      	b.n	4b5a <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b86:	464a      	mov	r2, r9
    4b88:	7992      	ldrb	r2, [r2, #6]
    4b8a:	2a01      	cmp	r2, #1
    4b8c:	d01c      	beq.n	4bc8 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b8e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4b90:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4b92:	702f      	strb	r7, [r5, #0]
		data++;
    4b94:	3501      	adds	r5, #1
	while (length--) {
    4b96:	4565      	cmp	r5, ip
    4b98:	d01a      	beq.n	4bd0 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4b9a:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b9c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4b9e:	4202      	tst	r2, r0
    4ba0:	d0fc      	beq.n	4b9c <trx_frame_read+0xbc>
    4ba2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4ba4:	4202      	tst	r2, r0
    4ba6:	d001      	beq.n	4bac <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ba8:	4652      	mov	r2, sl
    4baa:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4bac:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4bae:	4222      	tst	r2, r4
    4bb0:	d0fc      	beq.n	4bac <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bb2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4bb4:	420a      	tst	r2, r1
    4bb6:	d0fc      	beq.n	4bb2 <trx_frame_read+0xd2>
    4bb8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4bba:	420a      	tst	r2, r1
    4bbc:	d0e9      	beq.n	4b92 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4bbe:	8b5a      	ldrh	r2, [r3, #26]
    4bc0:	420a      	tst	r2, r1
    4bc2:	d0e0      	beq.n	4b86 <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4bc4:	8359      	strh	r1, [r3, #26]
    4bc6:	e7de      	b.n	4b86 <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4bc8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4bca:	05ff      	lsls	r7, r7, #23
    4bcc:	0dff      	lsrs	r7, r7, #23
    4bce:	e7e0      	b.n	4b92 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4bd0:	2200      	movs	r2, #0
    4bd2:	490c      	ldr	r1, [pc, #48]	; (4c04 <trx_frame_read+0x124>)
    4bd4:	480a      	ldr	r0, [pc, #40]	; (4c00 <trx_frame_read+0x120>)
    4bd6:	4b0c      	ldr	r3, [pc, #48]	; (4c08 <trx_frame_read+0x128>)
    4bd8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4bda:	23ff      	movs	r3, #255	; 0xff
    4bdc:	4642      	mov	r2, r8
    4bde:	4213      	tst	r3, r2
    4be0:	d005      	beq.n	4bee <trx_frame_read+0x10e>
		cpu_irq_enable();
    4be2:	2201      	movs	r2, #1
    4be4:	4b05      	ldr	r3, [pc, #20]	; (4bfc <trx_frame_read+0x11c>)
    4be6:	701a      	strb	r2, [r3, #0]
    4be8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4bec:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4bee:	b002      	add	sp, #8
    4bf0:	bc1c      	pop	{r2, r3, r4}
    4bf2:	4690      	mov	r8, r2
    4bf4:	4699      	mov	r9, r3
    4bf6:	46a2      	mov	sl, r4
    4bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bfa:	46c0      	nop			; (mov r8, r8)
    4bfc:	20000008 	.word	0x20000008
    4c00:	200023a0 	.word	0x200023a0
    4c04:	20002364 	.word	0x20002364
    4c08:	00001881 	.word	0x00001881
    4c0c:	2000235c 	.word	0x2000235c

00004c10 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4c10:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c12:	46c6      	mov	lr, r8
    4c14:	b500      	push	{lr}
    4c16:	b082      	sub	sp, #8
    4c18:	0004      	movs	r4, r0
    4c1a:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4c1c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4c20:	425a      	negs	r2, r3
    4c22:	4153      	adcs	r3, r2
    4c24:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4c26:	b672      	cpsid	i
    4c28:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4c2c:	2200      	movs	r2, #0
    4c2e:	4b3a      	ldr	r3, [pc, #232]	; (4d18 <trx_frame_write+0x108>)
    4c30:	701a      	strb	r2, [r3, #0]
	return flags;
    4c32:	9b01      	ldr	r3, [sp, #4]
    4c34:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4c36:	4f39      	ldr	r7, [pc, #228]	; (4d1c <trx_frame_write+0x10c>)
    4c38:	3201      	adds	r2, #1
    4c3a:	4939      	ldr	r1, [pc, #228]	; (4d20 <trx_frame_write+0x110>)
    4c3c:	0038      	movs	r0, r7
    4c3e:	4b39      	ldr	r3, [pc, #228]	; (4d24 <trx_frame_write+0x114>)
    4c40:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4c42:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4c44:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c46:	7e1a      	ldrb	r2, [r3, #24]
    4c48:	420a      	tst	r2, r1
    4c4a:	d0fc      	beq.n	4c46 <trx_frame_write+0x36>
    4c4c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4c4e:	07d2      	lsls	r2, r2, #31
    4c50:	d501      	bpl.n	4c56 <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c52:	2260      	movs	r2, #96	; 0x60
    4c54:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4c56:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c58:	7e1a      	ldrb	r2, [r3, #24]
    4c5a:	420a      	tst	r2, r1
    4c5c:	d0fc      	beq.n	4c58 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4c5e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c60:	7e1a      	ldrb	r2, [r3, #24]
    4c62:	420a      	tst	r2, r1
    4c64:	d0fc      	beq.n	4c60 <trx_frame_write+0x50>
    4c66:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4c68:	0752      	lsls	r2, r2, #29
    4c6a:	d50c      	bpl.n	4c86 <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c6c:	8b5a      	ldrh	r2, [r3, #26]
    4c6e:	0752      	lsls	r2, r2, #29
    4c70:	d501      	bpl.n	4c76 <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c72:	2204      	movs	r2, #4
    4c74:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c76:	4a29      	ldr	r2, [pc, #164]	; (4d1c <trx_frame_write+0x10c>)
    4c78:	7992      	ldrb	r2, [r2, #6]
    4c7a:	2a01      	cmp	r2, #1
    4c7c:	d00b      	beq.n	4c96 <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c80:	b2d2      	uxtb	r2, r2
    4c82:	4929      	ldr	r1, [pc, #164]	; (4d28 <trx_frame_write+0x118>)
    4c84:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c86:	4a25      	ldr	r2, [pc, #148]	; (4d1c <trx_frame_write+0x10c>)
    4c88:	7992      	ldrb	r2, [r2, #6]
    4c8a:	4694      	mov	ip, r2
    4c8c:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4c8e:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4c90:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4c92:	2404      	movs	r4, #4
    4c94:	e00d      	b.n	4cb2 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c98:	05d2      	lsls	r2, r2, #23
    4c9a:	0dd2      	lsrs	r2, r2, #23
    4c9c:	4922      	ldr	r1, [pc, #136]	; (4d28 <trx_frame_write+0x118>)
    4c9e:	800a      	strh	r2, [r1, #0]
    4ca0:	e7f1      	b.n	4c86 <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ca2:	4662      	mov	r2, ip
    4ca4:	2a01      	cmp	r2, #1
    4ca6:	d01e      	beq.n	4ce6 <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ca8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4caa:	b2d2      	uxtb	r2, r2
    4cac:	4e1e      	ldr	r6, [pc, #120]	; (4d28 <trx_frame_write+0x118>)
    4cae:	8032      	strh	r2, [r6, #0]
    4cb0:	3101      	adds	r1, #1
	while (length--) {
    4cb2:	3d01      	subs	r5, #1
    4cb4:	b2ed      	uxtb	r5, r5
    4cb6:	2dff      	cmp	r5, #255	; 0xff
    4cb8:	d01b      	beq.n	4cf2 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4cba:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4cbc:	423a      	tst	r2, r7
    4cbe:	d0fc      	beq.n	4cba <trx_frame_write+0xaa>
    4cc0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4cc2:	423a      	tst	r2, r7
    4cc4:	d001      	beq.n	4cca <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cc6:	780a      	ldrb	r2, [r1, #0]
    4cc8:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cca:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4ccc:	4202      	tst	r2, r0
    4cce:	d0fc      	beq.n	4cca <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cd0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4cd2:	4222      	tst	r2, r4
    4cd4:	d0fc      	beq.n	4cd0 <trx_frame_write+0xc0>
    4cd6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4cd8:	4222      	tst	r2, r4
    4cda:	d0e9      	beq.n	4cb0 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cdc:	8b5a      	ldrh	r2, [r3, #26]
    4cde:	4222      	tst	r2, r4
    4ce0:	d0df      	beq.n	4ca2 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ce2:	835c      	strh	r4, [r3, #26]
    4ce4:	e7dd      	b.n	4ca2 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ce6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ce8:	05d2      	lsls	r2, r2, #23
    4cea:	0dd2      	lsrs	r2, r2, #23
    4cec:	4e0e      	ldr	r6, [pc, #56]	; (4d28 <trx_frame_write+0x118>)
    4cee:	8032      	strh	r2, [r6, #0]
    4cf0:	e7de      	b.n	4cb0 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4cf2:	2200      	movs	r2, #0
    4cf4:	490a      	ldr	r1, [pc, #40]	; (4d20 <trx_frame_write+0x110>)
    4cf6:	4809      	ldr	r0, [pc, #36]	; (4d1c <trx_frame_write+0x10c>)
    4cf8:	4b0a      	ldr	r3, [pc, #40]	; (4d24 <trx_frame_write+0x114>)
    4cfa:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4cfc:	23ff      	movs	r3, #255	; 0xff
    4cfe:	4642      	mov	r2, r8
    4d00:	4213      	tst	r3, r2
    4d02:	d005      	beq.n	4d10 <trx_frame_write+0x100>
		cpu_irq_enable();
    4d04:	2201      	movs	r2, #1
    4d06:	4b04      	ldr	r3, [pc, #16]	; (4d18 <trx_frame_write+0x108>)
    4d08:	701a      	strb	r2, [r3, #0]
    4d0a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4d0e:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4d10:	b002      	add	sp, #8
    4d12:	bc04      	pop	{r2}
    4d14:	4690      	mov	r8, r2
    4d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d18:	20000008 	.word	0x20000008
    4d1c:	200023a0 	.word	0x200023a0
    4d20:	20002364 	.word	0x20002364
    4d24:	00001881 	.word	0x00001881
    4d28:	2000235c 	.word	0x2000235c

00004d2c <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d2e:	46c6      	mov	lr, r8
    4d30:	b500      	push	{lr}
    4d32:	b082      	sub	sp, #8
    4d34:	0006      	movs	r6, r0
    4d36:	000d      	movs	r5, r1
    4d38:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4d3a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4d3e:	425a      	negs	r2, r3
    4d40:	4153      	adcs	r3, r2
    4d42:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4d44:	b672      	cpsid	i
    4d46:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4d4a:	2200      	movs	r2, #0
    4d4c:	4b4d      	ldr	r3, [pc, #308]	; (4e84 <trx_sram_write+0x158>)
    4d4e:	701a      	strb	r2, [r3, #0]
	return flags;
    4d50:	9b01      	ldr	r3, [sp, #4]
    4d52:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4d54:	4f4c      	ldr	r7, [pc, #304]	; (4e88 <trx_sram_write+0x15c>)
    4d56:	3201      	adds	r2, #1
    4d58:	494c      	ldr	r1, [pc, #304]	; (4e8c <trx_sram_write+0x160>)
    4d5a:	0038      	movs	r0, r7
    4d5c:	4b4c      	ldr	r3, [pc, #304]	; (4e90 <trx_sram_write+0x164>)
    4d5e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4d60:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4d62:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d64:	7e1a      	ldrb	r2, [r3, #24]
    4d66:	420a      	tst	r2, r1
    4d68:	d0fc      	beq.n	4d64 <trx_sram_write+0x38>
    4d6a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d6c:	07d2      	lsls	r2, r2, #31
    4d6e:	d501      	bpl.n	4d74 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d70:	2240      	movs	r2, #64	; 0x40
    4d72:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4d74:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d76:	7e1a      	ldrb	r2, [r3, #24]
    4d78:	420a      	tst	r2, r1
    4d7a:	d0fc      	beq.n	4d76 <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4d7c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d7e:	7e1a      	ldrb	r2, [r3, #24]
    4d80:	420a      	tst	r2, r1
    4d82:	d0fc      	beq.n	4d7e <trx_sram_write+0x52>
    4d84:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d86:	0752      	lsls	r2, r2, #29
    4d88:	d50c      	bpl.n	4da4 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d8a:	8b5a      	ldrh	r2, [r3, #26]
    4d8c:	0752      	lsls	r2, r2, #29
    4d8e:	d501      	bpl.n	4d94 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d90:	2204      	movs	r2, #4
    4d92:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d94:	4a3c      	ldr	r2, [pc, #240]	; (4e88 <trx_sram_write+0x15c>)
    4d96:	7992      	ldrb	r2, [r2, #6]
    4d98:	2a01      	cmp	r2, #1
    4d9a:	d02b      	beq.n	4df4 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d9e:	b2d2      	uxtb	r2, r2
    4da0:	493c      	ldr	r1, [pc, #240]	; (4e94 <trx_sram_write+0x168>)
    4da2:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4da4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4da6:	7e1a      	ldrb	r2, [r3, #24]
    4da8:	420a      	tst	r2, r1
    4daa:	d0fc      	beq.n	4da6 <trx_sram_write+0x7a>
    4dac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4dae:	07d2      	lsls	r2, r2, #31
    4db0:	d500      	bpl.n	4db4 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4db2:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4db4:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4db6:	7e1a      	ldrb	r2, [r3, #24]
    4db8:	420a      	tst	r2, r1
    4dba:	d0fc      	beq.n	4db6 <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4dbc:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4dbe:	7e1a      	ldrb	r2, [r3, #24]
    4dc0:	420a      	tst	r2, r1
    4dc2:	d0fc      	beq.n	4dbe <trx_sram_write+0x92>
    4dc4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4dc6:	0752      	lsls	r2, r2, #29
    4dc8:	d50c      	bpl.n	4de4 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4dca:	8b5a      	ldrh	r2, [r3, #26]
    4dcc:	0752      	lsls	r2, r2, #29
    4dce:	d501      	bpl.n	4dd4 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4dd0:	2204      	movs	r2, #4
    4dd2:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4dd4:	4a2c      	ldr	r2, [pc, #176]	; (4e88 <trx_sram_write+0x15c>)
    4dd6:	7992      	ldrb	r2, [r2, #6]
    4dd8:	2a01      	cmp	r2, #1
    4dda:	d011      	beq.n	4e00 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ddc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4dde:	b2d2      	uxtb	r2, r2
    4de0:	492c      	ldr	r1, [pc, #176]	; (4e94 <trx_sram_write+0x168>)
    4de2:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4de4:	4a28      	ldr	r2, [pc, #160]	; (4e88 <trx_sram_write+0x15c>)
    4de6:	7992      	ldrb	r2, [r2, #6]
    4de8:	4694      	mov	ip, r2
    4dea:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4dec:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4dee:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4df0:	2104      	movs	r1, #4
    4df2:	e013      	b.n	4e1c <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4df4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4df6:	05d2      	lsls	r2, r2, #23
    4df8:	0dd2      	lsrs	r2, r2, #23
    4dfa:	4926      	ldr	r1, [pc, #152]	; (4e94 <trx_sram_write+0x168>)
    4dfc:	800a      	strh	r2, [r1, #0]
    4dfe:	e7d1      	b.n	4da4 <trx_sram_write+0x78>
    4e00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e02:	05d2      	lsls	r2, r2, #23
    4e04:	0dd2      	lsrs	r2, r2, #23
    4e06:	4923      	ldr	r1, [pc, #140]	; (4e94 <trx_sram_write+0x168>)
    4e08:	800a      	strh	r2, [r1, #0]
    4e0a:	e7eb      	b.n	4de4 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e0c:	4662      	mov	r2, ip
    4e0e:	2a01      	cmp	r2, #1
    4e10:	d01e      	beq.n	4e50 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e14:	b2d2      	uxtb	r2, r2
    4e16:	4f1f      	ldr	r7, [pc, #124]	; (4e94 <trx_sram_write+0x168>)
    4e18:	803a      	strh	r2, [r7, #0]
    4e1a:	3001      	adds	r0, #1
	while (length--) {
    4e1c:	3c01      	subs	r4, #1
    4e1e:	b2e4      	uxtb	r4, r4
    4e20:	2cff      	cmp	r4, #255	; 0xff
    4e22:	d01b      	beq.n	4e5c <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e24:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4e26:	4232      	tst	r2, r6
    4e28:	d0fc      	beq.n	4e24 <trx_sram_write+0xf8>
    4e2a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e2c:	4232      	tst	r2, r6
    4e2e:	d001      	beq.n	4e34 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e30:	7802      	ldrb	r2, [r0, #0]
    4e32:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e34:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4e36:	422a      	tst	r2, r5
    4e38:	d0fc      	beq.n	4e34 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e3a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4e3c:	420a      	tst	r2, r1
    4e3e:	d0fc      	beq.n	4e3a <trx_sram_write+0x10e>
    4e40:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e42:	420a      	tst	r2, r1
    4e44:	d0e9      	beq.n	4e1a <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e46:	8b5a      	ldrh	r2, [r3, #26]
    4e48:	420a      	tst	r2, r1
    4e4a:	d0df      	beq.n	4e0c <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e4c:	8359      	strh	r1, [r3, #26]
    4e4e:	e7dd      	b.n	4e0c <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e52:	05d2      	lsls	r2, r2, #23
    4e54:	0dd2      	lsrs	r2, r2, #23
    4e56:	4f0f      	ldr	r7, [pc, #60]	; (4e94 <trx_sram_write+0x168>)
    4e58:	803a      	strh	r2, [r7, #0]
    4e5a:	e7de      	b.n	4e1a <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4e5c:	2200      	movs	r2, #0
    4e5e:	490b      	ldr	r1, [pc, #44]	; (4e8c <trx_sram_write+0x160>)
    4e60:	4809      	ldr	r0, [pc, #36]	; (4e88 <trx_sram_write+0x15c>)
    4e62:	4b0b      	ldr	r3, [pc, #44]	; (4e90 <trx_sram_write+0x164>)
    4e64:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4e66:	23ff      	movs	r3, #255	; 0xff
    4e68:	4642      	mov	r2, r8
    4e6a:	4213      	tst	r3, r2
    4e6c:	d005      	beq.n	4e7a <trx_sram_write+0x14e>
		cpu_irq_enable();
    4e6e:	2201      	movs	r2, #1
    4e70:	4b04      	ldr	r3, [pc, #16]	; (4e84 <trx_sram_write+0x158>)
    4e72:	701a      	strb	r2, [r3, #0]
    4e74:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4e78:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4e7a:	b002      	add	sp, #8
    4e7c:	bc04      	pop	{r2}
    4e7e:	4690      	mov	r8, r2
    4e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e82:	46c0      	nop			; (mov r8, r8)
    4e84:	20000008 	.word	0x20000008
    4e88:	200023a0 	.word	0x200023a0
    4e8c:	20002364 	.word	0x20002364
    4e90:	00001881 	.word	0x00001881
    4e94:	2000235c 	.word	0x2000235c

00004e98 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4e98:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e9a:	46d6      	mov	lr, sl
    4e9c:	464f      	mov	r7, r9
    4e9e:	4646      	mov	r6, r8
    4ea0:	b5c0      	push	{r6, r7, lr}
    4ea2:	b082      	sub	sp, #8
    4ea4:	0004      	movs	r4, r0
    4ea6:	000d      	movs	r5, r1
    4ea8:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4eaa:	2001      	movs	r0, #1
    4eac:	4b56      	ldr	r3, [pc, #344]	; (5008 <trx_sram_read+0x170>)
    4eae:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4eb0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4eb4:	425a      	negs	r2, r3
    4eb6:	4153      	adcs	r3, r2
    4eb8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4eba:	b672      	cpsid	i
    4ebc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4ec0:	2200      	movs	r2, #0
    4ec2:	4b52      	ldr	r3, [pc, #328]	; (500c <trx_sram_read+0x174>)
    4ec4:	701a      	strb	r2, [r3, #0]
	return flags;
    4ec6:	9b01      	ldr	r3, [sp, #4]
    4ec8:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4eca:	4e51      	ldr	r6, [pc, #324]	; (5010 <trx_sram_read+0x178>)
    4ecc:	3201      	adds	r2, #1
    4ece:	4951      	ldr	r1, [pc, #324]	; (5014 <trx_sram_read+0x17c>)
    4ed0:	0030      	movs	r0, r6
    4ed2:	4b51      	ldr	r3, [pc, #324]	; (5018 <trx_sram_read+0x180>)
    4ed4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4ed6:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4ed8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4eda:	7e1a      	ldrb	r2, [r3, #24]
    4edc:	420a      	tst	r2, r1
    4ede:	d0fc      	beq.n	4eda <trx_sram_read+0x42>
    4ee0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4ee2:	07d2      	lsls	r2, r2, #31
    4ee4:	d501      	bpl.n	4eea <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ee6:	2200      	movs	r2, #0
    4ee8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4eea:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4eec:	7e1a      	ldrb	r2, [r3, #24]
    4eee:	420a      	tst	r2, r1
    4ef0:	d0fc      	beq.n	4eec <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ef2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ef4:	7e1a      	ldrb	r2, [r3, #24]
    4ef6:	420a      	tst	r2, r1
    4ef8:	d0fc      	beq.n	4ef4 <trx_sram_read+0x5c>
    4efa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4efc:	0752      	lsls	r2, r2, #29
    4efe:	d50c      	bpl.n	4f1a <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f00:	8b5a      	ldrh	r2, [r3, #26]
    4f02:	0752      	lsls	r2, r2, #29
    4f04:	d501      	bpl.n	4f0a <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f06:	2204      	movs	r2, #4
    4f08:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f0a:	4a41      	ldr	r2, [pc, #260]	; (5010 <trx_sram_read+0x178>)
    4f0c:	7992      	ldrb	r2, [r2, #6]
    4f0e:	2a01      	cmp	r2, #1
    4f10:	d033      	beq.n	4f7a <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f14:	b2d2      	uxtb	r2, r2
    4f16:	4941      	ldr	r1, [pc, #260]	; (501c <trx_sram_read+0x184>)
    4f18:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4f1a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f1c:	7e1a      	ldrb	r2, [r3, #24]
    4f1e:	420a      	tst	r2, r1
    4f20:	d0fc      	beq.n	4f1c <trx_sram_read+0x84>
    4f22:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4f24:	07d2      	lsls	r2, r2, #31
    4f26:	d500      	bpl.n	4f2a <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f28:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4f2a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f2c:	7e1a      	ldrb	r2, [r3, #24]
    4f2e:	420a      	tst	r2, r1
    4f30:	d0fc      	beq.n	4f2c <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4f32:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f34:	7e1a      	ldrb	r2, [r3, #24]
    4f36:	420a      	tst	r2, r1
    4f38:	d0fc      	beq.n	4f34 <trx_sram_read+0x9c>
    4f3a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4f3c:	0752      	lsls	r2, r2, #29
    4f3e:	d50c      	bpl.n	4f5a <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f40:	8b5a      	ldrh	r2, [r3, #26]
    4f42:	0752      	lsls	r2, r2, #29
    4f44:	d501      	bpl.n	4f4a <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f46:	2204      	movs	r2, #4
    4f48:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f4a:	4a31      	ldr	r2, [pc, #196]	; (5010 <trx_sram_read+0x178>)
    4f4c:	7992      	ldrb	r2, [r2, #6]
    4f4e:	2a01      	cmp	r2, #1
    4f50:	d019      	beq.n	4f86 <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f54:	b2db      	uxtb	r3, r3
    4f56:	4a31      	ldr	r2, [pc, #196]	; (501c <trx_sram_read+0x184>)
    4f58:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4f5a:	1e7b      	subs	r3, r7, #1
    4f5c:	b2db      	uxtb	r3, r3
    4f5e:	2f00      	cmp	r7, #0
    4f60:	d03c      	beq.n	4fdc <trx_sram_read+0x144>
    4f62:	3301      	adds	r3, #1
    4f64:	469c      	mov	ip, r3
    4f66:	44ac      	add	ip, r5
    4f68:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f6a:	4e29      	ldr	r6, [pc, #164]	; (5010 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4f6c:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f6e:	2300      	movs	r3, #0
    4f70:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4f72:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4f74:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f76:	46b1      	mov	r9, r6
    4f78:	e015      	b.n	4fa6 <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f7c:	05d2      	lsls	r2, r2, #23
    4f7e:	0dd2      	lsrs	r2, r2, #23
    4f80:	4926      	ldr	r1, [pc, #152]	; (501c <trx_sram_read+0x184>)
    4f82:	800a      	strh	r2, [r1, #0]
    4f84:	e7c9      	b.n	4f1a <trx_sram_read+0x82>
    4f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f88:	05db      	lsls	r3, r3, #23
    4f8a:	0ddb      	lsrs	r3, r3, #23
    4f8c:	4a23      	ldr	r2, [pc, #140]	; (501c <trx_sram_read+0x184>)
    4f8e:	8013      	strh	r3, [r2, #0]
    4f90:	e7e3      	b.n	4f5a <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f92:	464a      	mov	r2, r9
    4f94:	7992      	ldrb	r2, [r2, #6]
    4f96:	2a01      	cmp	r2, #1
    4f98:	d01c      	beq.n	4fd4 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f9a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4f9c:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4f9e:	702f      	strb	r7, [r5, #0]
		data++;
    4fa0:	3501      	adds	r5, #1
	while (length--) {
    4fa2:	4565      	cmp	r5, ip
    4fa4:	d01a      	beq.n	4fdc <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fa6:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4fa8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4faa:	4202      	tst	r2, r0
    4fac:	d0fc      	beq.n	4fa8 <trx_sram_read+0x110>
    4fae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4fb0:	4202      	tst	r2, r0
    4fb2:	d001      	beq.n	4fb8 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4fb4:	4652      	mov	r2, sl
    4fb6:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4fb8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4fba:	4222      	tst	r2, r4
    4fbc:	d0fc      	beq.n	4fb8 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fbe:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4fc0:	420a      	tst	r2, r1
    4fc2:	d0fc      	beq.n	4fbe <trx_sram_read+0x126>
    4fc4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4fc6:	420a      	tst	r2, r1
    4fc8:	d0e9      	beq.n	4f9e <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fca:	8b5a      	ldrh	r2, [r3, #26]
    4fcc:	420a      	tst	r2, r1
    4fce:	d0e0      	beq.n	4f92 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fd0:	8359      	strh	r1, [r3, #26]
    4fd2:	e7de      	b.n	4f92 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4fd4:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4fd6:	05ff      	lsls	r7, r7, #23
    4fd8:	0dff      	lsrs	r7, r7, #23
    4fda:	e7e0      	b.n	4f9e <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4fdc:	2200      	movs	r2, #0
    4fde:	490d      	ldr	r1, [pc, #52]	; (5014 <trx_sram_read+0x17c>)
    4fe0:	480b      	ldr	r0, [pc, #44]	; (5010 <trx_sram_read+0x178>)
    4fe2:	4b0d      	ldr	r3, [pc, #52]	; (5018 <trx_sram_read+0x180>)
    4fe4:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4fe6:	23ff      	movs	r3, #255	; 0xff
    4fe8:	4642      	mov	r2, r8
    4fea:	4213      	tst	r3, r2
    4fec:	d005      	beq.n	4ffa <trx_sram_read+0x162>
		cpu_irq_enable();
    4fee:	2201      	movs	r2, #1
    4ff0:	4b06      	ldr	r3, [pc, #24]	; (500c <trx_sram_read+0x174>)
    4ff2:	701a      	strb	r2, [r3, #0]
    4ff4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4ff8:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4ffa:	b002      	add	sp, #8
    4ffc:	bc1c      	pop	{r2, r3, r4}
    4ffe:	4690      	mov	r8, r2
    5000:	4699      	mov	r9, r3
    5002:	46a2      	mov	sl, r4
    5004:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5006:	46c0      	nop			; (mov r8, r8)
    5008:	00000d69 	.word	0x00000d69
    500c:	20000008 	.word	0x20000008
    5010:	200023a0 	.word	0x200023a0
    5014:	20002364 	.word	0x20002364
    5018:	00001881 	.word	0x00001881
    501c:	2000235c 	.word	0x2000235c

00005020 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    5020:	b5f0      	push	{r4, r5, r6, r7, lr}
    5022:	46d6      	mov	lr, sl
    5024:	464f      	mov	r7, r9
    5026:	4646      	mov	r6, r8
    5028:	b5c0      	push	{r6, r7, lr}
    502a:	0006      	movs	r6, r0
    502c:	468a      	mov	sl, r1
    502e:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    5030:	2001      	movs	r0, #1
    5032:	4b76      	ldr	r3, [pc, #472]	; (520c <trx_aes_wrrd+0x1ec>)
    5034:	4798      	blx	r3

	ENTER_TRX_REGION();
    5036:	2100      	movs	r1, #0
    5038:	2000      	movs	r0, #0
    503a:	4b75      	ldr	r3, [pc, #468]	; (5210 <trx_aes_wrrd+0x1f0>)
    503c:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    503e:	4f75      	ldr	r7, [pc, #468]	; (5214 <trx_aes_wrrd+0x1f4>)
    5040:	2201      	movs	r2, #1
    5042:	4975      	ldr	r1, [pc, #468]	; (5218 <trx_aes_wrrd+0x1f8>)
    5044:	0038      	movs	r0, r7
    5046:	4b75      	ldr	r3, [pc, #468]	; (521c <trx_aes_wrrd+0x1fc>)
    5048:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    504a:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    504c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    504e:	7e1a      	ldrb	r2, [r3, #24]
    5050:	420a      	tst	r2, r1
    5052:	d0fc      	beq.n	504e <trx_aes_wrrd+0x2e>
    5054:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5056:	07d2      	lsls	r2, r2, #31
    5058:	d501      	bpl.n	505e <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    505a:	2240      	movs	r2, #64	; 0x40
    505c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    505e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5060:	7e1a      	ldrb	r2, [r3, #24]
    5062:	420a      	tst	r2, r1
    5064:	d0fc      	beq.n	5060 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5066:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5068:	7e1a      	ldrb	r2, [r3, #24]
    506a:	420a      	tst	r2, r1
    506c:	d0fc      	beq.n	5068 <trx_aes_wrrd+0x48>
    506e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5070:	0752      	lsls	r2, r2, #29
    5072:	d50c      	bpl.n	508e <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5074:	8b5a      	ldrh	r2, [r3, #26]
    5076:	0752      	lsls	r2, r2, #29
    5078:	d501      	bpl.n	507e <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    507a:	2204      	movs	r2, #4
    507c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    507e:	4a65      	ldr	r2, [pc, #404]	; (5214 <trx_aes_wrrd+0x1f4>)
    5080:	7992      	ldrb	r2, [r2, #6]
    5082:	2a01      	cmp	r2, #1
    5084:	d055      	beq.n	5132 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5086:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5088:	b2d2      	uxtb	r2, r2
    508a:	4965      	ldr	r1, [pc, #404]	; (5220 <trx_aes_wrrd+0x200>)
    508c:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    508e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5090:	7e1a      	ldrb	r2, [r3, #24]
    5092:	420a      	tst	r2, r1
    5094:	d0fc      	beq.n	5090 <trx_aes_wrrd+0x70>
    5096:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5098:	07d2      	lsls	r2, r2, #31
    509a:	d500      	bpl.n	509e <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    509c:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    509e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50a0:	7e1a      	ldrb	r2, [r3, #24]
    50a2:	420a      	tst	r2, r1
    50a4:	d0fc      	beq.n	50a0 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    50a6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50a8:	7e1a      	ldrb	r2, [r3, #24]
    50aa:	420a      	tst	r2, r1
    50ac:	d0fc      	beq.n	50a8 <trx_aes_wrrd+0x88>
    50ae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    50b0:	0752      	lsls	r2, r2, #29
    50b2:	d50c      	bpl.n	50ce <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50b4:	8b5a      	ldrh	r2, [r3, #26]
    50b6:	0752      	lsls	r2, r2, #29
    50b8:	d501      	bpl.n	50be <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50ba:	2204      	movs	r2, #4
    50bc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50be:	4a55      	ldr	r2, [pc, #340]	; (5214 <trx_aes_wrrd+0x1f4>)
    50c0:	7992      	ldrb	r2, [r2, #6]
    50c2:	2a01      	cmp	r2, #1
    50c4:	d03b      	beq.n	513e <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    50c8:	b2d2      	uxtb	r2, r2
    50ca:	4955      	ldr	r1, [pc, #340]	; (5220 <trx_aes_wrrd+0x200>)
    50cc:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    50ce:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50d0:	7e1a      	ldrb	r2, [r3, #24]
    50d2:	420a      	tst	r2, r1
    50d4:	d0fc      	beq.n	50d0 <trx_aes_wrrd+0xb0>
    50d6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50d8:	07d2      	lsls	r2, r2, #31
    50da:	d502      	bpl.n	50e2 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50dc:	4652      	mov	r2, sl
    50de:	7812      	ldrb	r2, [r2, #0]
    50e0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    50e2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50e4:	7e1a      	ldrb	r2, [r3, #24]
    50e6:	420a      	tst	r2, r1
    50e8:	d0fc      	beq.n	50e4 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    50ea:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50ec:	7e1a      	ldrb	r2, [r3, #24]
    50ee:	420a      	tst	r2, r1
    50f0:	d0fc      	beq.n	50ec <trx_aes_wrrd+0xcc>
    50f2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    50f4:	0752      	lsls	r2, r2, #29
    50f6:	d50c      	bpl.n	5112 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50f8:	8b5a      	ldrh	r2, [r3, #26]
    50fa:	0752      	lsls	r2, r2, #29
    50fc:	d501      	bpl.n	5102 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50fe:	2204      	movs	r2, #4
    5100:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5102:	4a44      	ldr	r2, [pc, #272]	; (5214 <trx_aes_wrrd+0x1f4>)
    5104:	7992      	ldrb	r2, [r2, #6]
    5106:	2a01      	cmp	r2, #1
    5108:	d01f      	beq.n	514a <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    510a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    510c:	b2db      	uxtb	r3, r3
    510e:	4a44      	ldr	r2, [pc, #272]	; (5220 <trx_aes_wrrd+0x200>)
    5110:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    5112:	2700      	movs	r7, #0
    5114:	2c00      	cmp	r4, #0
    5116:	d043      	beq.n	51a0 <trx_aes_wrrd+0x180>
    5118:	4656      	mov	r6, sl
    511a:	3c01      	subs	r4, #1
    511c:	b2e4      	uxtb	r4, r4
    511e:	3401      	adds	r4, #1
    5120:	44a2      	add	sl, r4
    5122:	46d0      	mov	r8, sl
    5124:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    5126:	4d3b      	ldr	r5, [pc, #236]	; (5214 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    5128:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    512a:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    512c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    512e:	46a9      	mov	r9, r5
    5130:	e01b      	b.n	516a <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5132:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5134:	05d2      	lsls	r2, r2, #23
    5136:	0dd2      	lsrs	r2, r2, #23
    5138:	4939      	ldr	r1, [pc, #228]	; (5220 <trx_aes_wrrd+0x200>)
    513a:	800a      	strh	r2, [r1, #0]
    513c:	e7a7      	b.n	508e <trx_aes_wrrd+0x6e>
    513e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5140:	05d2      	lsls	r2, r2, #23
    5142:	0dd2      	lsrs	r2, r2, #23
    5144:	4936      	ldr	r1, [pc, #216]	; (5220 <trx_aes_wrrd+0x200>)
    5146:	800a      	strh	r2, [r1, #0]
    5148:	e7c1      	b.n	50ce <trx_aes_wrrd+0xae>
    514a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    514c:	05db      	lsls	r3, r3, #23
    514e:	0ddb      	lsrs	r3, r3, #23
    5150:	4a33      	ldr	r2, [pc, #204]	; (5220 <trx_aes_wrrd+0x200>)
    5152:	8013      	strh	r3, [r2, #0]
    5154:	e7dd      	b.n	5112 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5156:	464a      	mov	r2, r9
    5158:	7992      	ldrb	r2, [r2, #6]
    515a:	2a01      	cmp	r2, #1
    515c:	d01c      	beq.n	5198 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    515e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5160:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    5162:	7037      	strb	r7, [r6, #0]
    5164:	3601      	adds	r6, #1
	while (length > 0) {
    5166:	45b0      	cmp	r8, r6
    5168:	d01a      	beq.n	51a0 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    516a:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    516c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    516e:	4202      	tst	r2, r0
    5170:	d0fc      	beq.n	516c <trx_aes_wrrd+0x14c>
    5172:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5174:	4202      	tst	r2, r0
    5176:	d001      	beq.n	517c <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5178:	7872      	ldrb	r2, [r6, #1]
    517a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    517c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    517e:	4222      	tst	r2, r4
    5180:	d0fc      	beq.n	517c <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5182:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5184:	420a      	tst	r2, r1
    5186:	d0fc      	beq.n	5182 <trx_aes_wrrd+0x162>
    5188:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    518a:	420a      	tst	r2, r1
    518c:	d0e9      	beq.n	5162 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    518e:	8b5a      	ldrh	r2, [r3, #26]
    5190:	420a      	tst	r2, r1
    5192:	d0e0      	beq.n	5156 <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5194:	8359      	strh	r1, [r3, #26]
    5196:	e7de      	b.n	5156 <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5198:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    519a:	05ff      	lsls	r7, r7, #23
    519c:	0dff      	lsrs	r7, r7, #23
    519e:	e7e0      	b.n	5162 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    51a0:	4b1c      	ldr	r3, [pc, #112]	; (5214 <trx_aes_wrrd+0x1f4>)
    51a2:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    51a4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    51a6:	7e1a      	ldrb	r2, [r3, #24]
    51a8:	420a      	tst	r2, r1
    51aa:	d0fc      	beq.n	51a6 <trx_aes_wrrd+0x186>
    51ac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    51ae:	07d2      	lsls	r2, r2, #31
    51b0:	d501      	bpl.n	51b6 <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    51b2:	2200      	movs	r2, #0
    51b4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    51b6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    51b8:	7e1a      	ldrb	r2, [r3, #24]
    51ba:	420a      	tst	r2, r1
    51bc:	d0fc      	beq.n	51b8 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    51be:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    51c0:	7e1a      	ldrb	r2, [r3, #24]
    51c2:	420a      	tst	r2, r1
    51c4:	d0fc      	beq.n	51c0 <trx_aes_wrrd+0x1a0>
    51c6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    51c8:	0752      	lsls	r2, r2, #29
    51ca:	d50a      	bpl.n	51e2 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    51cc:	8b5a      	ldrh	r2, [r3, #26]
    51ce:	0752      	lsls	r2, r2, #29
    51d0:	d501      	bpl.n	51d6 <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    51d2:	2204      	movs	r2, #4
    51d4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51d6:	4a0f      	ldr	r2, [pc, #60]	; (5214 <trx_aes_wrrd+0x1f4>)
    51d8:	7992      	ldrb	r2, [r2, #6]
    51da:	2a01      	cmp	r2, #1
    51dc:	d011      	beq.n	5202 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    51de:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    51e0:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    51e2:	4653      	mov	r3, sl
    51e4:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    51e6:	2200      	movs	r2, #0
    51e8:	490b      	ldr	r1, [pc, #44]	; (5218 <trx_aes_wrrd+0x1f8>)
    51ea:	480a      	ldr	r0, [pc, #40]	; (5214 <trx_aes_wrrd+0x1f4>)
    51ec:	4b0b      	ldr	r3, [pc, #44]	; (521c <trx_aes_wrrd+0x1fc>)
    51ee:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    51f0:	2100      	movs	r1, #0
    51f2:	2000      	movs	r0, #0
    51f4:	4b0b      	ldr	r3, [pc, #44]	; (5224 <trx_aes_wrrd+0x204>)
    51f6:	4798      	blx	r3
}
    51f8:	bc1c      	pop	{r2, r3, r4}
    51fa:	4690      	mov	r8, r2
    51fc:	4699      	mov	r9, r3
    51fe:	46a2      	mov	sl, r4
    5200:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5202:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5204:	05ff      	lsls	r7, r7, #23
    5206:	0dff      	lsrs	r7, r7, #23
    5208:	e7eb      	b.n	51e2 <trx_aes_wrrd+0x1c2>
    520a:	46c0      	nop			; (mov r8, r8)
    520c:	00000d69 	.word	0x00000d69
    5210:	00000f51 	.word	0x00000f51
    5214:	200023a0 	.word	0x200023a0
    5218:	20002364 	.word	0x20002364
    521c:	00001881 	.word	0x00001881
    5220:	2000235c 	.word	0x2000235c
    5224:	00000f31 	.word	0x00000f31

00005228 <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    5228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    522a:	4b1c      	ldr	r3, [pc, #112]	; (529c <setup+0x74>)
    522c:	4798      	blx	r3
	delay_init();
    522e:	4b1c      	ldr	r3, [pc, #112]	; (52a0 <setup+0x78>)
    5230:	4798      	blx	r3
	SYS_Init();	
    5232:	4b1c      	ldr	r3, [pc, #112]	; (52a4 <setup+0x7c>)
    5234:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    5236:	4b1c      	ldr	r3, [pc, #112]	; (52a8 <setup+0x80>)
    5238:	4798      	blx	r3
	artist_scheduler_tc_configure();
    523a:	4b1c      	ldr	r3, [pc, #112]	; (52ac <setup+0x84>)
    523c:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    523e:	4b1c      	ldr	r3, [pc, #112]	; (52b0 <setup+0x88>)
    5240:	4798      	blx	r3
	artist_init_maze(); 
    5242:	4b1c      	ldr	r3, [pc, #112]	; (52b4 <setup+0x8c>)
    5244:	4798      	blx	r3

	cpu_irq_enable();
    5246:	4e1c      	ldr	r6, [pc, #112]	; (52b8 <setup+0x90>)
    5248:	2701      	movs	r7, #1
    524a:	7037      	strb	r7, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    524c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    5250:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    5252:	4c1a      	ldr	r4, [pc, #104]	; (52bc <setup+0x94>)
    5254:	220f      	movs	r2, #15
    5256:	211c      	movs	r1, #28
    5258:	0020      	movs	r0, r4
    525a:	4d19      	ldr	r5, [pc, #100]	; (52c0 <setup+0x98>)
    525c:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    525e:	0020      	movs	r0, r4
    5260:	3810      	subs	r0, #16
    5262:	220f      	movs	r2, #15
    5264:	210d      	movs	r1, #13
    5266:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    5268:	0020      	movs	r0, r4
    526a:	3808      	subs	r0, #8
    526c:	220f      	movs	r2, #15
    526e:	2117      	movs	r1, #23
    5270:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    5272:	4b14      	ldr	r3, [pc, #80]	; (52c4 <setup+0x9c>)
    5274:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    5276:	3c4c      	subs	r4, #76	; 0x4c
    5278:	0020      	movs	r0, r4
    527a:	4b13      	ldr	r3, [pc, #76]	; (52c8 <setup+0xa0>)
    527c:	4798      	blx	r3
	cpu_irq_enable();
    527e:	7037      	strb	r7, [r6, #0]
    5280:	f3bf 8f5f 	dmb	sy
    5284:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    5286:	2205      	movs	r2, #5
    5288:	4910      	ldr	r1, [pc, #64]	; (52cc <setup+0xa4>)
    528a:	0020      	movs	r0, r4
    528c:	4b10      	ldr	r3, [pc, #64]	; (52d0 <setup+0xa8>)
    528e:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    5290:	4b10      	ldr	r3, [pc, #64]	; (52d4 <setup+0xac>)
    5292:	4798      	blx	r3
	
	printf("front node setup complete\n"); 
    5294:	4810      	ldr	r0, [pc, #64]	; (52d8 <setup+0xb0>)
    5296:	4b11      	ldr	r3, [pc, #68]	; (52dc <setup+0xb4>)
    5298:	4798      	blx	r3
	
}
    529a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    529c:	00002849 	.word	0x00002849
    52a0:	00000d29 	.word	0x00000d29
    52a4:	00004259 	.word	0x00004259
    52a8:	00000a1d 	.word	0x00000a1d
    52ac:	00000bed 	.word	0x00000bed
    52b0:	00000cd9 	.word	0x00000cd9
    52b4:	00000115 	.word	0x00000115
    52b8:	20000008 	.word	0x20000008
    52bc:	20000988 	.word	0x20000988
    52c0:	000006d5 	.word	0x000006d5
    52c4:	000006e5 	.word	0x000006e5
    52c8:	00000ab1 	.word	0x00000ab1
    52cc:	20002200 	.word	0x20002200
    52d0:	00001e15 	.word	0x00001e15
    52d4:	00000651 	.word	0x00000651
    52d8:	0000ac1c 	.word	0x0000ac1c
    52dc:	00005e7d 	.word	0x00005e7d

000052e0 <loop>:
/************************************************************************/
/*                                                                      */
/************************************************************************/
void loop(void) {
    52e0:	b510      	push	{r4, lr}
	
	SYS_TaskHandler();  
    52e2:	4b04      	ldr	r3, [pc, #16]	; (52f4 <loop+0x14>)
    52e4:	4798      	blx	r3
	
	
	usart_read_buffer_job( &(artist_front.usart_instance),
    52e6:	2205      	movs	r2, #5
    52e8:	4903      	ldr	r1, [pc, #12]	; (52f8 <loop+0x18>)
    52ea:	4804      	ldr	r0, [pc, #16]	; (52fc <loop+0x1c>)
    52ec:	4b04      	ldr	r3, [pc, #16]	; (5300 <loop+0x20>)
    52ee:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
}
    52f0:	bd10      	pop	{r4, pc}
    52f2:	46c0      	nop			; (mov r8, r8)
    52f4:	0000427d 	.word	0x0000427d
    52f8:	20002200 	.word	0x20002200
    52fc:	2000093c 	.word	0x2000093c
    5300:	00001e15 	.word	0x00001e15

00005304 <main>:
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    5304:	b510      	push	{r4, lr}
	setup();
    5306:	4b02      	ldr	r3, [pc, #8]	; (5310 <main+0xc>)
    5308:	4798      	blx	r3

	while(true) loop();
    530a:	4c02      	ldr	r4, [pc, #8]	; (5314 <main+0x10>)
    530c:	47a0      	blx	r4
    530e:	e7fd      	b.n	530c <main+0x8>
    5310:	00005229 	.word	0x00005229
    5314:	000052e1 	.word	0x000052e1

00005318 <common_tc_delay>:
    5318:	b510      	push	{r4, lr}
    531a:	1c04      	adds	r4, r0, #0
    531c:	4b13      	ldr	r3, [pc, #76]	; (536c <common_tc_delay+0x54>)
    531e:	4798      	blx	r3
    5320:	4b13      	ldr	r3, [pc, #76]	; (5370 <common_tc_delay+0x58>)
    5322:	781a      	ldrb	r2, [r3, #0]
    5324:	4362      	muls	r2, r4
    5326:	1881      	adds	r1, r0, r2
    5328:	4b12      	ldr	r3, [pc, #72]	; (5374 <common_tc_delay+0x5c>)
    532a:	6059      	str	r1, [r3, #4]
    532c:	6859      	ldr	r1, [r3, #4]
    532e:	0c09      	lsrs	r1, r1, #16
    5330:	6059      	str	r1, [r3, #4]
    5332:	685b      	ldr	r3, [r3, #4]
    5334:	2b00      	cmp	r3, #0
    5336:	d007      	beq.n	5348 <common_tc_delay+0x30>
    5338:	4b0e      	ldr	r3, [pc, #56]	; (5374 <common_tc_delay+0x5c>)
    533a:	6859      	ldr	r1, [r3, #4]
    533c:	3201      	adds	r2, #1
    533e:	1880      	adds	r0, r0, r2
    5340:	8118      	strh	r0, [r3, #8]
    5342:	4b0d      	ldr	r3, [pc, #52]	; (5378 <common_tc_delay+0x60>)
    5344:	4798      	blx	r3
    5346:	e004      	b.n	5352 <common_tc_delay+0x3a>
    5348:	1882      	adds	r2, r0, r2
    534a:	4b0a      	ldr	r3, [pc, #40]	; (5374 <common_tc_delay+0x5c>)
    534c:	811a      	strh	r2, [r3, #8]
    534e:	4b0b      	ldr	r3, [pc, #44]	; (537c <common_tc_delay+0x64>)
    5350:	4798      	blx	r3
    5352:	4b08      	ldr	r3, [pc, #32]	; (5374 <common_tc_delay+0x5c>)
    5354:	891b      	ldrh	r3, [r3, #8]
    5356:	2b63      	cmp	r3, #99	; 0x63
    5358:	d802      	bhi.n	5360 <common_tc_delay+0x48>
    535a:	3364      	adds	r3, #100	; 0x64
    535c:	4a05      	ldr	r2, [pc, #20]	; (5374 <common_tc_delay+0x5c>)
    535e:	8113      	strh	r3, [r2, #8]
    5360:	4b04      	ldr	r3, [pc, #16]	; (5374 <common_tc_delay+0x5c>)
    5362:	8918      	ldrh	r0, [r3, #8]
    5364:	4b06      	ldr	r3, [pc, #24]	; (5380 <common_tc_delay+0x68>)
    5366:	4798      	blx	r3
    5368:	bd10      	pop	{r4, pc}
    536a:	46c0      	nop			; (mov r8, r8)
    536c:	00004451 	.word	0x00004451
    5370:	200023ac 	.word	0x200023ac
    5374:	200008a4 	.word	0x200008a4
    5378:	00004465 	.word	0x00004465
    537c:	00004479 	.word	0x00004479
    5380:	000044b5 	.word	0x000044b5

00005384 <common_tc_init>:
    5384:	b508      	push	{r3, lr}
    5386:	2200      	movs	r2, #0
    5388:	4b03      	ldr	r3, [pc, #12]	; (5398 <common_tc_init+0x14>)
    538a:	701a      	strb	r2, [r3, #0]
    538c:	4b03      	ldr	r3, [pc, #12]	; (539c <common_tc_init+0x18>)
    538e:	4798      	blx	r3
    5390:	4b03      	ldr	r3, [pc, #12]	; (53a0 <common_tc_init+0x1c>)
    5392:	7018      	strb	r0, [r3, #0]
    5394:	bd08      	pop	{r3, pc}
    5396:	46c0      	nop			; (mov r8, r8)
    5398:	200008a4 	.word	0x200008a4
    539c:	000044cd 	.word	0x000044cd
    53a0:	200023ac 	.word	0x200023ac

000053a4 <tmr_ovf_callback>:
    53a4:	b508      	push	{r3, lr}
    53a6:	4b0e      	ldr	r3, [pc, #56]	; (53e0 <tmr_ovf_callback+0x3c>)
    53a8:	685b      	ldr	r3, [r3, #4]
    53aa:	2b00      	cmp	r3, #0
    53ac:	d007      	beq.n	53be <tmr_ovf_callback+0x1a>
    53ae:	4a0c      	ldr	r2, [pc, #48]	; (53e0 <tmr_ovf_callback+0x3c>)
    53b0:	6853      	ldr	r3, [r2, #4]
    53b2:	3b01      	subs	r3, #1
    53b4:	6053      	str	r3, [r2, #4]
    53b6:	2b00      	cmp	r3, #0
    53b8:	d101      	bne.n	53be <tmr_ovf_callback+0x1a>
    53ba:	4b0a      	ldr	r3, [pc, #40]	; (53e4 <tmr_ovf_callback+0x40>)
    53bc:	4798      	blx	r3
    53be:	4a08      	ldr	r2, [pc, #32]	; (53e0 <tmr_ovf_callback+0x3c>)
    53c0:	7813      	ldrb	r3, [r2, #0]
    53c2:	3301      	adds	r3, #1
    53c4:	b2db      	uxtb	r3, r3
    53c6:	7013      	strb	r3, [r2, #0]
    53c8:	4a07      	ldr	r2, [pc, #28]	; (53e8 <tmr_ovf_callback+0x44>)
    53ca:	7812      	ldrb	r2, [r2, #0]
    53cc:	429a      	cmp	r2, r3
    53ce:	d806      	bhi.n	53de <tmr_ovf_callback+0x3a>
    53d0:	4b03      	ldr	r3, [pc, #12]	; (53e0 <tmr_ovf_callback+0x3c>)
    53d2:	2200      	movs	r2, #0
    53d4:	701a      	strb	r2, [r3, #0]
    53d6:	68db      	ldr	r3, [r3, #12]
    53d8:	2b00      	cmp	r3, #0
    53da:	d000      	beq.n	53de <tmr_ovf_callback+0x3a>
    53dc:	4798      	blx	r3
    53de:	bd08      	pop	{r3, pc}
    53e0:	200008a4 	.word	0x200008a4
    53e4:	00004479 	.word	0x00004479
    53e8:	200023ac 	.word	0x200023ac

000053ec <tmr_cca_callback>:
    53ec:	b508      	push	{r3, lr}
    53ee:	4b04      	ldr	r3, [pc, #16]	; (5400 <tmr_cca_callback+0x14>)
    53f0:	4798      	blx	r3
    53f2:	4b04      	ldr	r3, [pc, #16]	; (5404 <tmr_cca_callback+0x18>)
    53f4:	691b      	ldr	r3, [r3, #16]
    53f6:	2b00      	cmp	r3, #0
    53f8:	d000      	beq.n	53fc <tmr_cca_callback+0x10>
    53fa:	4798      	blx	r3
    53fc:	bd08      	pop	{r3, pc}
    53fe:	46c0      	nop			; (mov r8, r8)
    5400:	00004465 	.word	0x00004465
    5404:	200008a4 	.word	0x200008a4

00005408 <set_common_tc_expiry_callback>:
    5408:	4b01      	ldr	r3, [pc, #4]	; (5410 <set_common_tc_expiry_callback+0x8>)
    540a:	6118      	str	r0, [r3, #16]
    540c:	4770      	bx	lr
    540e:	46c0      	nop			; (mov r8, r8)
    5410:	200008a4 	.word	0x200008a4

00005414 <__libc_init_array>:
    5414:	b570      	push	{r4, r5, r6, lr}
    5416:	2600      	movs	r6, #0
    5418:	4d0c      	ldr	r5, [pc, #48]	; (544c <__libc_init_array+0x38>)
    541a:	4c0d      	ldr	r4, [pc, #52]	; (5450 <__libc_init_array+0x3c>)
    541c:	1b64      	subs	r4, r4, r5
    541e:	10a4      	asrs	r4, r4, #2
    5420:	42a6      	cmp	r6, r4
    5422:	d109      	bne.n	5438 <__libc_init_array+0x24>
    5424:	2600      	movs	r6, #0
    5426:	f005 fe07 	bl	b038 <_init>
    542a:	4d0a      	ldr	r5, [pc, #40]	; (5454 <__libc_init_array+0x40>)
    542c:	4c0a      	ldr	r4, [pc, #40]	; (5458 <__libc_init_array+0x44>)
    542e:	1b64      	subs	r4, r4, r5
    5430:	10a4      	asrs	r4, r4, #2
    5432:	42a6      	cmp	r6, r4
    5434:	d105      	bne.n	5442 <__libc_init_array+0x2e>
    5436:	bd70      	pop	{r4, r5, r6, pc}
    5438:	00b3      	lsls	r3, r6, #2
    543a:	58eb      	ldr	r3, [r5, r3]
    543c:	4798      	blx	r3
    543e:	3601      	adds	r6, #1
    5440:	e7ee      	b.n	5420 <__libc_init_array+0xc>
    5442:	00b3      	lsls	r3, r6, #2
    5444:	58eb      	ldr	r3, [r5, r3]
    5446:	4798      	blx	r3
    5448:	3601      	adds	r6, #1
    544a:	e7f2      	b.n	5432 <__libc_init_array+0x1e>
    544c:	0000b044 	.word	0x0000b044
    5450:	0000b044 	.word	0x0000b044
    5454:	0000b044 	.word	0x0000b044
    5458:	0000b048 	.word	0x0000b048

0000545c <memcpy>:
    545c:	2300      	movs	r3, #0
    545e:	b510      	push	{r4, lr}
    5460:	429a      	cmp	r2, r3
    5462:	d100      	bne.n	5466 <memcpy+0xa>
    5464:	bd10      	pop	{r4, pc}
    5466:	5ccc      	ldrb	r4, [r1, r3]
    5468:	54c4      	strb	r4, [r0, r3]
    546a:	3301      	adds	r3, #1
    546c:	e7f8      	b.n	5460 <memcpy+0x4>

0000546e <memset>:
    546e:	0003      	movs	r3, r0
    5470:	1882      	adds	r2, r0, r2
    5472:	4293      	cmp	r3, r2
    5474:	d100      	bne.n	5478 <memset+0xa>
    5476:	4770      	bx	lr
    5478:	7019      	strb	r1, [r3, #0]
    547a:	3301      	adds	r3, #1
    547c:	e7f9      	b.n	5472 <memset+0x4>

0000547e <__cvt>:
    547e:	b5f0      	push	{r4, r5, r6, r7, lr}
    5480:	b08b      	sub	sp, #44	; 0x2c
    5482:	0014      	movs	r4, r2
    5484:	1e1d      	subs	r5, r3, #0
    5486:	9912      	ldr	r1, [sp, #72]	; 0x48
    5488:	da53      	bge.n	5532 <__cvt+0xb4>
    548a:	2480      	movs	r4, #128	; 0x80
    548c:	0624      	lsls	r4, r4, #24
    548e:	191b      	adds	r3, r3, r4
    5490:	001d      	movs	r5, r3
    5492:	0014      	movs	r4, r2
    5494:	232d      	movs	r3, #45	; 0x2d
    5496:	700b      	strb	r3, [r1, #0]
    5498:	2320      	movs	r3, #32
    549a:	9e14      	ldr	r6, [sp, #80]	; 0x50
    549c:	2203      	movs	r2, #3
    549e:	439e      	bics	r6, r3
    54a0:	2e46      	cmp	r6, #70	; 0x46
    54a2:	d007      	beq.n	54b4 <__cvt+0x36>
    54a4:	0033      	movs	r3, r6
    54a6:	3b45      	subs	r3, #69	; 0x45
    54a8:	4259      	negs	r1, r3
    54aa:	414b      	adcs	r3, r1
    54ac:	9910      	ldr	r1, [sp, #64]	; 0x40
    54ae:	3a01      	subs	r2, #1
    54b0:	18cb      	adds	r3, r1, r3
    54b2:	9310      	str	r3, [sp, #64]	; 0x40
    54b4:	ab09      	add	r3, sp, #36	; 0x24
    54b6:	9304      	str	r3, [sp, #16]
    54b8:	ab08      	add	r3, sp, #32
    54ba:	9303      	str	r3, [sp, #12]
    54bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    54be:	9200      	str	r2, [sp, #0]
    54c0:	9302      	str	r3, [sp, #8]
    54c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    54c4:	0022      	movs	r2, r4
    54c6:	9301      	str	r3, [sp, #4]
    54c8:	002b      	movs	r3, r5
    54ca:	f000 ff2b 	bl	6324 <_dtoa_r>
    54ce:	0007      	movs	r7, r0
    54d0:	2e47      	cmp	r6, #71	; 0x47
    54d2:	d102      	bne.n	54da <__cvt+0x5c>
    54d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    54d6:	07db      	lsls	r3, r3, #31
    54d8:	d524      	bpl.n	5524 <__cvt+0xa6>
    54da:	9b10      	ldr	r3, [sp, #64]	; 0x40
    54dc:	18fb      	adds	r3, r7, r3
    54de:	9307      	str	r3, [sp, #28]
    54e0:	2e46      	cmp	r6, #70	; 0x46
    54e2:	d114      	bne.n	550e <__cvt+0x90>
    54e4:	783b      	ldrb	r3, [r7, #0]
    54e6:	2b30      	cmp	r3, #48	; 0x30
    54e8:	d10c      	bne.n	5504 <__cvt+0x86>
    54ea:	2200      	movs	r2, #0
    54ec:	2300      	movs	r3, #0
    54ee:	0020      	movs	r0, r4
    54f0:	0029      	movs	r1, r5
    54f2:	f002 fea7 	bl	8244 <__aeabi_dcmpeq>
    54f6:	2800      	cmp	r0, #0
    54f8:	d104      	bne.n	5504 <__cvt+0x86>
    54fa:	2301      	movs	r3, #1
    54fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    54fe:	1a9b      	subs	r3, r3, r2
    5500:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5502:	6013      	str	r3, [r2, #0]
    5504:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5506:	9a07      	ldr	r2, [sp, #28]
    5508:	681b      	ldr	r3, [r3, #0]
    550a:	18d3      	adds	r3, r2, r3
    550c:	9307      	str	r3, [sp, #28]
    550e:	2200      	movs	r2, #0
    5510:	2300      	movs	r3, #0
    5512:	0020      	movs	r0, r4
    5514:	0029      	movs	r1, r5
    5516:	f002 fe95 	bl	8244 <__aeabi_dcmpeq>
    551a:	2230      	movs	r2, #48	; 0x30
    551c:	2800      	cmp	r0, #0
    551e:	d00d      	beq.n	553c <__cvt+0xbe>
    5520:	9b07      	ldr	r3, [sp, #28]
    5522:	9309      	str	r3, [sp, #36]	; 0x24
    5524:	0038      	movs	r0, r7
    5526:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5528:	9a15      	ldr	r2, [sp, #84]	; 0x54
    552a:	1bdb      	subs	r3, r3, r7
    552c:	6013      	str	r3, [r2, #0]
    552e:	b00b      	add	sp, #44	; 0x2c
    5530:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5532:	2300      	movs	r3, #0
    5534:	e7af      	b.n	5496 <__cvt+0x18>
    5536:	1c59      	adds	r1, r3, #1
    5538:	9109      	str	r1, [sp, #36]	; 0x24
    553a:	701a      	strb	r2, [r3, #0]
    553c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    553e:	9907      	ldr	r1, [sp, #28]
    5540:	4299      	cmp	r1, r3
    5542:	d8f8      	bhi.n	5536 <__cvt+0xb8>
    5544:	e7ee      	b.n	5524 <__cvt+0xa6>

00005546 <__exponent>:
    5546:	b5f0      	push	{r4, r5, r6, r7, lr}
    5548:	232b      	movs	r3, #43	; 0x2b
    554a:	b085      	sub	sp, #20
    554c:	0007      	movs	r7, r0
    554e:	000c      	movs	r4, r1
    5550:	7002      	strb	r2, [r0, #0]
    5552:	1c86      	adds	r6, r0, #2
    5554:	2900      	cmp	r1, #0
    5556:	da01      	bge.n	555c <__exponent+0x16>
    5558:	232d      	movs	r3, #45	; 0x2d
    555a:	424c      	negs	r4, r1
    555c:	707b      	strb	r3, [r7, #1]
    555e:	2c09      	cmp	r4, #9
    5560:	dd23      	ble.n	55aa <__exponent+0x64>
    5562:	ab02      	add	r3, sp, #8
    5564:	1ddd      	adds	r5, r3, #7
    5566:	1e6b      	subs	r3, r5, #1
    5568:	0020      	movs	r0, r4
    556a:	210a      	movs	r1, #10
    556c:	9301      	str	r3, [sp, #4]
    556e:	f002 fe53 	bl	8218 <__aeabi_idivmod>
    5572:	1e6b      	subs	r3, r5, #1
    5574:	3130      	adds	r1, #48	; 0x30
    5576:	7019      	strb	r1, [r3, #0]
    5578:	0020      	movs	r0, r4
    557a:	210a      	movs	r1, #10
    557c:	f002 fd66 	bl	804c <__divsi3>
    5580:	0004      	movs	r4, r0
    5582:	2809      	cmp	r0, #9
    5584:	dc0a      	bgt.n	559c <__exponent+0x56>
    5586:	3d02      	subs	r5, #2
    5588:	3430      	adds	r4, #48	; 0x30
    558a:	702c      	strb	r4, [r5, #0]
    558c:	ab02      	add	r3, sp, #8
    558e:	3307      	adds	r3, #7
    5590:	0030      	movs	r0, r6
    5592:	42ab      	cmp	r3, r5
    5594:	d804      	bhi.n	55a0 <__exponent+0x5a>
    5596:	1bc0      	subs	r0, r0, r7
    5598:	b005      	add	sp, #20
    559a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    559c:	9d01      	ldr	r5, [sp, #4]
    559e:	e7e2      	b.n	5566 <__exponent+0x20>
    55a0:	782b      	ldrb	r3, [r5, #0]
    55a2:	3501      	adds	r5, #1
    55a4:	7033      	strb	r3, [r6, #0]
    55a6:	3601      	adds	r6, #1
    55a8:	e7f0      	b.n	558c <__exponent+0x46>
    55aa:	2330      	movs	r3, #48	; 0x30
    55ac:	18e4      	adds	r4, r4, r3
    55ae:	7033      	strb	r3, [r6, #0]
    55b0:	1cb0      	adds	r0, r6, #2
    55b2:	7074      	strb	r4, [r6, #1]
    55b4:	e7ef      	b.n	5596 <__exponent+0x50>
	...

000055b8 <_printf_float>:
    55b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    55ba:	b095      	sub	sp, #84	; 0x54
    55bc:	000c      	movs	r4, r1
    55be:	920a      	str	r2, [sp, #40]	; 0x28
    55c0:	930b      	str	r3, [sp, #44]	; 0x2c
    55c2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    55c4:	9009      	str	r0, [sp, #36]	; 0x24
    55c6:	f001 fe23 	bl	7210 <_localeconv_r>
    55ca:	6803      	ldr	r3, [r0, #0]
    55cc:	0018      	movs	r0, r3
    55ce:	930d      	str	r3, [sp, #52]	; 0x34
    55d0:	f000 fd50 	bl	6074 <strlen>
    55d4:	2300      	movs	r3, #0
    55d6:	9312      	str	r3, [sp, #72]	; 0x48
    55d8:	6823      	ldr	r3, [r4, #0]
    55da:	900e      	str	r0, [sp, #56]	; 0x38
    55dc:	930c      	str	r3, [sp, #48]	; 0x30
    55de:	990c      	ldr	r1, [sp, #48]	; 0x30
    55e0:	7e27      	ldrb	r7, [r4, #24]
    55e2:	682b      	ldr	r3, [r5, #0]
    55e4:	2207      	movs	r2, #7
    55e6:	05c9      	lsls	r1, r1, #23
    55e8:	d547      	bpl.n	567a <_printf_float+0xc2>
    55ea:	189b      	adds	r3, r3, r2
    55ec:	4393      	bics	r3, r2
    55ee:	001a      	movs	r2, r3
    55f0:	3208      	adds	r2, #8
    55f2:	602a      	str	r2, [r5, #0]
    55f4:	681a      	ldr	r2, [r3, #0]
    55f6:	685b      	ldr	r3, [r3, #4]
    55f8:	64a2      	str	r2, [r4, #72]	; 0x48
    55fa:	64e3      	str	r3, [r4, #76]	; 0x4c
    55fc:	2201      	movs	r2, #1
    55fe:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    5600:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    5602:	006b      	lsls	r3, r5, #1
    5604:	085b      	lsrs	r3, r3, #1
    5606:	930f      	str	r3, [sp, #60]	; 0x3c
    5608:	4252      	negs	r2, r2
    560a:	4ba7      	ldr	r3, [pc, #668]	; (58a8 <_printf_float+0x2f0>)
    560c:	0030      	movs	r0, r6
    560e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5610:	f005 f876 	bl	a700 <__aeabi_dcmpun>
    5614:	2800      	cmp	r0, #0
    5616:	d000      	beq.n	561a <_printf_float+0x62>
    5618:	e206      	b.n	5a28 <_printf_float+0x470>
    561a:	2201      	movs	r2, #1
    561c:	4ba2      	ldr	r3, [pc, #648]	; (58a8 <_printf_float+0x2f0>)
    561e:	4252      	negs	r2, r2
    5620:	0030      	movs	r0, r6
    5622:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5624:	f002 fe1e 	bl	8264 <__aeabi_dcmple>
    5628:	2800      	cmp	r0, #0
    562a:	d000      	beq.n	562e <_printf_float+0x76>
    562c:	e1fc      	b.n	5a28 <_printf_float+0x470>
    562e:	2200      	movs	r2, #0
    5630:	2300      	movs	r3, #0
    5632:	0030      	movs	r0, r6
    5634:	0029      	movs	r1, r5
    5636:	f002 fe0b 	bl	8250 <__aeabi_dcmplt>
    563a:	2800      	cmp	r0, #0
    563c:	d003      	beq.n	5646 <_printf_float+0x8e>
    563e:	0023      	movs	r3, r4
    5640:	222d      	movs	r2, #45	; 0x2d
    5642:	3343      	adds	r3, #67	; 0x43
    5644:	701a      	strb	r2, [r3, #0]
    5646:	4d99      	ldr	r5, [pc, #612]	; (58ac <_printf_float+0x2f4>)
    5648:	2f47      	cmp	r7, #71	; 0x47
    564a:	d800      	bhi.n	564e <_printf_float+0x96>
    564c:	4d98      	ldr	r5, [pc, #608]	; (58b0 <_printf_float+0x2f8>)
    564e:	2303      	movs	r3, #3
    5650:	2600      	movs	r6, #0
    5652:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5654:	6123      	str	r3, [r4, #16]
    5656:	3301      	adds	r3, #1
    5658:	439a      	bics	r2, r3
    565a:	6022      	str	r2, [r4, #0]
    565c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    565e:	aa13      	add	r2, sp, #76	; 0x4c
    5660:	9300      	str	r3, [sp, #0]
    5662:	0021      	movs	r1, r4
    5664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5666:	9809      	ldr	r0, [sp, #36]	; 0x24
    5668:	f000 f9f2 	bl	5a50 <_printf_common>
    566c:	1c43      	adds	r3, r0, #1
    566e:	d000      	beq.n	5672 <_printf_float+0xba>
    5670:	e09c      	b.n	57ac <_printf_float+0x1f4>
    5672:	2001      	movs	r0, #1
    5674:	4240      	negs	r0, r0
    5676:	b015      	add	sp, #84	; 0x54
    5678:	bdf0      	pop	{r4, r5, r6, r7, pc}
    567a:	3307      	adds	r3, #7
    567c:	e7b6      	b.n	55ec <_printf_float+0x34>
    567e:	2380      	movs	r3, #128	; 0x80
    5680:	6862      	ldr	r2, [r4, #4]
    5682:	00db      	lsls	r3, r3, #3
    5684:	1c51      	adds	r1, r2, #1
    5686:	d145      	bne.n	5714 <_printf_float+0x15c>
    5688:	3207      	adds	r2, #7
    568a:	6062      	str	r2, [r4, #4]
    568c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    568e:	2100      	movs	r1, #0
    5690:	4313      	orrs	r3, r2
    5692:	aa12      	add	r2, sp, #72	; 0x48
    5694:	9205      	str	r2, [sp, #20]
    5696:	aa11      	add	r2, sp, #68	; 0x44
    5698:	9203      	str	r2, [sp, #12]
    569a:	2223      	movs	r2, #35	; 0x23
    569c:	6023      	str	r3, [r4, #0]
    569e:	9106      	str	r1, [sp, #24]
    56a0:	9301      	str	r3, [sp, #4]
    56a2:	a908      	add	r1, sp, #32
    56a4:	6863      	ldr	r3, [r4, #4]
    56a6:	1852      	adds	r2, r2, r1
    56a8:	9202      	str	r2, [sp, #8]
    56aa:	9300      	str	r3, [sp, #0]
    56ac:	0032      	movs	r2, r6
    56ae:	002b      	movs	r3, r5
    56b0:	9704      	str	r7, [sp, #16]
    56b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    56b4:	f7ff fee3 	bl	547e <__cvt>
    56b8:	2320      	movs	r3, #32
    56ba:	003a      	movs	r2, r7
    56bc:	0005      	movs	r5, r0
    56be:	439a      	bics	r2, r3
    56c0:	2a47      	cmp	r2, #71	; 0x47
    56c2:	d107      	bne.n	56d4 <_printf_float+0x11c>
    56c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    56c6:	1cda      	adds	r2, r3, #3
    56c8:	db02      	blt.n	56d0 <_printf_float+0x118>
    56ca:	6862      	ldr	r2, [r4, #4]
    56cc:	4293      	cmp	r3, r2
    56ce:	dd5b      	ble.n	5788 <_printf_float+0x1d0>
    56d0:	3f02      	subs	r7, #2
    56d2:	b2ff      	uxtb	r7, r7
    56d4:	9911      	ldr	r1, [sp, #68]	; 0x44
    56d6:	2f65      	cmp	r7, #101	; 0x65
    56d8:	d83b      	bhi.n	5752 <_printf_float+0x19a>
    56da:	0020      	movs	r0, r4
    56dc:	3901      	subs	r1, #1
    56de:	003a      	movs	r2, r7
    56e0:	3050      	adds	r0, #80	; 0x50
    56e2:	9111      	str	r1, [sp, #68]	; 0x44
    56e4:	f7ff ff2f 	bl	5546 <__exponent>
    56e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    56ea:	0006      	movs	r6, r0
    56ec:	1883      	adds	r3, r0, r2
    56ee:	6123      	str	r3, [r4, #16]
    56f0:	2a01      	cmp	r2, #1
    56f2:	dc02      	bgt.n	56fa <_printf_float+0x142>
    56f4:	6822      	ldr	r2, [r4, #0]
    56f6:	07d2      	lsls	r2, r2, #31
    56f8:	d501      	bpl.n	56fe <_printf_float+0x146>
    56fa:	3301      	adds	r3, #1
    56fc:	6123      	str	r3, [r4, #16]
    56fe:	2323      	movs	r3, #35	; 0x23
    5700:	aa08      	add	r2, sp, #32
    5702:	189b      	adds	r3, r3, r2
    5704:	781b      	ldrb	r3, [r3, #0]
    5706:	2b00      	cmp	r3, #0
    5708:	d0a8      	beq.n	565c <_printf_float+0xa4>
    570a:	0023      	movs	r3, r4
    570c:	222d      	movs	r2, #45	; 0x2d
    570e:	3343      	adds	r3, #67	; 0x43
    5710:	701a      	strb	r2, [r3, #0]
    5712:	e7a3      	b.n	565c <_printf_float+0xa4>
    5714:	2f67      	cmp	r7, #103	; 0x67
    5716:	d001      	beq.n	571c <_printf_float+0x164>
    5718:	2f47      	cmp	r7, #71	; 0x47
    571a:	d1b7      	bne.n	568c <_printf_float+0xd4>
    571c:	2a00      	cmp	r2, #0
    571e:	d016      	beq.n	574e <_printf_float+0x196>
    5720:	990c      	ldr	r1, [sp, #48]	; 0x30
    5722:	a808      	add	r0, sp, #32
    5724:	430b      	orrs	r3, r1
    5726:	2100      	movs	r1, #0
    5728:	9106      	str	r1, [sp, #24]
    572a:	a912      	add	r1, sp, #72	; 0x48
    572c:	9105      	str	r1, [sp, #20]
    572e:	a911      	add	r1, sp, #68	; 0x44
    5730:	9103      	str	r1, [sp, #12]
    5732:	2123      	movs	r1, #35	; 0x23
    5734:	1809      	adds	r1, r1, r0
    5736:	6023      	str	r3, [r4, #0]
    5738:	9301      	str	r3, [sp, #4]
    573a:	9200      	str	r2, [sp, #0]
    573c:	002b      	movs	r3, r5
    573e:	9704      	str	r7, [sp, #16]
    5740:	9102      	str	r1, [sp, #8]
    5742:	0032      	movs	r2, r6
    5744:	9809      	ldr	r0, [sp, #36]	; 0x24
    5746:	f7ff fe9a 	bl	547e <__cvt>
    574a:	0005      	movs	r5, r0
    574c:	e7ba      	b.n	56c4 <_printf_float+0x10c>
    574e:	2201      	movs	r2, #1
    5750:	e79b      	b.n	568a <_printf_float+0xd2>
    5752:	2f66      	cmp	r7, #102	; 0x66
    5754:	d119      	bne.n	578a <_printf_float+0x1d2>
    5756:	6863      	ldr	r3, [r4, #4]
    5758:	2900      	cmp	r1, #0
    575a:	dd0c      	ble.n	5776 <_printf_float+0x1be>
    575c:	6121      	str	r1, [r4, #16]
    575e:	2b00      	cmp	r3, #0
    5760:	d102      	bne.n	5768 <_printf_float+0x1b0>
    5762:	6822      	ldr	r2, [r4, #0]
    5764:	07d2      	lsls	r2, r2, #31
    5766:	d502      	bpl.n	576e <_printf_float+0x1b6>
    5768:	3301      	adds	r3, #1
    576a:	185b      	adds	r3, r3, r1
    576c:	6123      	str	r3, [r4, #16]
    576e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5770:	2600      	movs	r6, #0
    5772:	65a3      	str	r3, [r4, #88]	; 0x58
    5774:	e7c3      	b.n	56fe <_printf_float+0x146>
    5776:	2b00      	cmp	r3, #0
    5778:	d103      	bne.n	5782 <_printf_float+0x1ca>
    577a:	2201      	movs	r2, #1
    577c:	6821      	ldr	r1, [r4, #0]
    577e:	4211      	tst	r1, r2
    5780:	d000      	beq.n	5784 <_printf_float+0x1cc>
    5782:	1c9a      	adds	r2, r3, #2
    5784:	6122      	str	r2, [r4, #16]
    5786:	e7f2      	b.n	576e <_printf_float+0x1b6>
    5788:	2767      	movs	r7, #103	; 0x67
    578a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    578c:	9812      	ldr	r0, [sp, #72]	; 0x48
    578e:	4283      	cmp	r3, r0
    5790:	db05      	blt.n	579e <_printf_float+0x1e6>
    5792:	6822      	ldr	r2, [r4, #0]
    5794:	6123      	str	r3, [r4, #16]
    5796:	07d2      	lsls	r2, r2, #31
    5798:	d5e9      	bpl.n	576e <_printf_float+0x1b6>
    579a:	3301      	adds	r3, #1
    579c:	e7e6      	b.n	576c <_printf_float+0x1b4>
    579e:	2201      	movs	r2, #1
    57a0:	2b00      	cmp	r3, #0
    57a2:	dc01      	bgt.n	57a8 <_printf_float+0x1f0>
    57a4:	1892      	adds	r2, r2, r2
    57a6:	1ad2      	subs	r2, r2, r3
    57a8:	1812      	adds	r2, r2, r0
    57aa:	e7eb      	b.n	5784 <_printf_float+0x1cc>
    57ac:	6822      	ldr	r2, [r4, #0]
    57ae:	0553      	lsls	r3, r2, #21
    57b0:	d408      	bmi.n	57c4 <_printf_float+0x20c>
    57b2:	6923      	ldr	r3, [r4, #16]
    57b4:	002a      	movs	r2, r5
    57b6:	990a      	ldr	r1, [sp, #40]	; 0x28
    57b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    57ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    57bc:	47a8      	blx	r5
    57be:	1c43      	adds	r3, r0, #1
    57c0:	d129      	bne.n	5816 <_printf_float+0x25e>
    57c2:	e756      	b.n	5672 <_printf_float+0xba>
    57c4:	2f65      	cmp	r7, #101	; 0x65
    57c6:	d800      	bhi.n	57ca <_printf_float+0x212>
    57c8:	e0dc      	b.n	5984 <_printf_float+0x3cc>
    57ca:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    57cc:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    57ce:	2200      	movs	r2, #0
    57d0:	2300      	movs	r3, #0
    57d2:	f002 fd37 	bl	8244 <__aeabi_dcmpeq>
    57d6:	2800      	cmp	r0, #0
    57d8:	d035      	beq.n	5846 <_printf_float+0x28e>
    57da:	2301      	movs	r3, #1
    57dc:	4a35      	ldr	r2, [pc, #212]	; (58b4 <_printf_float+0x2fc>)
    57de:	990a      	ldr	r1, [sp, #40]	; 0x28
    57e0:	9809      	ldr	r0, [sp, #36]	; 0x24
    57e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    57e4:	47a8      	blx	r5
    57e6:	1c43      	adds	r3, r0, #1
    57e8:	d100      	bne.n	57ec <_printf_float+0x234>
    57ea:	e742      	b.n	5672 <_printf_float+0xba>
    57ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
    57f0:	4293      	cmp	r3, r2
    57f2:	db02      	blt.n	57fa <_printf_float+0x242>
    57f4:	6823      	ldr	r3, [r4, #0]
    57f6:	07db      	lsls	r3, r3, #31
    57f8:	d50d      	bpl.n	5816 <_printf_float+0x25e>
    57fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    57fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    57fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5800:	990a      	ldr	r1, [sp, #40]	; 0x28
    5802:	9809      	ldr	r0, [sp, #36]	; 0x24
    5804:	47a8      	blx	r5
    5806:	2500      	movs	r5, #0
    5808:	1c43      	adds	r3, r0, #1
    580a:	d100      	bne.n	580e <_printf_float+0x256>
    580c:	e731      	b.n	5672 <_printf_float+0xba>
    580e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5810:	3b01      	subs	r3, #1
    5812:	429d      	cmp	r5, r3
    5814:	db0b      	blt.n	582e <_printf_float+0x276>
    5816:	6823      	ldr	r3, [r4, #0]
    5818:	2500      	movs	r5, #0
    581a:	079b      	lsls	r3, r3, #30
    581c:	d500      	bpl.n	5820 <_printf_float+0x268>
    581e:	e0fd      	b.n	5a1c <_printf_float+0x464>
    5820:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5822:	68e0      	ldr	r0, [r4, #12]
    5824:	4298      	cmp	r0, r3
    5826:	db00      	blt.n	582a <_printf_float+0x272>
    5828:	e725      	b.n	5676 <_printf_float+0xbe>
    582a:	0018      	movs	r0, r3
    582c:	e723      	b.n	5676 <_printf_float+0xbe>
    582e:	0022      	movs	r2, r4
    5830:	2301      	movs	r3, #1
    5832:	321a      	adds	r2, #26
    5834:	990a      	ldr	r1, [sp, #40]	; 0x28
    5836:	9809      	ldr	r0, [sp, #36]	; 0x24
    5838:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    583a:	47b0      	blx	r6
    583c:	1c43      	adds	r3, r0, #1
    583e:	d100      	bne.n	5842 <_printf_float+0x28a>
    5840:	e717      	b.n	5672 <_printf_float+0xba>
    5842:	3501      	adds	r5, #1
    5844:	e7e3      	b.n	580e <_printf_float+0x256>
    5846:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5848:	2b00      	cmp	r3, #0
    584a:	dc35      	bgt.n	58b8 <_printf_float+0x300>
    584c:	2301      	movs	r3, #1
    584e:	4a19      	ldr	r2, [pc, #100]	; (58b4 <_printf_float+0x2fc>)
    5850:	990a      	ldr	r1, [sp, #40]	; 0x28
    5852:	9809      	ldr	r0, [sp, #36]	; 0x24
    5854:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5856:	47b0      	blx	r6
    5858:	1c43      	adds	r3, r0, #1
    585a:	d100      	bne.n	585e <_printf_float+0x2a6>
    585c:	e709      	b.n	5672 <_printf_float+0xba>
    585e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5860:	2b00      	cmp	r3, #0
    5862:	d105      	bne.n	5870 <_printf_float+0x2b8>
    5864:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5866:	2b00      	cmp	r3, #0
    5868:	d102      	bne.n	5870 <_printf_float+0x2b8>
    586a:	6823      	ldr	r3, [r4, #0]
    586c:	07db      	lsls	r3, r3, #31
    586e:	d5d2      	bpl.n	5816 <_printf_float+0x25e>
    5870:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5874:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5876:	990a      	ldr	r1, [sp, #40]	; 0x28
    5878:	9809      	ldr	r0, [sp, #36]	; 0x24
    587a:	47b0      	blx	r6
    587c:	2600      	movs	r6, #0
    587e:	1c43      	adds	r3, r0, #1
    5880:	d100      	bne.n	5884 <_printf_float+0x2cc>
    5882:	e6f6      	b.n	5672 <_printf_float+0xba>
    5884:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5886:	425b      	negs	r3, r3
    5888:	429e      	cmp	r6, r3
    588a:	db01      	blt.n	5890 <_printf_float+0x2d8>
    588c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    588e:	e791      	b.n	57b4 <_printf_float+0x1fc>
    5890:	0022      	movs	r2, r4
    5892:	2301      	movs	r3, #1
    5894:	321a      	adds	r2, #26
    5896:	990a      	ldr	r1, [sp, #40]	; 0x28
    5898:	9809      	ldr	r0, [sp, #36]	; 0x24
    589a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    589c:	47b8      	blx	r7
    589e:	1c43      	adds	r3, r0, #1
    58a0:	d100      	bne.n	58a4 <_printf_float+0x2ec>
    58a2:	e6e6      	b.n	5672 <_printf_float+0xba>
    58a4:	3601      	adds	r6, #1
    58a6:	e7ed      	b.n	5884 <_printf_float+0x2cc>
    58a8:	7fefffff 	.word	0x7fefffff
    58ac:	0000ac40 	.word	0x0000ac40
    58b0:	0000ac3c 	.word	0x0000ac3c
    58b4:	0000ac4c 	.word	0x0000ac4c
    58b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
    58ba:	9e12      	ldr	r6, [sp, #72]	; 0x48
    58bc:	429e      	cmp	r6, r3
    58be:	dd00      	ble.n	58c2 <_printf_float+0x30a>
    58c0:	001e      	movs	r6, r3
    58c2:	2e00      	cmp	r6, #0
    58c4:	dc35      	bgt.n	5932 <_printf_float+0x37a>
    58c6:	2300      	movs	r3, #0
    58c8:	930c      	str	r3, [sp, #48]	; 0x30
    58ca:	43f3      	mvns	r3, r6
    58cc:	17db      	asrs	r3, r3, #31
    58ce:	930f      	str	r3, [sp, #60]	; 0x3c
    58d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    58d2:	6da7      	ldr	r7, [r4, #88]	; 0x58
    58d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    58d6:	4033      	ands	r3, r6
    58d8:	1afb      	subs	r3, r7, r3
    58da:	429a      	cmp	r2, r3
    58dc:	db32      	blt.n	5944 <_printf_float+0x38c>
    58de:	9b11      	ldr	r3, [sp, #68]	; 0x44
    58e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    58e2:	4293      	cmp	r3, r2
    58e4:	db3c      	blt.n	5960 <_printf_float+0x3a8>
    58e6:	6823      	ldr	r3, [r4, #0]
    58e8:	07db      	lsls	r3, r3, #31
    58ea:	d439      	bmi.n	5960 <_printf_float+0x3a8>
    58ec:	9e12      	ldr	r6, [sp, #72]	; 0x48
    58ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
    58f0:	1bf3      	subs	r3, r6, r7
    58f2:	1ab6      	subs	r6, r6, r2
    58f4:	429e      	cmp	r6, r3
    58f6:	dd00      	ble.n	58fa <_printf_float+0x342>
    58f8:	001e      	movs	r6, r3
    58fa:	2e00      	cmp	r6, #0
    58fc:	dc39      	bgt.n	5972 <_printf_float+0x3ba>
    58fe:	43f7      	mvns	r7, r6
    5900:	2500      	movs	r5, #0
    5902:	17fb      	asrs	r3, r7, #31
    5904:	930c      	str	r3, [sp, #48]	; 0x30
    5906:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5908:	9b12      	ldr	r3, [sp, #72]	; 0x48
    590a:	990c      	ldr	r1, [sp, #48]	; 0x30
    590c:	1a9b      	subs	r3, r3, r2
    590e:	0032      	movs	r2, r6
    5910:	400a      	ands	r2, r1
    5912:	1a9b      	subs	r3, r3, r2
    5914:	429d      	cmp	r5, r3
    5916:	db00      	blt.n	591a <_printf_float+0x362>
    5918:	e77d      	b.n	5816 <_printf_float+0x25e>
    591a:	0022      	movs	r2, r4
    591c:	2301      	movs	r3, #1
    591e:	321a      	adds	r2, #26
    5920:	990a      	ldr	r1, [sp, #40]	; 0x28
    5922:	9809      	ldr	r0, [sp, #36]	; 0x24
    5924:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5926:	47b8      	blx	r7
    5928:	1c43      	adds	r3, r0, #1
    592a:	d100      	bne.n	592e <_printf_float+0x376>
    592c:	e6a1      	b.n	5672 <_printf_float+0xba>
    592e:	3501      	adds	r5, #1
    5930:	e7e9      	b.n	5906 <_printf_float+0x34e>
    5932:	0033      	movs	r3, r6
    5934:	002a      	movs	r2, r5
    5936:	990a      	ldr	r1, [sp, #40]	; 0x28
    5938:	9809      	ldr	r0, [sp, #36]	; 0x24
    593a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    593c:	47b8      	blx	r7
    593e:	1c43      	adds	r3, r0, #1
    5940:	d1c1      	bne.n	58c6 <_printf_float+0x30e>
    5942:	e696      	b.n	5672 <_printf_float+0xba>
    5944:	0022      	movs	r2, r4
    5946:	2301      	movs	r3, #1
    5948:	321a      	adds	r2, #26
    594a:	990a      	ldr	r1, [sp, #40]	; 0x28
    594c:	9809      	ldr	r0, [sp, #36]	; 0x24
    594e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5950:	47b8      	blx	r7
    5952:	1c43      	adds	r3, r0, #1
    5954:	d100      	bne.n	5958 <_printf_float+0x3a0>
    5956:	e68c      	b.n	5672 <_printf_float+0xba>
    5958:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    595a:	3301      	adds	r3, #1
    595c:	930c      	str	r3, [sp, #48]	; 0x30
    595e:	e7b7      	b.n	58d0 <_printf_float+0x318>
    5960:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5962:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5964:	990a      	ldr	r1, [sp, #40]	; 0x28
    5966:	9809      	ldr	r0, [sp, #36]	; 0x24
    5968:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    596a:	47b0      	blx	r6
    596c:	1c43      	adds	r3, r0, #1
    596e:	d1bd      	bne.n	58ec <_printf_float+0x334>
    5970:	e67f      	b.n	5672 <_printf_float+0xba>
    5972:	19ea      	adds	r2, r5, r7
    5974:	0033      	movs	r3, r6
    5976:	990a      	ldr	r1, [sp, #40]	; 0x28
    5978:	9809      	ldr	r0, [sp, #36]	; 0x24
    597a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    597c:	47a8      	blx	r5
    597e:	1c43      	adds	r3, r0, #1
    5980:	d1bd      	bne.n	58fe <_printf_float+0x346>
    5982:	e676      	b.n	5672 <_printf_float+0xba>
    5984:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5986:	2b01      	cmp	r3, #1
    5988:	dc02      	bgt.n	5990 <_printf_float+0x3d8>
    598a:	2301      	movs	r3, #1
    598c:	421a      	tst	r2, r3
    598e:	d038      	beq.n	5a02 <_printf_float+0x44a>
    5990:	2301      	movs	r3, #1
    5992:	002a      	movs	r2, r5
    5994:	990a      	ldr	r1, [sp, #40]	; 0x28
    5996:	9809      	ldr	r0, [sp, #36]	; 0x24
    5998:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    599a:	47b8      	blx	r7
    599c:	1c43      	adds	r3, r0, #1
    599e:	d100      	bne.n	59a2 <_printf_float+0x3ea>
    59a0:	e667      	b.n	5672 <_printf_float+0xba>
    59a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    59a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    59a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    59a8:	9809      	ldr	r0, [sp, #36]	; 0x24
    59aa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59ac:	47b8      	blx	r7
    59ae:	1c43      	adds	r3, r0, #1
    59b0:	d100      	bne.n	59b4 <_printf_float+0x3fc>
    59b2:	e65e      	b.n	5672 <_printf_float+0xba>
    59b4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    59b6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    59b8:	2200      	movs	r2, #0
    59ba:	2300      	movs	r3, #0
    59bc:	f002 fc42 	bl	8244 <__aeabi_dcmpeq>
    59c0:	2800      	cmp	r0, #0
    59c2:	d008      	beq.n	59d6 <_printf_float+0x41e>
    59c4:	2500      	movs	r5, #0
    59c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    59c8:	3b01      	subs	r3, #1
    59ca:	429d      	cmp	r5, r3
    59cc:	db0d      	blt.n	59ea <_printf_float+0x432>
    59ce:	0022      	movs	r2, r4
    59d0:	0033      	movs	r3, r6
    59d2:	3250      	adds	r2, #80	; 0x50
    59d4:	e6ef      	b.n	57b6 <_printf_float+0x1fe>
    59d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    59d8:	1c6a      	adds	r2, r5, #1
    59da:	3b01      	subs	r3, #1
    59dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    59de:	9809      	ldr	r0, [sp, #36]	; 0x24
    59e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    59e2:	47a8      	blx	r5
    59e4:	1c43      	adds	r3, r0, #1
    59e6:	d1f2      	bne.n	59ce <_printf_float+0x416>
    59e8:	e643      	b.n	5672 <_printf_float+0xba>
    59ea:	0022      	movs	r2, r4
    59ec:	2301      	movs	r3, #1
    59ee:	321a      	adds	r2, #26
    59f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    59f2:	9809      	ldr	r0, [sp, #36]	; 0x24
    59f4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59f6:	47b8      	blx	r7
    59f8:	1c43      	adds	r3, r0, #1
    59fa:	d100      	bne.n	59fe <_printf_float+0x446>
    59fc:	e639      	b.n	5672 <_printf_float+0xba>
    59fe:	3501      	adds	r5, #1
    5a00:	e7e1      	b.n	59c6 <_printf_float+0x40e>
    5a02:	002a      	movs	r2, r5
    5a04:	e7ea      	b.n	59dc <_printf_float+0x424>
    5a06:	0022      	movs	r2, r4
    5a08:	2301      	movs	r3, #1
    5a0a:	3219      	adds	r2, #25
    5a0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a0e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a10:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5a12:	47b0      	blx	r6
    5a14:	1c43      	adds	r3, r0, #1
    5a16:	d100      	bne.n	5a1a <_printf_float+0x462>
    5a18:	e62b      	b.n	5672 <_printf_float+0xba>
    5a1a:	3501      	adds	r5, #1
    5a1c:	68e3      	ldr	r3, [r4, #12]
    5a1e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5a20:	1a9b      	subs	r3, r3, r2
    5a22:	429d      	cmp	r5, r3
    5a24:	dbef      	blt.n	5a06 <_printf_float+0x44e>
    5a26:	e6fb      	b.n	5820 <_printf_float+0x268>
    5a28:	0032      	movs	r2, r6
    5a2a:	002b      	movs	r3, r5
    5a2c:	0030      	movs	r0, r6
    5a2e:	0029      	movs	r1, r5
    5a30:	f004 fe66 	bl	a700 <__aeabi_dcmpun>
    5a34:	2800      	cmp	r0, #0
    5a36:	d100      	bne.n	5a3a <_printf_float+0x482>
    5a38:	e621      	b.n	567e <_printf_float+0xc6>
    5a3a:	4d03      	ldr	r5, [pc, #12]	; (5a48 <_printf_float+0x490>)
    5a3c:	2f47      	cmp	r7, #71	; 0x47
    5a3e:	d900      	bls.n	5a42 <_printf_float+0x48a>
    5a40:	e605      	b.n	564e <_printf_float+0x96>
    5a42:	4d02      	ldr	r5, [pc, #8]	; (5a4c <_printf_float+0x494>)
    5a44:	e603      	b.n	564e <_printf_float+0x96>
    5a46:	46c0      	nop			; (mov r8, r8)
    5a48:	0000ac48 	.word	0x0000ac48
    5a4c:	0000ac44 	.word	0x0000ac44

00005a50 <_printf_common>:
    5a50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a52:	0015      	movs	r5, r2
    5a54:	9301      	str	r3, [sp, #4]
    5a56:	688a      	ldr	r2, [r1, #8]
    5a58:	690b      	ldr	r3, [r1, #16]
    5a5a:	9000      	str	r0, [sp, #0]
    5a5c:	000c      	movs	r4, r1
    5a5e:	4293      	cmp	r3, r2
    5a60:	da00      	bge.n	5a64 <_printf_common+0x14>
    5a62:	0013      	movs	r3, r2
    5a64:	0022      	movs	r2, r4
    5a66:	602b      	str	r3, [r5, #0]
    5a68:	3243      	adds	r2, #67	; 0x43
    5a6a:	7812      	ldrb	r2, [r2, #0]
    5a6c:	2a00      	cmp	r2, #0
    5a6e:	d001      	beq.n	5a74 <_printf_common+0x24>
    5a70:	3301      	adds	r3, #1
    5a72:	602b      	str	r3, [r5, #0]
    5a74:	6823      	ldr	r3, [r4, #0]
    5a76:	069b      	lsls	r3, r3, #26
    5a78:	d502      	bpl.n	5a80 <_printf_common+0x30>
    5a7a:	682b      	ldr	r3, [r5, #0]
    5a7c:	3302      	adds	r3, #2
    5a7e:	602b      	str	r3, [r5, #0]
    5a80:	2706      	movs	r7, #6
    5a82:	6823      	ldr	r3, [r4, #0]
    5a84:	401f      	ands	r7, r3
    5a86:	d027      	beq.n	5ad8 <_printf_common+0x88>
    5a88:	0023      	movs	r3, r4
    5a8a:	3343      	adds	r3, #67	; 0x43
    5a8c:	781b      	ldrb	r3, [r3, #0]
    5a8e:	1e5a      	subs	r2, r3, #1
    5a90:	4193      	sbcs	r3, r2
    5a92:	6822      	ldr	r2, [r4, #0]
    5a94:	0692      	lsls	r2, r2, #26
    5a96:	d430      	bmi.n	5afa <_printf_common+0xaa>
    5a98:	0022      	movs	r2, r4
    5a9a:	9901      	ldr	r1, [sp, #4]
    5a9c:	3243      	adds	r2, #67	; 0x43
    5a9e:	9800      	ldr	r0, [sp, #0]
    5aa0:	9e08      	ldr	r6, [sp, #32]
    5aa2:	47b0      	blx	r6
    5aa4:	1c43      	adds	r3, r0, #1
    5aa6:	d025      	beq.n	5af4 <_printf_common+0xa4>
    5aa8:	2306      	movs	r3, #6
    5aaa:	6820      	ldr	r0, [r4, #0]
    5aac:	682a      	ldr	r2, [r5, #0]
    5aae:	68e1      	ldr	r1, [r4, #12]
    5ab0:	4003      	ands	r3, r0
    5ab2:	2500      	movs	r5, #0
    5ab4:	2b04      	cmp	r3, #4
    5ab6:	d103      	bne.n	5ac0 <_printf_common+0x70>
    5ab8:	1a8d      	subs	r5, r1, r2
    5aba:	43eb      	mvns	r3, r5
    5abc:	17db      	asrs	r3, r3, #31
    5abe:	401d      	ands	r5, r3
    5ac0:	68a3      	ldr	r3, [r4, #8]
    5ac2:	6922      	ldr	r2, [r4, #16]
    5ac4:	4293      	cmp	r3, r2
    5ac6:	dd01      	ble.n	5acc <_printf_common+0x7c>
    5ac8:	1a9b      	subs	r3, r3, r2
    5aca:	18ed      	adds	r5, r5, r3
    5acc:	2700      	movs	r7, #0
    5ace:	42bd      	cmp	r5, r7
    5ad0:	d120      	bne.n	5b14 <_printf_common+0xc4>
    5ad2:	2000      	movs	r0, #0
    5ad4:	e010      	b.n	5af8 <_printf_common+0xa8>
    5ad6:	3701      	adds	r7, #1
    5ad8:	68e3      	ldr	r3, [r4, #12]
    5ada:	682a      	ldr	r2, [r5, #0]
    5adc:	1a9b      	subs	r3, r3, r2
    5ade:	429f      	cmp	r7, r3
    5ae0:	dad2      	bge.n	5a88 <_printf_common+0x38>
    5ae2:	0022      	movs	r2, r4
    5ae4:	2301      	movs	r3, #1
    5ae6:	3219      	adds	r2, #25
    5ae8:	9901      	ldr	r1, [sp, #4]
    5aea:	9800      	ldr	r0, [sp, #0]
    5aec:	9e08      	ldr	r6, [sp, #32]
    5aee:	47b0      	blx	r6
    5af0:	1c43      	adds	r3, r0, #1
    5af2:	d1f0      	bne.n	5ad6 <_printf_common+0x86>
    5af4:	2001      	movs	r0, #1
    5af6:	4240      	negs	r0, r0
    5af8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5afa:	2030      	movs	r0, #48	; 0x30
    5afc:	18e1      	adds	r1, r4, r3
    5afe:	3143      	adds	r1, #67	; 0x43
    5b00:	7008      	strb	r0, [r1, #0]
    5b02:	0021      	movs	r1, r4
    5b04:	1c5a      	adds	r2, r3, #1
    5b06:	3145      	adds	r1, #69	; 0x45
    5b08:	7809      	ldrb	r1, [r1, #0]
    5b0a:	18a2      	adds	r2, r4, r2
    5b0c:	3243      	adds	r2, #67	; 0x43
    5b0e:	3302      	adds	r3, #2
    5b10:	7011      	strb	r1, [r2, #0]
    5b12:	e7c1      	b.n	5a98 <_printf_common+0x48>
    5b14:	0022      	movs	r2, r4
    5b16:	2301      	movs	r3, #1
    5b18:	321a      	adds	r2, #26
    5b1a:	9901      	ldr	r1, [sp, #4]
    5b1c:	9800      	ldr	r0, [sp, #0]
    5b1e:	9e08      	ldr	r6, [sp, #32]
    5b20:	47b0      	blx	r6
    5b22:	1c43      	adds	r3, r0, #1
    5b24:	d0e6      	beq.n	5af4 <_printf_common+0xa4>
    5b26:	3701      	adds	r7, #1
    5b28:	e7d1      	b.n	5ace <_printf_common+0x7e>
	...

00005b2c <_printf_i>:
    5b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b2e:	b08b      	sub	sp, #44	; 0x2c
    5b30:	9206      	str	r2, [sp, #24]
    5b32:	000a      	movs	r2, r1
    5b34:	3243      	adds	r2, #67	; 0x43
    5b36:	9307      	str	r3, [sp, #28]
    5b38:	9005      	str	r0, [sp, #20]
    5b3a:	9204      	str	r2, [sp, #16]
    5b3c:	7e0a      	ldrb	r2, [r1, #24]
    5b3e:	000c      	movs	r4, r1
    5b40:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5b42:	2a6e      	cmp	r2, #110	; 0x6e
    5b44:	d100      	bne.n	5b48 <_printf_i+0x1c>
    5b46:	e08f      	b.n	5c68 <_printf_i+0x13c>
    5b48:	d817      	bhi.n	5b7a <_printf_i+0x4e>
    5b4a:	2a63      	cmp	r2, #99	; 0x63
    5b4c:	d02c      	beq.n	5ba8 <_printf_i+0x7c>
    5b4e:	d808      	bhi.n	5b62 <_printf_i+0x36>
    5b50:	2a00      	cmp	r2, #0
    5b52:	d100      	bne.n	5b56 <_printf_i+0x2a>
    5b54:	e099      	b.n	5c8a <_printf_i+0x15e>
    5b56:	2a58      	cmp	r2, #88	; 0x58
    5b58:	d054      	beq.n	5c04 <_printf_i+0xd8>
    5b5a:	0026      	movs	r6, r4
    5b5c:	3642      	adds	r6, #66	; 0x42
    5b5e:	7032      	strb	r2, [r6, #0]
    5b60:	e029      	b.n	5bb6 <_printf_i+0x8a>
    5b62:	2a64      	cmp	r2, #100	; 0x64
    5b64:	d001      	beq.n	5b6a <_printf_i+0x3e>
    5b66:	2a69      	cmp	r2, #105	; 0x69
    5b68:	d1f7      	bne.n	5b5a <_printf_i+0x2e>
    5b6a:	6821      	ldr	r1, [r4, #0]
    5b6c:	681a      	ldr	r2, [r3, #0]
    5b6e:	0608      	lsls	r0, r1, #24
    5b70:	d523      	bpl.n	5bba <_printf_i+0x8e>
    5b72:	1d11      	adds	r1, r2, #4
    5b74:	6019      	str	r1, [r3, #0]
    5b76:	6815      	ldr	r5, [r2, #0]
    5b78:	e025      	b.n	5bc6 <_printf_i+0x9a>
    5b7a:	2a73      	cmp	r2, #115	; 0x73
    5b7c:	d100      	bne.n	5b80 <_printf_i+0x54>
    5b7e:	e088      	b.n	5c92 <_printf_i+0x166>
    5b80:	d808      	bhi.n	5b94 <_printf_i+0x68>
    5b82:	2a6f      	cmp	r2, #111	; 0x6f
    5b84:	d029      	beq.n	5bda <_printf_i+0xae>
    5b86:	2a70      	cmp	r2, #112	; 0x70
    5b88:	d1e7      	bne.n	5b5a <_printf_i+0x2e>
    5b8a:	2220      	movs	r2, #32
    5b8c:	6809      	ldr	r1, [r1, #0]
    5b8e:	430a      	orrs	r2, r1
    5b90:	6022      	str	r2, [r4, #0]
    5b92:	e003      	b.n	5b9c <_printf_i+0x70>
    5b94:	2a75      	cmp	r2, #117	; 0x75
    5b96:	d020      	beq.n	5bda <_printf_i+0xae>
    5b98:	2a78      	cmp	r2, #120	; 0x78
    5b9a:	d1de      	bne.n	5b5a <_printf_i+0x2e>
    5b9c:	0022      	movs	r2, r4
    5b9e:	2178      	movs	r1, #120	; 0x78
    5ba0:	3245      	adds	r2, #69	; 0x45
    5ba2:	7011      	strb	r1, [r2, #0]
    5ba4:	4a6c      	ldr	r2, [pc, #432]	; (5d58 <_printf_i+0x22c>)
    5ba6:	e030      	b.n	5c0a <_printf_i+0xde>
    5ba8:	000e      	movs	r6, r1
    5baa:	681a      	ldr	r2, [r3, #0]
    5bac:	3642      	adds	r6, #66	; 0x42
    5bae:	1d11      	adds	r1, r2, #4
    5bb0:	6019      	str	r1, [r3, #0]
    5bb2:	6813      	ldr	r3, [r2, #0]
    5bb4:	7033      	strb	r3, [r6, #0]
    5bb6:	2301      	movs	r3, #1
    5bb8:	e079      	b.n	5cae <_printf_i+0x182>
    5bba:	0649      	lsls	r1, r1, #25
    5bbc:	d5d9      	bpl.n	5b72 <_printf_i+0x46>
    5bbe:	1d11      	adds	r1, r2, #4
    5bc0:	6019      	str	r1, [r3, #0]
    5bc2:	2300      	movs	r3, #0
    5bc4:	5ed5      	ldrsh	r5, [r2, r3]
    5bc6:	2d00      	cmp	r5, #0
    5bc8:	da03      	bge.n	5bd2 <_printf_i+0xa6>
    5bca:	232d      	movs	r3, #45	; 0x2d
    5bcc:	9a04      	ldr	r2, [sp, #16]
    5bce:	426d      	negs	r5, r5
    5bd0:	7013      	strb	r3, [r2, #0]
    5bd2:	4b62      	ldr	r3, [pc, #392]	; (5d5c <_printf_i+0x230>)
    5bd4:	270a      	movs	r7, #10
    5bd6:	9303      	str	r3, [sp, #12]
    5bd8:	e02f      	b.n	5c3a <_printf_i+0x10e>
    5bda:	6820      	ldr	r0, [r4, #0]
    5bdc:	6819      	ldr	r1, [r3, #0]
    5bde:	0605      	lsls	r5, r0, #24
    5be0:	d503      	bpl.n	5bea <_printf_i+0xbe>
    5be2:	1d08      	adds	r0, r1, #4
    5be4:	6018      	str	r0, [r3, #0]
    5be6:	680d      	ldr	r5, [r1, #0]
    5be8:	e005      	b.n	5bf6 <_printf_i+0xca>
    5bea:	0640      	lsls	r0, r0, #25
    5bec:	d5f9      	bpl.n	5be2 <_printf_i+0xb6>
    5bee:	680d      	ldr	r5, [r1, #0]
    5bf0:	1d08      	adds	r0, r1, #4
    5bf2:	6018      	str	r0, [r3, #0]
    5bf4:	b2ad      	uxth	r5, r5
    5bf6:	4b59      	ldr	r3, [pc, #356]	; (5d5c <_printf_i+0x230>)
    5bf8:	2708      	movs	r7, #8
    5bfa:	9303      	str	r3, [sp, #12]
    5bfc:	2a6f      	cmp	r2, #111	; 0x6f
    5bfe:	d018      	beq.n	5c32 <_printf_i+0x106>
    5c00:	270a      	movs	r7, #10
    5c02:	e016      	b.n	5c32 <_printf_i+0x106>
    5c04:	3145      	adds	r1, #69	; 0x45
    5c06:	700a      	strb	r2, [r1, #0]
    5c08:	4a54      	ldr	r2, [pc, #336]	; (5d5c <_printf_i+0x230>)
    5c0a:	9203      	str	r2, [sp, #12]
    5c0c:	681a      	ldr	r2, [r3, #0]
    5c0e:	6821      	ldr	r1, [r4, #0]
    5c10:	1d10      	adds	r0, r2, #4
    5c12:	6018      	str	r0, [r3, #0]
    5c14:	6815      	ldr	r5, [r2, #0]
    5c16:	0608      	lsls	r0, r1, #24
    5c18:	d522      	bpl.n	5c60 <_printf_i+0x134>
    5c1a:	07cb      	lsls	r3, r1, #31
    5c1c:	d502      	bpl.n	5c24 <_printf_i+0xf8>
    5c1e:	2320      	movs	r3, #32
    5c20:	4319      	orrs	r1, r3
    5c22:	6021      	str	r1, [r4, #0]
    5c24:	2710      	movs	r7, #16
    5c26:	2d00      	cmp	r5, #0
    5c28:	d103      	bne.n	5c32 <_printf_i+0x106>
    5c2a:	2320      	movs	r3, #32
    5c2c:	6822      	ldr	r2, [r4, #0]
    5c2e:	439a      	bics	r2, r3
    5c30:	6022      	str	r2, [r4, #0]
    5c32:	0023      	movs	r3, r4
    5c34:	2200      	movs	r2, #0
    5c36:	3343      	adds	r3, #67	; 0x43
    5c38:	701a      	strb	r2, [r3, #0]
    5c3a:	6863      	ldr	r3, [r4, #4]
    5c3c:	60a3      	str	r3, [r4, #8]
    5c3e:	2b00      	cmp	r3, #0
    5c40:	db5c      	blt.n	5cfc <_printf_i+0x1d0>
    5c42:	2204      	movs	r2, #4
    5c44:	6821      	ldr	r1, [r4, #0]
    5c46:	4391      	bics	r1, r2
    5c48:	6021      	str	r1, [r4, #0]
    5c4a:	2d00      	cmp	r5, #0
    5c4c:	d158      	bne.n	5d00 <_printf_i+0x1d4>
    5c4e:	9e04      	ldr	r6, [sp, #16]
    5c50:	2b00      	cmp	r3, #0
    5c52:	d064      	beq.n	5d1e <_printf_i+0x1f2>
    5c54:	0026      	movs	r6, r4
    5c56:	9b03      	ldr	r3, [sp, #12]
    5c58:	3642      	adds	r6, #66	; 0x42
    5c5a:	781b      	ldrb	r3, [r3, #0]
    5c5c:	7033      	strb	r3, [r6, #0]
    5c5e:	e05e      	b.n	5d1e <_printf_i+0x1f2>
    5c60:	0648      	lsls	r0, r1, #25
    5c62:	d5da      	bpl.n	5c1a <_printf_i+0xee>
    5c64:	b2ad      	uxth	r5, r5
    5c66:	e7d8      	b.n	5c1a <_printf_i+0xee>
    5c68:	6809      	ldr	r1, [r1, #0]
    5c6a:	681a      	ldr	r2, [r3, #0]
    5c6c:	0608      	lsls	r0, r1, #24
    5c6e:	d505      	bpl.n	5c7c <_printf_i+0x150>
    5c70:	1d11      	adds	r1, r2, #4
    5c72:	6019      	str	r1, [r3, #0]
    5c74:	6813      	ldr	r3, [r2, #0]
    5c76:	6962      	ldr	r2, [r4, #20]
    5c78:	601a      	str	r2, [r3, #0]
    5c7a:	e006      	b.n	5c8a <_printf_i+0x15e>
    5c7c:	0649      	lsls	r1, r1, #25
    5c7e:	d5f7      	bpl.n	5c70 <_printf_i+0x144>
    5c80:	1d11      	adds	r1, r2, #4
    5c82:	6019      	str	r1, [r3, #0]
    5c84:	6813      	ldr	r3, [r2, #0]
    5c86:	8aa2      	ldrh	r2, [r4, #20]
    5c88:	801a      	strh	r2, [r3, #0]
    5c8a:	2300      	movs	r3, #0
    5c8c:	9e04      	ldr	r6, [sp, #16]
    5c8e:	6123      	str	r3, [r4, #16]
    5c90:	e054      	b.n	5d3c <_printf_i+0x210>
    5c92:	681a      	ldr	r2, [r3, #0]
    5c94:	1d11      	adds	r1, r2, #4
    5c96:	6019      	str	r1, [r3, #0]
    5c98:	6816      	ldr	r6, [r2, #0]
    5c9a:	2100      	movs	r1, #0
    5c9c:	6862      	ldr	r2, [r4, #4]
    5c9e:	0030      	movs	r0, r6
    5ca0:	f001 fb32 	bl	7308 <memchr>
    5ca4:	2800      	cmp	r0, #0
    5ca6:	d001      	beq.n	5cac <_printf_i+0x180>
    5ca8:	1b80      	subs	r0, r0, r6
    5caa:	6060      	str	r0, [r4, #4]
    5cac:	6863      	ldr	r3, [r4, #4]
    5cae:	6123      	str	r3, [r4, #16]
    5cb0:	2300      	movs	r3, #0
    5cb2:	9a04      	ldr	r2, [sp, #16]
    5cb4:	7013      	strb	r3, [r2, #0]
    5cb6:	e041      	b.n	5d3c <_printf_i+0x210>
    5cb8:	6923      	ldr	r3, [r4, #16]
    5cba:	0032      	movs	r2, r6
    5cbc:	9906      	ldr	r1, [sp, #24]
    5cbe:	9805      	ldr	r0, [sp, #20]
    5cc0:	9d07      	ldr	r5, [sp, #28]
    5cc2:	47a8      	blx	r5
    5cc4:	1c43      	adds	r3, r0, #1
    5cc6:	d043      	beq.n	5d50 <_printf_i+0x224>
    5cc8:	6823      	ldr	r3, [r4, #0]
    5cca:	2500      	movs	r5, #0
    5ccc:	079b      	lsls	r3, r3, #30
    5cce:	d40f      	bmi.n	5cf0 <_printf_i+0x1c4>
    5cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5cd2:	68e0      	ldr	r0, [r4, #12]
    5cd4:	4298      	cmp	r0, r3
    5cd6:	da3d      	bge.n	5d54 <_printf_i+0x228>
    5cd8:	0018      	movs	r0, r3
    5cda:	e03b      	b.n	5d54 <_printf_i+0x228>
    5cdc:	0022      	movs	r2, r4
    5cde:	2301      	movs	r3, #1
    5ce0:	3219      	adds	r2, #25
    5ce2:	9906      	ldr	r1, [sp, #24]
    5ce4:	9805      	ldr	r0, [sp, #20]
    5ce6:	9e07      	ldr	r6, [sp, #28]
    5ce8:	47b0      	blx	r6
    5cea:	1c43      	adds	r3, r0, #1
    5cec:	d030      	beq.n	5d50 <_printf_i+0x224>
    5cee:	3501      	adds	r5, #1
    5cf0:	68e3      	ldr	r3, [r4, #12]
    5cf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5cf4:	1a9b      	subs	r3, r3, r2
    5cf6:	429d      	cmp	r5, r3
    5cf8:	dbf0      	blt.n	5cdc <_printf_i+0x1b0>
    5cfa:	e7e9      	b.n	5cd0 <_printf_i+0x1a4>
    5cfc:	2d00      	cmp	r5, #0
    5cfe:	d0a9      	beq.n	5c54 <_printf_i+0x128>
    5d00:	9e04      	ldr	r6, [sp, #16]
    5d02:	0028      	movs	r0, r5
    5d04:	0039      	movs	r1, r7
    5d06:	f002 f99d 	bl	8044 <__aeabi_uidivmod>
    5d0a:	9b03      	ldr	r3, [sp, #12]
    5d0c:	3e01      	subs	r6, #1
    5d0e:	5c5b      	ldrb	r3, [r3, r1]
    5d10:	0028      	movs	r0, r5
    5d12:	7033      	strb	r3, [r6, #0]
    5d14:	0039      	movs	r1, r7
    5d16:	f002 f90f 	bl	7f38 <__udivsi3>
    5d1a:	1e05      	subs	r5, r0, #0
    5d1c:	d1f1      	bne.n	5d02 <_printf_i+0x1d6>
    5d1e:	2f08      	cmp	r7, #8
    5d20:	d109      	bne.n	5d36 <_printf_i+0x20a>
    5d22:	6823      	ldr	r3, [r4, #0]
    5d24:	07db      	lsls	r3, r3, #31
    5d26:	d506      	bpl.n	5d36 <_printf_i+0x20a>
    5d28:	6863      	ldr	r3, [r4, #4]
    5d2a:	6922      	ldr	r2, [r4, #16]
    5d2c:	4293      	cmp	r3, r2
    5d2e:	dc02      	bgt.n	5d36 <_printf_i+0x20a>
    5d30:	2330      	movs	r3, #48	; 0x30
    5d32:	3e01      	subs	r6, #1
    5d34:	7033      	strb	r3, [r6, #0]
    5d36:	9b04      	ldr	r3, [sp, #16]
    5d38:	1b9b      	subs	r3, r3, r6
    5d3a:	6123      	str	r3, [r4, #16]
    5d3c:	9b07      	ldr	r3, [sp, #28]
    5d3e:	aa09      	add	r2, sp, #36	; 0x24
    5d40:	9300      	str	r3, [sp, #0]
    5d42:	0021      	movs	r1, r4
    5d44:	9b06      	ldr	r3, [sp, #24]
    5d46:	9805      	ldr	r0, [sp, #20]
    5d48:	f7ff fe82 	bl	5a50 <_printf_common>
    5d4c:	1c43      	adds	r3, r0, #1
    5d4e:	d1b3      	bne.n	5cb8 <_printf_i+0x18c>
    5d50:	2001      	movs	r0, #1
    5d52:	4240      	negs	r0, r0
    5d54:	b00b      	add	sp, #44	; 0x2c
    5d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d58:	0000ac5f 	.word	0x0000ac5f
    5d5c:	0000ac4e 	.word	0x0000ac4e

00005d60 <iprintf>:
    5d60:	b40f      	push	{r0, r1, r2, r3}
    5d62:	4b0b      	ldr	r3, [pc, #44]	; (5d90 <iprintf+0x30>)
    5d64:	b513      	push	{r0, r1, r4, lr}
    5d66:	681c      	ldr	r4, [r3, #0]
    5d68:	2c00      	cmp	r4, #0
    5d6a:	d005      	beq.n	5d78 <iprintf+0x18>
    5d6c:	69a3      	ldr	r3, [r4, #24]
    5d6e:	2b00      	cmp	r3, #0
    5d70:	d102      	bne.n	5d78 <iprintf+0x18>
    5d72:	0020      	movs	r0, r4
    5d74:	f001 f9b6 	bl	70e4 <__sinit>
    5d78:	ab05      	add	r3, sp, #20
    5d7a:	9a04      	ldr	r2, [sp, #16]
    5d7c:	68a1      	ldr	r1, [r4, #8]
    5d7e:	0020      	movs	r0, r4
    5d80:	9301      	str	r3, [sp, #4]
    5d82:	f001 fe8d 	bl	7aa0 <_vfiprintf_r>
    5d86:	bc16      	pop	{r1, r2, r4}
    5d88:	bc08      	pop	{r3}
    5d8a:	b004      	add	sp, #16
    5d8c:	4718      	bx	r3
    5d8e:	46c0      	nop			; (mov r8, r8)
    5d90:	2000000c 	.word	0x2000000c

00005d94 <putchar>:
    5d94:	4b08      	ldr	r3, [pc, #32]	; (5db8 <putchar+0x24>)
    5d96:	b570      	push	{r4, r5, r6, lr}
    5d98:	681c      	ldr	r4, [r3, #0]
    5d9a:	0005      	movs	r5, r0
    5d9c:	2c00      	cmp	r4, #0
    5d9e:	d005      	beq.n	5dac <putchar+0x18>
    5da0:	69a3      	ldr	r3, [r4, #24]
    5da2:	2b00      	cmp	r3, #0
    5da4:	d102      	bne.n	5dac <putchar+0x18>
    5da6:	0020      	movs	r0, r4
    5da8:	f001 f99c 	bl	70e4 <__sinit>
    5dac:	0029      	movs	r1, r5
    5dae:	68a2      	ldr	r2, [r4, #8]
    5db0:	0020      	movs	r0, r4
    5db2:	f001 ff91 	bl	7cd8 <_putc_r>
    5db6:	bd70      	pop	{r4, r5, r6, pc}
    5db8:	2000000c 	.word	0x2000000c

00005dbc <_puts_r>:
    5dbc:	b570      	push	{r4, r5, r6, lr}
    5dbe:	0005      	movs	r5, r0
    5dc0:	000e      	movs	r6, r1
    5dc2:	2800      	cmp	r0, #0
    5dc4:	d004      	beq.n	5dd0 <_puts_r+0x14>
    5dc6:	6983      	ldr	r3, [r0, #24]
    5dc8:	2b00      	cmp	r3, #0
    5dca:	d101      	bne.n	5dd0 <_puts_r+0x14>
    5dcc:	f001 f98a 	bl	70e4 <__sinit>
    5dd0:	69ab      	ldr	r3, [r5, #24]
    5dd2:	68ac      	ldr	r4, [r5, #8]
    5dd4:	2b00      	cmp	r3, #0
    5dd6:	d102      	bne.n	5dde <_puts_r+0x22>
    5dd8:	0028      	movs	r0, r5
    5dda:	f001 f983 	bl	70e4 <__sinit>
    5dde:	4b24      	ldr	r3, [pc, #144]	; (5e70 <_puts_r+0xb4>)
    5de0:	429c      	cmp	r4, r3
    5de2:	d10f      	bne.n	5e04 <_puts_r+0x48>
    5de4:	686c      	ldr	r4, [r5, #4]
    5de6:	89a3      	ldrh	r3, [r4, #12]
    5de8:	071b      	lsls	r3, r3, #28
    5dea:	d502      	bpl.n	5df2 <_puts_r+0x36>
    5dec:	6923      	ldr	r3, [r4, #16]
    5dee:	2b00      	cmp	r3, #0
    5df0:	d120      	bne.n	5e34 <_puts_r+0x78>
    5df2:	0021      	movs	r1, r4
    5df4:	0028      	movs	r0, r5
    5df6:	f000 f99b 	bl	6130 <__swsetup_r>
    5dfa:	2800      	cmp	r0, #0
    5dfc:	d01a      	beq.n	5e34 <_puts_r+0x78>
    5dfe:	2001      	movs	r0, #1
    5e00:	4240      	negs	r0, r0
    5e02:	bd70      	pop	{r4, r5, r6, pc}
    5e04:	4b1b      	ldr	r3, [pc, #108]	; (5e74 <_puts_r+0xb8>)
    5e06:	429c      	cmp	r4, r3
    5e08:	d101      	bne.n	5e0e <_puts_r+0x52>
    5e0a:	68ac      	ldr	r4, [r5, #8]
    5e0c:	e7eb      	b.n	5de6 <_puts_r+0x2a>
    5e0e:	4b1a      	ldr	r3, [pc, #104]	; (5e78 <_puts_r+0xbc>)
    5e10:	429c      	cmp	r4, r3
    5e12:	d1e8      	bne.n	5de6 <_puts_r+0x2a>
    5e14:	68ec      	ldr	r4, [r5, #12]
    5e16:	e7e6      	b.n	5de6 <_puts_r+0x2a>
    5e18:	3b01      	subs	r3, #1
    5e1a:	3601      	adds	r6, #1
    5e1c:	60a3      	str	r3, [r4, #8]
    5e1e:	2b00      	cmp	r3, #0
    5e20:	da04      	bge.n	5e2c <_puts_r+0x70>
    5e22:	69a2      	ldr	r2, [r4, #24]
    5e24:	4293      	cmp	r3, r2
    5e26:	db16      	blt.n	5e56 <_puts_r+0x9a>
    5e28:	290a      	cmp	r1, #10
    5e2a:	d014      	beq.n	5e56 <_puts_r+0x9a>
    5e2c:	6823      	ldr	r3, [r4, #0]
    5e2e:	1c5a      	adds	r2, r3, #1
    5e30:	6022      	str	r2, [r4, #0]
    5e32:	7019      	strb	r1, [r3, #0]
    5e34:	7831      	ldrb	r1, [r6, #0]
    5e36:	68a3      	ldr	r3, [r4, #8]
    5e38:	2900      	cmp	r1, #0
    5e3a:	d1ed      	bne.n	5e18 <_puts_r+0x5c>
    5e3c:	3b01      	subs	r3, #1
    5e3e:	60a3      	str	r3, [r4, #8]
    5e40:	2b00      	cmp	r3, #0
    5e42:	da0f      	bge.n	5e64 <_puts_r+0xa8>
    5e44:	0022      	movs	r2, r4
    5e46:	310a      	adds	r1, #10
    5e48:	0028      	movs	r0, r5
    5e4a:	f000 f91b 	bl	6084 <__swbuf_r>
    5e4e:	1c43      	adds	r3, r0, #1
    5e50:	d0d5      	beq.n	5dfe <_puts_r+0x42>
    5e52:	200a      	movs	r0, #10
    5e54:	e7d5      	b.n	5e02 <_puts_r+0x46>
    5e56:	0022      	movs	r2, r4
    5e58:	0028      	movs	r0, r5
    5e5a:	f000 f913 	bl	6084 <__swbuf_r>
    5e5e:	1c43      	adds	r3, r0, #1
    5e60:	d1e8      	bne.n	5e34 <_puts_r+0x78>
    5e62:	e7cc      	b.n	5dfe <_puts_r+0x42>
    5e64:	200a      	movs	r0, #10
    5e66:	6823      	ldr	r3, [r4, #0]
    5e68:	1c5a      	adds	r2, r3, #1
    5e6a:	6022      	str	r2, [r4, #0]
    5e6c:	7018      	strb	r0, [r3, #0]
    5e6e:	e7c8      	b.n	5e02 <_puts_r+0x46>
    5e70:	0000aca0 	.word	0x0000aca0
    5e74:	0000acc0 	.word	0x0000acc0
    5e78:	0000ac80 	.word	0x0000ac80

00005e7c <puts>:
    5e7c:	b510      	push	{r4, lr}
    5e7e:	4b03      	ldr	r3, [pc, #12]	; (5e8c <puts+0x10>)
    5e80:	0001      	movs	r1, r0
    5e82:	6818      	ldr	r0, [r3, #0]
    5e84:	f7ff ff9a 	bl	5dbc <_puts_r>
    5e88:	bd10      	pop	{r4, pc}
    5e8a:	46c0      	nop			; (mov r8, r8)
    5e8c:	2000000c 	.word	0x2000000c

00005e90 <rand>:
    5e90:	4b15      	ldr	r3, [pc, #84]	; (5ee8 <rand+0x58>)
    5e92:	b510      	push	{r4, lr}
    5e94:	681c      	ldr	r4, [r3, #0]
    5e96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5e98:	2b00      	cmp	r3, #0
    5e9a:	d115      	bne.n	5ec8 <rand+0x38>
    5e9c:	2018      	movs	r0, #24
    5e9e:	f001 fa29 	bl	72f4 <malloc>
    5ea2:	4b12      	ldr	r3, [pc, #72]	; (5eec <rand+0x5c>)
    5ea4:	63a0      	str	r0, [r4, #56]	; 0x38
    5ea6:	8003      	strh	r3, [r0, #0]
    5ea8:	4b11      	ldr	r3, [pc, #68]	; (5ef0 <rand+0x60>)
    5eaa:	2201      	movs	r2, #1
    5eac:	8043      	strh	r3, [r0, #2]
    5eae:	4b11      	ldr	r3, [pc, #68]	; (5ef4 <rand+0x64>)
    5eb0:	8083      	strh	r3, [r0, #4]
    5eb2:	4b11      	ldr	r3, [pc, #68]	; (5ef8 <rand+0x68>)
    5eb4:	80c3      	strh	r3, [r0, #6]
    5eb6:	4b11      	ldr	r3, [pc, #68]	; (5efc <rand+0x6c>)
    5eb8:	8103      	strh	r3, [r0, #8]
    5eba:	2305      	movs	r3, #5
    5ebc:	8143      	strh	r3, [r0, #10]
    5ebe:	3306      	adds	r3, #6
    5ec0:	8183      	strh	r3, [r0, #12]
    5ec2:	2300      	movs	r3, #0
    5ec4:	6102      	str	r2, [r0, #16]
    5ec6:	6143      	str	r3, [r0, #20]
    5ec8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5eca:	4a0d      	ldr	r2, [pc, #52]	; (5f00 <rand+0x70>)
    5ecc:	6920      	ldr	r0, [r4, #16]
    5ece:	6961      	ldr	r1, [r4, #20]
    5ed0:	4b0c      	ldr	r3, [pc, #48]	; (5f04 <rand+0x74>)
    5ed2:	f002 fa1f 	bl	8314 <__aeabi_lmul>
    5ed6:	2201      	movs	r2, #1
    5ed8:	2300      	movs	r3, #0
    5eda:	1880      	adds	r0, r0, r2
    5edc:	4159      	adcs	r1, r3
    5ede:	6120      	str	r0, [r4, #16]
    5ee0:	6161      	str	r1, [r4, #20]
    5ee2:	0048      	lsls	r0, r1, #1
    5ee4:	0840      	lsrs	r0, r0, #1
    5ee6:	bd10      	pop	{r4, pc}
    5ee8:	2000000c 	.word	0x2000000c
    5eec:	0000330e 	.word	0x0000330e
    5ef0:	ffffabcd 	.word	0xffffabcd
    5ef4:	00001234 	.word	0x00001234
    5ef8:	ffffe66d 	.word	0xffffe66d
    5efc:	ffffdeec 	.word	0xffffdeec
    5f00:	4c957f2d 	.word	0x4c957f2d
    5f04:	5851f42d 	.word	0x5851f42d

00005f08 <setbuf>:
    5f08:	424a      	negs	r2, r1
    5f0a:	414a      	adcs	r2, r1
    5f0c:	2380      	movs	r3, #128	; 0x80
    5f0e:	b510      	push	{r4, lr}
    5f10:	0052      	lsls	r2, r2, #1
    5f12:	00db      	lsls	r3, r3, #3
    5f14:	f000 f802 	bl	5f1c <setvbuf>
    5f18:	bd10      	pop	{r4, pc}
	...

00005f1c <setvbuf>:
    5f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f1e:	001d      	movs	r5, r3
    5f20:	4b4f      	ldr	r3, [pc, #316]	; (6060 <setvbuf+0x144>)
    5f22:	b085      	sub	sp, #20
    5f24:	681e      	ldr	r6, [r3, #0]
    5f26:	0004      	movs	r4, r0
    5f28:	000f      	movs	r7, r1
    5f2a:	9200      	str	r2, [sp, #0]
    5f2c:	2e00      	cmp	r6, #0
    5f2e:	d005      	beq.n	5f3c <setvbuf+0x20>
    5f30:	69b3      	ldr	r3, [r6, #24]
    5f32:	2b00      	cmp	r3, #0
    5f34:	d102      	bne.n	5f3c <setvbuf+0x20>
    5f36:	0030      	movs	r0, r6
    5f38:	f001 f8d4 	bl	70e4 <__sinit>
    5f3c:	4b49      	ldr	r3, [pc, #292]	; (6064 <setvbuf+0x148>)
    5f3e:	429c      	cmp	r4, r3
    5f40:	d150      	bne.n	5fe4 <setvbuf+0xc8>
    5f42:	6874      	ldr	r4, [r6, #4]
    5f44:	9b00      	ldr	r3, [sp, #0]
    5f46:	2b02      	cmp	r3, #2
    5f48:	d005      	beq.n	5f56 <setvbuf+0x3a>
    5f4a:	2b01      	cmp	r3, #1
    5f4c:	d900      	bls.n	5f50 <setvbuf+0x34>
    5f4e:	e084      	b.n	605a <setvbuf+0x13e>
    5f50:	2d00      	cmp	r5, #0
    5f52:	da00      	bge.n	5f56 <setvbuf+0x3a>
    5f54:	e081      	b.n	605a <setvbuf+0x13e>
    5f56:	0021      	movs	r1, r4
    5f58:	0030      	movs	r0, r6
    5f5a:	f001 f855 	bl	7008 <_fflush_r>
    5f5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5f60:	2900      	cmp	r1, #0
    5f62:	d008      	beq.n	5f76 <setvbuf+0x5a>
    5f64:	0023      	movs	r3, r4
    5f66:	3344      	adds	r3, #68	; 0x44
    5f68:	4299      	cmp	r1, r3
    5f6a:	d002      	beq.n	5f72 <setvbuf+0x56>
    5f6c:	0030      	movs	r0, r6
    5f6e:	f001 fcc7 	bl	7900 <_free_r>
    5f72:	2300      	movs	r3, #0
    5f74:	6363      	str	r3, [r4, #52]	; 0x34
    5f76:	2300      	movs	r3, #0
    5f78:	61a3      	str	r3, [r4, #24]
    5f7a:	6063      	str	r3, [r4, #4]
    5f7c:	89a3      	ldrh	r3, [r4, #12]
    5f7e:	061b      	lsls	r3, r3, #24
    5f80:	d503      	bpl.n	5f8a <setvbuf+0x6e>
    5f82:	6921      	ldr	r1, [r4, #16]
    5f84:	0030      	movs	r0, r6
    5f86:	f001 fcbb 	bl	7900 <_free_r>
    5f8a:	89a3      	ldrh	r3, [r4, #12]
    5f8c:	4a36      	ldr	r2, [pc, #216]	; (6068 <setvbuf+0x14c>)
    5f8e:	4013      	ands	r3, r2
    5f90:	81a3      	strh	r3, [r4, #12]
    5f92:	9b00      	ldr	r3, [sp, #0]
    5f94:	2b02      	cmp	r3, #2
    5f96:	d05a      	beq.n	604e <setvbuf+0x132>
    5f98:	ab03      	add	r3, sp, #12
    5f9a:	aa02      	add	r2, sp, #8
    5f9c:	0021      	movs	r1, r4
    5f9e:	0030      	movs	r0, r6
    5fa0:	f001 f942 	bl	7228 <__swhatbuf_r>
    5fa4:	89a3      	ldrh	r3, [r4, #12]
    5fa6:	4318      	orrs	r0, r3
    5fa8:	81a0      	strh	r0, [r4, #12]
    5faa:	2d00      	cmp	r5, #0
    5fac:	d124      	bne.n	5ff8 <setvbuf+0xdc>
    5fae:	9d02      	ldr	r5, [sp, #8]
    5fb0:	0028      	movs	r0, r5
    5fb2:	f001 f99f 	bl	72f4 <malloc>
    5fb6:	9501      	str	r5, [sp, #4]
    5fb8:	1e07      	subs	r7, r0, #0
    5fba:	d142      	bne.n	6042 <setvbuf+0x126>
    5fbc:	9b02      	ldr	r3, [sp, #8]
    5fbe:	9301      	str	r3, [sp, #4]
    5fc0:	42ab      	cmp	r3, r5
    5fc2:	d139      	bne.n	6038 <setvbuf+0x11c>
    5fc4:	2001      	movs	r0, #1
    5fc6:	4240      	negs	r0, r0
    5fc8:	2302      	movs	r3, #2
    5fca:	89a2      	ldrh	r2, [r4, #12]
    5fcc:	4313      	orrs	r3, r2
    5fce:	81a3      	strh	r3, [r4, #12]
    5fd0:	2300      	movs	r3, #0
    5fd2:	60a3      	str	r3, [r4, #8]
    5fd4:	0023      	movs	r3, r4
    5fd6:	3347      	adds	r3, #71	; 0x47
    5fd8:	6023      	str	r3, [r4, #0]
    5fda:	6123      	str	r3, [r4, #16]
    5fdc:	2301      	movs	r3, #1
    5fde:	6163      	str	r3, [r4, #20]
    5fe0:	b005      	add	sp, #20
    5fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5fe4:	4b21      	ldr	r3, [pc, #132]	; (606c <setvbuf+0x150>)
    5fe6:	429c      	cmp	r4, r3
    5fe8:	d101      	bne.n	5fee <setvbuf+0xd2>
    5fea:	68b4      	ldr	r4, [r6, #8]
    5fec:	e7aa      	b.n	5f44 <setvbuf+0x28>
    5fee:	4b20      	ldr	r3, [pc, #128]	; (6070 <setvbuf+0x154>)
    5ff0:	429c      	cmp	r4, r3
    5ff2:	d1a7      	bne.n	5f44 <setvbuf+0x28>
    5ff4:	68f4      	ldr	r4, [r6, #12]
    5ff6:	e7a5      	b.n	5f44 <setvbuf+0x28>
    5ff8:	2f00      	cmp	r7, #0
    5ffa:	d0d9      	beq.n	5fb0 <setvbuf+0x94>
    5ffc:	69b3      	ldr	r3, [r6, #24]
    5ffe:	2b00      	cmp	r3, #0
    6000:	d102      	bne.n	6008 <setvbuf+0xec>
    6002:	0030      	movs	r0, r6
    6004:	f001 f86e 	bl	70e4 <__sinit>
    6008:	9b00      	ldr	r3, [sp, #0]
    600a:	2b01      	cmp	r3, #1
    600c:	d103      	bne.n	6016 <setvbuf+0xfa>
    600e:	89a3      	ldrh	r3, [r4, #12]
    6010:	9a00      	ldr	r2, [sp, #0]
    6012:	431a      	orrs	r2, r3
    6014:	81a2      	strh	r2, [r4, #12]
    6016:	2008      	movs	r0, #8
    6018:	89a3      	ldrh	r3, [r4, #12]
    601a:	6027      	str	r7, [r4, #0]
    601c:	6127      	str	r7, [r4, #16]
    601e:	6165      	str	r5, [r4, #20]
    6020:	4018      	ands	r0, r3
    6022:	d018      	beq.n	6056 <setvbuf+0x13a>
    6024:	2001      	movs	r0, #1
    6026:	4018      	ands	r0, r3
    6028:	2300      	movs	r3, #0
    602a:	4298      	cmp	r0, r3
    602c:	d011      	beq.n	6052 <setvbuf+0x136>
    602e:	426d      	negs	r5, r5
    6030:	60a3      	str	r3, [r4, #8]
    6032:	61a5      	str	r5, [r4, #24]
    6034:	0018      	movs	r0, r3
    6036:	e7d3      	b.n	5fe0 <setvbuf+0xc4>
    6038:	9801      	ldr	r0, [sp, #4]
    603a:	f001 f95b 	bl	72f4 <malloc>
    603e:	1e07      	subs	r7, r0, #0
    6040:	d0c0      	beq.n	5fc4 <setvbuf+0xa8>
    6042:	2380      	movs	r3, #128	; 0x80
    6044:	89a2      	ldrh	r2, [r4, #12]
    6046:	9d01      	ldr	r5, [sp, #4]
    6048:	4313      	orrs	r3, r2
    604a:	81a3      	strh	r3, [r4, #12]
    604c:	e7d6      	b.n	5ffc <setvbuf+0xe0>
    604e:	2000      	movs	r0, #0
    6050:	e7ba      	b.n	5fc8 <setvbuf+0xac>
    6052:	60a5      	str	r5, [r4, #8]
    6054:	e7c4      	b.n	5fe0 <setvbuf+0xc4>
    6056:	60a0      	str	r0, [r4, #8]
    6058:	e7c2      	b.n	5fe0 <setvbuf+0xc4>
    605a:	2001      	movs	r0, #1
    605c:	4240      	negs	r0, r0
    605e:	e7bf      	b.n	5fe0 <setvbuf+0xc4>
    6060:	2000000c 	.word	0x2000000c
    6064:	0000aca0 	.word	0x0000aca0
    6068:	fffff35c 	.word	0xfffff35c
    606c:	0000acc0 	.word	0x0000acc0
    6070:	0000ac80 	.word	0x0000ac80

00006074 <strlen>:
    6074:	2300      	movs	r3, #0
    6076:	5cc2      	ldrb	r2, [r0, r3]
    6078:	3301      	adds	r3, #1
    607a:	2a00      	cmp	r2, #0
    607c:	d1fb      	bne.n	6076 <strlen+0x2>
    607e:	1e58      	subs	r0, r3, #1
    6080:	4770      	bx	lr
	...

00006084 <__swbuf_r>:
    6084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6086:	0005      	movs	r5, r0
    6088:	000e      	movs	r6, r1
    608a:	0014      	movs	r4, r2
    608c:	2800      	cmp	r0, #0
    608e:	d004      	beq.n	609a <__swbuf_r+0x16>
    6090:	6983      	ldr	r3, [r0, #24]
    6092:	2b00      	cmp	r3, #0
    6094:	d101      	bne.n	609a <__swbuf_r+0x16>
    6096:	f001 f825 	bl	70e4 <__sinit>
    609a:	4b22      	ldr	r3, [pc, #136]	; (6124 <__swbuf_r+0xa0>)
    609c:	429c      	cmp	r4, r3
    609e:	d12d      	bne.n	60fc <__swbuf_r+0x78>
    60a0:	686c      	ldr	r4, [r5, #4]
    60a2:	69a3      	ldr	r3, [r4, #24]
    60a4:	60a3      	str	r3, [r4, #8]
    60a6:	89a3      	ldrh	r3, [r4, #12]
    60a8:	071b      	lsls	r3, r3, #28
    60aa:	d531      	bpl.n	6110 <__swbuf_r+0x8c>
    60ac:	6923      	ldr	r3, [r4, #16]
    60ae:	2b00      	cmp	r3, #0
    60b0:	d02e      	beq.n	6110 <__swbuf_r+0x8c>
    60b2:	6823      	ldr	r3, [r4, #0]
    60b4:	6922      	ldr	r2, [r4, #16]
    60b6:	b2f7      	uxtb	r7, r6
    60b8:	1a98      	subs	r0, r3, r2
    60ba:	6963      	ldr	r3, [r4, #20]
    60bc:	b2f6      	uxtb	r6, r6
    60be:	4298      	cmp	r0, r3
    60c0:	db05      	blt.n	60ce <__swbuf_r+0x4a>
    60c2:	0021      	movs	r1, r4
    60c4:	0028      	movs	r0, r5
    60c6:	f000 ff9f 	bl	7008 <_fflush_r>
    60ca:	2800      	cmp	r0, #0
    60cc:	d126      	bne.n	611c <__swbuf_r+0x98>
    60ce:	68a3      	ldr	r3, [r4, #8]
    60d0:	3001      	adds	r0, #1
    60d2:	3b01      	subs	r3, #1
    60d4:	60a3      	str	r3, [r4, #8]
    60d6:	6823      	ldr	r3, [r4, #0]
    60d8:	1c5a      	adds	r2, r3, #1
    60da:	6022      	str	r2, [r4, #0]
    60dc:	701f      	strb	r7, [r3, #0]
    60de:	6963      	ldr	r3, [r4, #20]
    60e0:	4298      	cmp	r0, r3
    60e2:	d004      	beq.n	60ee <__swbuf_r+0x6a>
    60e4:	89a3      	ldrh	r3, [r4, #12]
    60e6:	07db      	lsls	r3, r3, #31
    60e8:	d51a      	bpl.n	6120 <__swbuf_r+0x9c>
    60ea:	2e0a      	cmp	r6, #10
    60ec:	d118      	bne.n	6120 <__swbuf_r+0x9c>
    60ee:	0021      	movs	r1, r4
    60f0:	0028      	movs	r0, r5
    60f2:	f000 ff89 	bl	7008 <_fflush_r>
    60f6:	2800      	cmp	r0, #0
    60f8:	d012      	beq.n	6120 <__swbuf_r+0x9c>
    60fa:	e00f      	b.n	611c <__swbuf_r+0x98>
    60fc:	4b0a      	ldr	r3, [pc, #40]	; (6128 <__swbuf_r+0xa4>)
    60fe:	429c      	cmp	r4, r3
    6100:	d101      	bne.n	6106 <__swbuf_r+0x82>
    6102:	68ac      	ldr	r4, [r5, #8]
    6104:	e7cd      	b.n	60a2 <__swbuf_r+0x1e>
    6106:	4b09      	ldr	r3, [pc, #36]	; (612c <__swbuf_r+0xa8>)
    6108:	429c      	cmp	r4, r3
    610a:	d1ca      	bne.n	60a2 <__swbuf_r+0x1e>
    610c:	68ec      	ldr	r4, [r5, #12]
    610e:	e7c8      	b.n	60a2 <__swbuf_r+0x1e>
    6110:	0021      	movs	r1, r4
    6112:	0028      	movs	r0, r5
    6114:	f000 f80c 	bl	6130 <__swsetup_r>
    6118:	2800      	cmp	r0, #0
    611a:	d0ca      	beq.n	60b2 <__swbuf_r+0x2e>
    611c:	2601      	movs	r6, #1
    611e:	4276      	negs	r6, r6
    6120:	0030      	movs	r0, r6
    6122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6124:	0000aca0 	.word	0x0000aca0
    6128:	0000acc0 	.word	0x0000acc0
    612c:	0000ac80 	.word	0x0000ac80

00006130 <__swsetup_r>:
    6130:	4b36      	ldr	r3, [pc, #216]	; (620c <__swsetup_r+0xdc>)
    6132:	b570      	push	{r4, r5, r6, lr}
    6134:	681d      	ldr	r5, [r3, #0]
    6136:	0006      	movs	r6, r0
    6138:	000c      	movs	r4, r1
    613a:	2d00      	cmp	r5, #0
    613c:	d005      	beq.n	614a <__swsetup_r+0x1a>
    613e:	69ab      	ldr	r3, [r5, #24]
    6140:	2b00      	cmp	r3, #0
    6142:	d102      	bne.n	614a <__swsetup_r+0x1a>
    6144:	0028      	movs	r0, r5
    6146:	f000 ffcd 	bl	70e4 <__sinit>
    614a:	4b31      	ldr	r3, [pc, #196]	; (6210 <__swsetup_r+0xe0>)
    614c:	429c      	cmp	r4, r3
    614e:	d10f      	bne.n	6170 <__swsetup_r+0x40>
    6150:	686c      	ldr	r4, [r5, #4]
    6152:	230c      	movs	r3, #12
    6154:	5ee2      	ldrsh	r2, [r4, r3]
    6156:	b293      	uxth	r3, r2
    6158:	0719      	lsls	r1, r3, #28
    615a:	d42d      	bmi.n	61b8 <__swsetup_r+0x88>
    615c:	06d9      	lsls	r1, r3, #27
    615e:	d411      	bmi.n	6184 <__swsetup_r+0x54>
    6160:	2309      	movs	r3, #9
    6162:	2001      	movs	r0, #1
    6164:	6033      	str	r3, [r6, #0]
    6166:	3337      	adds	r3, #55	; 0x37
    6168:	4313      	orrs	r3, r2
    616a:	81a3      	strh	r3, [r4, #12]
    616c:	4240      	negs	r0, r0
    616e:	bd70      	pop	{r4, r5, r6, pc}
    6170:	4b28      	ldr	r3, [pc, #160]	; (6214 <__swsetup_r+0xe4>)
    6172:	429c      	cmp	r4, r3
    6174:	d101      	bne.n	617a <__swsetup_r+0x4a>
    6176:	68ac      	ldr	r4, [r5, #8]
    6178:	e7eb      	b.n	6152 <__swsetup_r+0x22>
    617a:	4b27      	ldr	r3, [pc, #156]	; (6218 <__swsetup_r+0xe8>)
    617c:	429c      	cmp	r4, r3
    617e:	d1e8      	bne.n	6152 <__swsetup_r+0x22>
    6180:	68ec      	ldr	r4, [r5, #12]
    6182:	e7e6      	b.n	6152 <__swsetup_r+0x22>
    6184:	075b      	lsls	r3, r3, #29
    6186:	d513      	bpl.n	61b0 <__swsetup_r+0x80>
    6188:	6b61      	ldr	r1, [r4, #52]	; 0x34
    618a:	2900      	cmp	r1, #0
    618c:	d008      	beq.n	61a0 <__swsetup_r+0x70>
    618e:	0023      	movs	r3, r4
    6190:	3344      	adds	r3, #68	; 0x44
    6192:	4299      	cmp	r1, r3
    6194:	d002      	beq.n	619c <__swsetup_r+0x6c>
    6196:	0030      	movs	r0, r6
    6198:	f001 fbb2 	bl	7900 <_free_r>
    619c:	2300      	movs	r3, #0
    619e:	6363      	str	r3, [r4, #52]	; 0x34
    61a0:	2224      	movs	r2, #36	; 0x24
    61a2:	89a3      	ldrh	r3, [r4, #12]
    61a4:	4393      	bics	r3, r2
    61a6:	81a3      	strh	r3, [r4, #12]
    61a8:	2300      	movs	r3, #0
    61aa:	6063      	str	r3, [r4, #4]
    61ac:	6923      	ldr	r3, [r4, #16]
    61ae:	6023      	str	r3, [r4, #0]
    61b0:	2308      	movs	r3, #8
    61b2:	89a2      	ldrh	r2, [r4, #12]
    61b4:	4313      	orrs	r3, r2
    61b6:	81a3      	strh	r3, [r4, #12]
    61b8:	6923      	ldr	r3, [r4, #16]
    61ba:	2b00      	cmp	r3, #0
    61bc:	d10b      	bne.n	61d6 <__swsetup_r+0xa6>
    61be:	21a0      	movs	r1, #160	; 0xa0
    61c0:	2280      	movs	r2, #128	; 0x80
    61c2:	89a3      	ldrh	r3, [r4, #12]
    61c4:	0089      	lsls	r1, r1, #2
    61c6:	0092      	lsls	r2, r2, #2
    61c8:	400b      	ands	r3, r1
    61ca:	4293      	cmp	r3, r2
    61cc:	d003      	beq.n	61d6 <__swsetup_r+0xa6>
    61ce:	0021      	movs	r1, r4
    61d0:	0030      	movs	r0, r6
    61d2:	f001 f851 	bl	7278 <__smakebuf_r>
    61d6:	2301      	movs	r3, #1
    61d8:	89a2      	ldrh	r2, [r4, #12]
    61da:	4013      	ands	r3, r2
    61dc:	d011      	beq.n	6202 <__swsetup_r+0xd2>
    61de:	2300      	movs	r3, #0
    61e0:	60a3      	str	r3, [r4, #8]
    61e2:	6963      	ldr	r3, [r4, #20]
    61e4:	425b      	negs	r3, r3
    61e6:	61a3      	str	r3, [r4, #24]
    61e8:	2000      	movs	r0, #0
    61ea:	6923      	ldr	r3, [r4, #16]
    61ec:	4283      	cmp	r3, r0
    61ee:	d1be      	bne.n	616e <__swsetup_r+0x3e>
    61f0:	230c      	movs	r3, #12
    61f2:	5ee2      	ldrsh	r2, [r4, r3]
    61f4:	0613      	lsls	r3, r2, #24
    61f6:	d5ba      	bpl.n	616e <__swsetup_r+0x3e>
    61f8:	2340      	movs	r3, #64	; 0x40
    61fa:	4313      	orrs	r3, r2
    61fc:	81a3      	strh	r3, [r4, #12]
    61fe:	3801      	subs	r0, #1
    6200:	e7b5      	b.n	616e <__swsetup_r+0x3e>
    6202:	0792      	lsls	r2, r2, #30
    6204:	d400      	bmi.n	6208 <__swsetup_r+0xd8>
    6206:	6963      	ldr	r3, [r4, #20]
    6208:	60a3      	str	r3, [r4, #8]
    620a:	e7ed      	b.n	61e8 <__swsetup_r+0xb8>
    620c:	2000000c 	.word	0x2000000c
    6210:	0000aca0 	.word	0x0000aca0
    6214:	0000acc0 	.word	0x0000acc0
    6218:	0000ac80 	.word	0x0000ac80

0000621c <quorem>:
    621c:	b5f0      	push	{r4, r5, r6, r7, lr}
    621e:	6903      	ldr	r3, [r0, #16]
    6220:	690c      	ldr	r4, [r1, #16]
    6222:	b089      	sub	sp, #36	; 0x24
    6224:	0007      	movs	r7, r0
    6226:	9105      	str	r1, [sp, #20]
    6228:	2600      	movs	r6, #0
    622a:	429c      	cmp	r4, r3
    622c:	dc6d      	bgt.n	630a <quorem+0xee>
    622e:	000b      	movs	r3, r1
    6230:	3c01      	subs	r4, #1
    6232:	3314      	adds	r3, #20
    6234:	00a5      	lsls	r5, r4, #2
    6236:	9303      	str	r3, [sp, #12]
    6238:	195b      	adds	r3, r3, r5
    623a:	9304      	str	r3, [sp, #16]
    623c:	0003      	movs	r3, r0
    623e:	3314      	adds	r3, #20
    6240:	9302      	str	r3, [sp, #8]
    6242:	195d      	adds	r5, r3, r5
    6244:	9b04      	ldr	r3, [sp, #16]
    6246:	6828      	ldr	r0, [r5, #0]
    6248:	681b      	ldr	r3, [r3, #0]
    624a:	1c59      	adds	r1, r3, #1
    624c:	9301      	str	r3, [sp, #4]
    624e:	f001 fe73 	bl	7f38 <__udivsi3>
    6252:	9001      	str	r0, [sp, #4]
    6254:	42b0      	cmp	r0, r6
    6256:	d02d      	beq.n	62b4 <quorem+0x98>
    6258:	9b03      	ldr	r3, [sp, #12]
    625a:	9802      	ldr	r0, [sp, #8]
    625c:	469c      	mov	ip, r3
    625e:	9606      	str	r6, [sp, #24]
    6260:	4662      	mov	r2, ip
    6262:	ca08      	ldmia	r2!, {r3}
    6264:	4694      	mov	ip, r2
    6266:	9a01      	ldr	r2, [sp, #4]
    6268:	b299      	uxth	r1, r3
    626a:	4351      	muls	r1, r2
    626c:	0c1b      	lsrs	r3, r3, #16
    626e:	4353      	muls	r3, r2
    6270:	1989      	adds	r1, r1, r6
    6272:	0c0a      	lsrs	r2, r1, #16
    6274:	189b      	adds	r3, r3, r2
    6276:	9307      	str	r3, [sp, #28]
    6278:	8802      	ldrh	r2, [r0, #0]
    627a:	0c1e      	lsrs	r6, r3, #16
    627c:	9b06      	ldr	r3, [sp, #24]
    627e:	b289      	uxth	r1, r1
    6280:	18d2      	adds	r2, r2, r3
    6282:	6803      	ldr	r3, [r0, #0]
    6284:	1a52      	subs	r2, r2, r1
    6286:	0c19      	lsrs	r1, r3, #16
    6288:	466b      	mov	r3, sp
    628a:	8b9b      	ldrh	r3, [r3, #28]
    628c:	1acb      	subs	r3, r1, r3
    628e:	1411      	asrs	r1, r2, #16
    6290:	185b      	adds	r3, r3, r1
    6292:	1419      	asrs	r1, r3, #16
    6294:	b292      	uxth	r2, r2
    6296:	041b      	lsls	r3, r3, #16
    6298:	431a      	orrs	r2, r3
    629a:	9b04      	ldr	r3, [sp, #16]
    629c:	9106      	str	r1, [sp, #24]
    629e:	c004      	stmia	r0!, {r2}
    62a0:	4563      	cmp	r3, ip
    62a2:	d2dd      	bcs.n	6260 <quorem+0x44>
    62a4:	682b      	ldr	r3, [r5, #0]
    62a6:	2b00      	cmp	r3, #0
    62a8:	d104      	bne.n	62b4 <quorem+0x98>
    62aa:	9b02      	ldr	r3, [sp, #8]
    62ac:	3d04      	subs	r5, #4
    62ae:	42ab      	cmp	r3, r5
    62b0:	d32e      	bcc.n	6310 <quorem+0xf4>
    62b2:	613c      	str	r4, [r7, #16]
    62b4:	9905      	ldr	r1, [sp, #20]
    62b6:	0038      	movs	r0, r7
    62b8:	f001 fa43 	bl	7742 <__mcmp>
    62bc:	2800      	cmp	r0, #0
    62be:	db23      	blt.n	6308 <quorem+0xec>
    62c0:	2500      	movs	r5, #0
    62c2:	9b01      	ldr	r3, [sp, #4]
    62c4:	9802      	ldr	r0, [sp, #8]
    62c6:	3301      	adds	r3, #1
    62c8:	9903      	ldr	r1, [sp, #12]
    62ca:	9301      	str	r3, [sp, #4]
    62cc:	c908      	ldmia	r1!, {r3}
    62ce:	8802      	ldrh	r2, [r0, #0]
    62d0:	1955      	adds	r5, r2, r5
    62d2:	b29a      	uxth	r2, r3
    62d4:	1aaa      	subs	r2, r5, r2
    62d6:	6805      	ldr	r5, [r0, #0]
    62d8:	0c1b      	lsrs	r3, r3, #16
    62da:	0c2d      	lsrs	r5, r5, #16
    62dc:	1aeb      	subs	r3, r5, r3
    62de:	1415      	asrs	r5, r2, #16
    62e0:	195b      	adds	r3, r3, r5
    62e2:	141d      	asrs	r5, r3, #16
    62e4:	b292      	uxth	r2, r2
    62e6:	041b      	lsls	r3, r3, #16
    62e8:	4313      	orrs	r3, r2
    62ea:	c008      	stmia	r0!, {r3}
    62ec:	9b04      	ldr	r3, [sp, #16]
    62ee:	428b      	cmp	r3, r1
    62f0:	d2ec      	bcs.n	62cc <quorem+0xb0>
    62f2:	9a02      	ldr	r2, [sp, #8]
    62f4:	00a3      	lsls	r3, r4, #2
    62f6:	18d3      	adds	r3, r2, r3
    62f8:	681a      	ldr	r2, [r3, #0]
    62fa:	2a00      	cmp	r2, #0
    62fc:	d104      	bne.n	6308 <quorem+0xec>
    62fe:	9a02      	ldr	r2, [sp, #8]
    6300:	3b04      	subs	r3, #4
    6302:	429a      	cmp	r2, r3
    6304:	d309      	bcc.n	631a <quorem+0xfe>
    6306:	613c      	str	r4, [r7, #16]
    6308:	9e01      	ldr	r6, [sp, #4]
    630a:	0030      	movs	r0, r6
    630c:	b009      	add	sp, #36	; 0x24
    630e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6310:	682b      	ldr	r3, [r5, #0]
    6312:	2b00      	cmp	r3, #0
    6314:	d1cd      	bne.n	62b2 <quorem+0x96>
    6316:	3c01      	subs	r4, #1
    6318:	e7c7      	b.n	62aa <quorem+0x8e>
    631a:	681a      	ldr	r2, [r3, #0]
    631c:	2a00      	cmp	r2, #0
    631e:	d1f2      	bne.n	6306 <quorem+0xea>
    6320:	3c01      	subs	r4, #1
    6322:	e7ec      	b.n	62fe <quorem+0xe2>

00006324 <_dtoa_r>:
    6324:	b5f0      	push	{r4, r5, r6, r7, lr}
    6326:	0016      	movs	r6, r2
    6328:	001f      	movs	r7, r3
    632a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    632c:	b09d      	sub	sp, #116	; 0x74
    632e:	9004      	str	r0, [sp, #16]
    6330:	9d25      	ldr	r5, [sp, #148]	; 0x94
    6332:	9606      	str	r6, [sp, #24]
    6334:	9707      	str	r7, [sp, #28]
    6336:	2c00      	cmp	r4, #0
    6338:	d108      	bne.n	634c <_dtoa_r+0x28>
    633a:	2010      	movs	r0, #16
    633c:	f000 ffda 	bl	72f4 <malloc>
    6340:	9b04      	ldr	r3, [sp, #16]
    6342:	6258      	str	r0, [r3, #36]	; 0x24
    6344:	6044      	str	r4, [r0, #4]
    6346:	6084      	str	r4, [r0, #8]
    6348:	6004      	str	r4, [r0, #0]
    634a:	60c4      	str	r4, [r0, #12]
    634c:	9b04      	ldr	r3, [sp, #16]
    634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6350:	6819      	ldr	r1, [r3, #0]
    6352:	2900      	cmp	r1, #0
    6354:	d00b      	beq.n	636e <_dtoa_r+0x4a>
    6356:	685a      	ldr	r2, [r3, #4]
    6358:	2301      	movs	r3, #1
    635a:	4093      	lsls	r3, r2
    635c:	604a      	str	r2, [r1, #4]
    635e:	608b      	str	r3, [r1, #8]
    6360:	9804      	ldr	r0, [sp, #16]
    6362:	f001 f814 	bl	738e <_Bfree>
    6366:	2200      	movs	r2, #0
    6368:	9b04      	ldr	r3, [sp, #16]
    636a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    636c:	601a      	str	r2, [r3, #0]
    636e:	9b07      	ldr	r3, [sp, #28]
    6370:	2b00      	cmp	r3, #0
    6372:	da1f      	bge.n	63b4 <_dtoa_r+0x90>
    6374:	2301      	movs	r3, #1
    6376:	602b      	str	r3, [r5, #0]
    6378:	007b      	lsls	r3, r7, #1
    637a:	085b      	lsrs	r3, r3, #1
    637c:	9307      	str	r3, [sp, #28]
    637e:	9c07      	ldr	r4, [sp, #28]
    6380:	4bb7      	ldr	r3, [pc, #732]	; (6660 <_dtoa_r+0x33c>)
    6382:	0022      	movs	r2, r4
    6384:	9319      	str	r3, [sp, #100]	; 0x64
    6386:	401a      	ands	r2, r3
    6388:	429a      	cmp	r2, r3
    638a:	d116      	bne.n	63ba <_dtoa_r+0x96>
    638c:	4bb5      	ldr	r3, [pc, #724]	; (6664 <_dtoa_r+0x340>)
    638e:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6390:	6013      	str	r3, [r2, #0]
    6392:	9b06      	ldr	r3, [sp, #24]
    6394:	2b00      	cmp	r3, #0
    6396:	d103      	bne.n	63a0 <_dtoa_r+0x7c>
    6398:	0324      	lsls	r4, r4, #12
    639a:	d101      	bne.n	63a0 <_dtoa_r+0x7c>
    639c:	f000 fd91 	bl	6ec2 <_dtoa_r+0xb9e>
    63a0:	4bb1      	ldr	r3, [pc, #708]	; (6668 <_dtoa_r+0x344>)
    63a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
    63a4:	930a      	str	r3, [sp, #40]	; 0x28
    63a6:	4bb1      	ldr	r3, [pc, #708]	; (666c <_dtoa_r+0x348>)
    63a8:	2a00      	cmp	r2, #0
    63aa:	d001      	beq.n	63b0 <_dtoa_r+0x8c>
    63ac:	f000 fd8f 	bl	6ece <_dtoa_r+0xbaa>
    63b0:	f000 fd8f 	bl	6ed2 <_dtoa_r+0xbae>
    63b4:	2300      	movs	r3, #0
    63b6:	602b      	str	r3, [r5, #0]
    63b8:	e7e1      	b.n	637e <_dtoa_r+0x5a>
    63ba:	9e06      	ldr	r6, [sp, #24]
    63bc:	9f07      	ldr	r7, [sp, #28]
    63be:	2200      	movs	r2, #0
    63c0:	2300      	movs	r3, #0
    63c2:	0030      	movs	r0, r6
    63c4:	0039      	movs	r1, r7
    63c6:	f001 ff3d 	bl	8244 <__aeabi_dcmpeq>
    63ca:	1e05      	subs	r5, r0, #0
    63cc:	d00e      	beq.n	63ec <_dtoa_r+0xc8>
    63ce:	2301      	movs	r3, #1
    63d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
    63d2:	6013      	str	r3, [r2, #0]
    63d4:	4ba6      	ldr	r3, [pc, #664]	; (6670 <_dtoa_r+0x34c>)
    63d6:	9a26      	ldr	r2, [sp, #152]	; 0x98
    63d8:	930a      	str	r3, [sp, #40]	; 0x28
    63da:	2a00      	cmp	r2, #0
    63dc:	d101      	bne.n	63e2 <_dtoa_r+0xbe>
    63de:	f000 fd78 	bl	6ed2 <_dtoa_r+0xbae>
    63e2:	4aa4      	ldr	r2, [pc, #656]	; (6674 <_dtoa_r+0x350>)
    63e4:	9926      	ldr	r1, [sp, #152]	; 0x98
    63e6:	600a      	str	r2, [r1, #0]
    63e8:	f000 fd73 	bl	6ed2 <_dtoa_r+0xbae>
    63ec:	ab1a      	add	r3, sp, #104	; 0x68
    63ee:	9301      	str	r3, [sp, #4]
    63f0:	ab1b      	add	r3, sp, #108	; 0x6c
    63f2:	9300      	str	r3, [sp, #0]
    63f4:	0032      	movs	r2, r6
    63f6:	003b      	movs	r3, r7
    63f8:	9804      	ldr	r0, [sp, #16]
    63fa:	f001 fa1f 	bl	783c <__d2b>
    63fe:	0063      	lsls	r3, r4, #1
    6400:	9005      	str	r0, [sp, #20]
    6402:	0d5b      	lsrs	r3, r3, #21
    6404:	d100      	bne.n	6408 <_dtoa_r+0xe4>
    6406:	e07f      	b.n	6508 <_dtoa_r+0x1e4>
    6408:	033a      	lsls	r2, r7, #12
    640a:	4c9b      	ldr	r4, [pc, #620]	; (6678 <_dtoa_r+0x354>)
    640c:	0b12      	lsrs	r2, r2, #12
    640e:	4314      	orrs	r4, r2
    6410:	0021      	movs	r1, r4
    6412:	4a9a      	ldr	r2, [pc, #616]	; (667c <_dtoa_r+0x358>)
    6414:	0030      	movs	r0, r6
    6416:	9518      	str	r5, [sp, #96]	; 0x60
    6418:	189e      	adds	r6, r3, r2
    641a:	2200      	movs	r2, #0
    641c:	4b98      	ldr	r3, [pc, #608]	; (6680 <_dtoa_r+0x35c>)
    641e:	f003 fe59 	bl	a0d4 <__aeabi_dsub>
    6422:	4a98      	ldr	r2, [pc, #608]	; (6684 <_dtoa_r+0x360>)
    6424:	4b98      	ldr	r3, [pc, #608]	; (6688 <_dtoa_r+0x364>)
    6426:	f003 fbd5 	bl	9bd4 <__aeabi_dmul>
    642a:	4a98      	ldr	r2, [pc, #608]	; (668c <_dtoa_r+0x368>)
    642c:	4b98      	ldr	r3, [pc, #608]	; (6690 <_dtoa_r+0x36c>)
    642e:	f002 fc8d 	bl	8d4c <__aeabi_dadd>
    6432:	0004      	movs	r4, r0
    6434:	0030      	movs	r0, r6
    6436:	000d      	movs	r5, r1
    6438:	f004 f9b6 	bl	a7a8 <__aeabi_i2d>
    643c:	4a95      	ldr	r2, [pc, #596]	; (6694 <_dtoa_r+0x370>)
    643e:	4b96      	ldr	r3, [pc, #600]	; (6698 <_dtoa_r+0x374>)
    6440:	f003 fbc8 	bl	9bd4 <__aeabi_dmul>
    6444:	0002      	movs	r2, r0
    6446:	000b      	movs	r3, r1
    6448:	0020      	movs	r0, r4
    644a:	0029      	movs	r1, r5
    644c:	f002 fc7e 	bl	8d4c <__aeabi_dadd>
    6450:	0004      	movs	r4, r0
    6452:	000d      	movs	r5, r1
    6454:	f004 f974 	bl	a740 <__aeabi_d2iz>
    6458:	2200      	movs	r2, #0
    645a:	9003      	str	r0, [sp, #12]
    645c:	2300      	movs	r3, #0
    645e:	0020      	movs	r0, r4
    6460:	0029      	movs	r1, r5
    6462:	f001 fef5 	bl	8250 <__aeabi_dcmplt>
    6466:	2800      	cmp	r0, #0
    6468:	d00e      	beq.n	6488 <_dtoa_r+0x164>
    646a:	9803      	ldr	r0, [sp, #12]
    646c:	f004 f99c 	bl	a7a8 <__aeabi_i2d>
    6470:	000b      	movs	r3, r1
    6472:	0002      	movs	r2, r0
    6474:	0029      	movs	r1, r5
    6476:	0020      	movs	r0, r4
    6478:	f001 fee4 	bl	8244 <__aeabi_dcmpeq>
    647c:	0003      	movs	r3, r0
    647e:	4258      	negs	r0, r3
    6480:	4158      	adcs	r0, r3
    6482:	9b03      	ldr	r3, [sp, #12]
    6484:	1a1b      	subs	r3, r3, r0
    6486:	9303      	str	r3, [sp, #12]
    6488:	2301      	movs	r3, #1
    648a:	9316      	str	r3, [sp, #88]	; 0x58
    648c:	9b03      	ldr	r3, [sp, #12]
    648e:	2b16      	cmp	r3, #22
    6490:	d80f      	bhi.n	64b2 <_dtoa_r+0x18e>
    6492:	4982      	ldr	r1, [pc, #520]	; (669c <_dtoa_r+0x378>)
    6494:	00db      	lsls	r3, r3, #3
    6496:	18c9      	adds	r1, r1, r3
    6498:	6808      	ldr	r0, [r1, #0]
    649a:	6849      	ldr	r1, [r1, #4]
    649c:	9a06      	ldr	r2, [sp, #24]
    649e:	9b07      	ldr	r3, [sp, #28]
    64a0:	f001 feea 	bl	8278 <__aeabi_dcmpgt>
    64a4:	2800      	cmp	r0, #0
    64a6:	d04b      	beq.n	6540 <_dtoa_r+0x21c>
    64a8:	9b03      	ldr	r3, [sp, #12]
    64aa:	3b01      	subs	r3, #1
    64ac:	9303      	str	r3, [sp, #12]
    64ae:	2300      	movs	r3, #0
    64b0:	9316      	str	r3, [sp, #88]	; 0x58
    64b2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    64b4:	1b9e      	subs	r6, r3, r6
    64b6:	2300      	movs	r3, #0
    64b8:	930b      	str	r3, [sp, #44]	; 0x2c
    64ba:	0033      	movs	r3, r6
    64bc:	3b01      	subs	r3, #1
    64be:	930c      	str	r3, [sp, #48]	; 0x30
    64c0:	d504      	bpl.n	64cc <_dtoa_r+0x1a8>
    64c2:	2301      	movs	r3, #1
    64c4:	1b9b      	subs	r3, r3, r6
    64c6:	930b      	str	r3, [sp, #44]	; 0x2c
    64c8:	2300      	movs	r3, #0
    64ca:	930c      	str	r3, [sp, #48]	; 0x30
    64cc:	9b03      	ldr	r3, [sp, #12]
    64ce:	2b00      	cmp	r3, #0
    64d0:	db38      	blt.n	6544 <_dtoa_r+0x220>
    64d2:	9a03      	ldr	r2, [sp, #12]
    64d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    64d6:	4694      	mov	ip, r2
    64d8:	4463      	add	r3, ip
    64da:	930c      	str	r3, [sp, #48]	; 0x30
    64dc:	2300      	movs	r3, #0
    64de:	920f      	str	r2, [sp, #60]	; 0x3c
    64e0:	9308      	str	r3, [sp, #32]
    64e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
    64e4:	2501      	movs	r5, #1
    64e6:	2b09      	cmp	r3, #9
    64e8:	d900      	bls.n	64ec <_dtoa_r+0x1c8>
    64ea:	e091      	b.n	6610 <_dtoa_r+0x2ec>
    64ec:	2b05      	cmp	r3, #5
    64ee:	dd02      	ble.n	64f6 <_dtoa_r+0x1d2>
    64f0:	2500      	movs	r5, #0
    64f2:	3b04      	subs	r3, #4
    64f4:	9322      	str	r3, [sp, #136]	; 0x88
    64f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    64f8:	1e98      	subs	r0, r3, #2
    64fa:	2803      	cmp	r0, #3
    64fc:	d900      	bls.n	6500 <_dtoa_r+0x1dc>
    64fe:	e091      	b.n	6624 <_dtoa_r+0x300>
    6500:	f001 fd10 	bl	7f24 <__gnu_thumb1_case_uqi>
    6504:	76298482 	.word	0x76298482
    6508:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    650a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    650c:	189e      	adds	r6, r3, r2
    650e:	4b64      	ldr	r3, [pc, #400]	; (66a0 <_dtoa_r+0x37c>)
    6510:	18f2      	adds	r2, r6, r3
    6512:	2a20      	cmp	r2, #32
    6514:	dd0f      	ble.n	6536 <_dtoa_r+0x212>
    6516:	4b63      	ldr	r3, [pc, #396]	; (66a4 <_dtoa_r+0x380>)
    6518:	9806      	ldr	r0, [sp, #24]
    651a:	18f3      	adds	r3, r6, r3
    651c:	40d8      	lsrs	r0, r3
    651e:	2340      	movs	r3, #64	; 0x40
    6520:	1a9b      	subs	r3, r3, r2
    6522:	409c      	lsls	r4, r3
    6524:	4320      	orrs	r0, r4
    6526:	f004 f981 	bl	a82c <__aeabi_ui2d>
    652a:	2301      	movs	r3, #1
    652c:	4c5e      	ldr	r4, [pc, #376]	; (66a8 <_dtoa_r+0x384>)
    652e:	3e01      	subs	r6, #1
    6530:	1909      	adds	r1, r1, r4
    6532:	9318      	str	r3, [sp, #96]	; 0x60
    6534:	e771      	b.n	641a <_dtoa_r+0xf6>
    6536:	2320      	movs	r3, #32
    6538:	9806      	ldr	r0, [sp, #24]
    653a:	1a9b      	subs	r3, r3, r2
    653c:	4098      	lsls	r0, r3
    653e:	e7f2      	b.n	6526 <_dtoa_r+0x202>
    6540:	9016      	str	r0, [sp, #88]	; 0x58
    6542:	e7b6      	b.n	64b2 <_dtoa_r+0x18e>
    6544:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6546:	9a03      	ldr	r2, [sp, #12]
    6548:	1a9b      	subs	r3, r3, r2
    654a:	930b      	str	r3, [sp, #44]	; 0x2c
    654c:	4253      	negs	r3, r2
    654e:	9308      	str	r3, [sp, #32]
    6550:	2300      	movs	r3, #0
    6552:	930f      	str	r3, [sp, #60]	; 0x3c
    6554:	e7c5      	b.n	64e2 <_dtoa_r+0x1be>
    6556:	2301      	movs	r3, #1
    6558:	930e      	str	r3, [sp, #56]	; 0x38
    655a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    655c:	2b00      	cmp	r3, #0
    655e:	dd65      	ble.n	662c <_dtoa_r+0x308>
    6560:	001f      	movs	r7, r3
    6562:	930d      	str	r3, [sp, #52]	; 0x34
    6564:	9a04      	ldr	r2, [sp, #16]
    6566:	6a54      	ldr	r4, [r2, #36]	; 0x24
    6568:	2200      	movs	r2, #0
    656a:	6062      	str	r2, [r4, #4]
    656c:	3204      	adds	r2, #4
    656e:	0011      	movs	r1, r2
    6570:	3114      	adds	r1, #20
    6572:	4299      	cmp	r1, r3
    6574:	d95f      	bls.n	6636 <_dtoa_r+0x312>
    6576:	6861      	ldr	r1, [r4, #4]
    6578:	9804      	ldr	r0, [sp, #16]
    657a:	f000 fed0 	bl	731e <_Balloc>
    657e:	9b04      	ldr	r3, [sp, #16]
    6580:	6020      	str	r0, [r4, #0]
    6582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6584:	681b      	ldr	r3, [r3, #0]
    6586:	930a      	str	r3, [sp, #40]	; 0x28
    6588:	2f0e      	cmp	r7, #14
    658a:	d900      	bls.n	658e <_dtoa_r+0x26a>
    658c:	e105      	b.n	679a <_dtoa_r+0x476>
    658e:	2d00      	cmp	r5, #0
    6590:	d100      	bne.n	6594 <_dtoa_r+0x270>
    6592:	e102      	b.n	679a <_dtoa_r+0x476>
    6594:	9b06      	ldr	r3, [sp, #24]
    6596:	9c07      	ldr	r4, [sp, #28]
    6598:	9314      	str	r3, [sp, #80]	; 0x50
    659a:	9415      	str	r4, [sp, #84]	; 0x54
    659c:	9b03      	ldr	r3, [sp, #12]
    659e:	2b00      	cmp	r3, #0
    65a0:	dc00      	bgt.n	65a4 <_dtoa_r+0x280>
    65a2:	e085      	b.n	66b0 <_dtoa_r+0x38c>
    65a4:	001a      	movs	r2, r3
    65a6:	210f      	movs	r1, #15
    65a8:	4b3c      	ldr	r3, [pc, #240]	; (669c <_dtoa_r+0x378>)
    65aa:	400a      	ands	r2, r1
    65ac:	00d2      	lsls	r2, r2, #3
    65ae:	189b      	adds	r3, r3, r2
    65b0:	685c      	ldr	r4, [r3, #4]
    65b2:	681b      	ldr	r3, [r3, #0]
    65b4:	9310      	str	r3, [sp, #64]	; 0x40
    65b6:	9411      	str	r4, [sp, #68]	; 0x44
    65b8:	9b03      	ldr	r3, [sp, #12]
    65ba:	2402      	movs	r4, #2
    65bc:	111d      	asrs	r5, r3, #4
    65be:	06eb      	lsls	r3, r5, #27
    65c0:	d50a      	bpl.n	65d8 <_dtoa_r+0x2b4>
    65c2:	4b3a      	ldr	r3, [pc, #232]	; (66ac <_dtoa_r+0x388>)
    65c4:	400d      	ands	r5, r1
    65c6:	6a1a      	ldr	r2, [r3, #32]
    65c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    65ca:	9814      	ldr	r0, [sp, #80]	; 0x50
    65cc:	9915      	ldr	r1, [sp, #84]	; 0x54
    65ce:	f002 fecd 	bl	936c <__aeabi_ddiv>
    65d2:	9006      	str	r0, [sp, #24]
    65d4:	9107      	str	r1, [sp, #28]
    65d6:	3401      	adds	r4, #1
    65d8:	4e34      	ldr	r6, [pc, #208]	; (66ac <_dtoa_r+0x388>)
    65da:	2d00      	cmp	r5, #0
    65dc:	d130      	bne.n	6640 <_dtoa_r+0x31c>
    65de:	9a10      	ldr	r2, [sp, #64]	; 0x40
    65e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    65e2:	9806      	ldr	r0, [sp, #24]
    65e4:	9907      	ldr	r1, [sp, #28]
    65e6:	f002 fec1 	bl	936c <__aeabi_ddiv>
    65ea:	9006      	str	r0, [sp, #24]
    65ec:	9107      	str	r1, [sp, #28]
    65ee:	e07a      	b.n	66e6 <_dtoa_r+0x3c2>
    65f0:	2301      	movs	r3, #1
    65f2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    65f4:	930e      	str	r3, [sp, #56]	; 0x38
    65f6:	4694      	mov	ip, r2
    65f8:	9b03      	ldr	r3, [sp, #12]
    65fa:	4463      	add	r3, ip
    65fc:	1c5f      	adds	r7, r3, #1
    65fe:	930d      	str	r3, [sp, #52]	; 0x34
    6600:	1e3b      	subs	r3, r7, #0
    6602:	dcaf      	bgt.n	6564 <_dtoa_r+0x240>
    6604:	2301      	movs	r3, #1
    6606:	e7ad      	b.n	6564 <_dtoa_r+0x240>
    6608:	2300      	movs	r3, #0
    660a:	e7a5      	b.n	6558 <_dtoa_r+0x234>
    660c:	2300      	movs	r3, #0
    660e:	e7f0      	b.n	65f2 <_dtoa_r+0x2ce>
    6610:	2300      	movs	r3, #0
    6612:	950e      	str	r5, [sp, #56]	; 0x38
    6614:	9322      	str	r3, [sp, #136]	; 0x88
    6616:	3b01      	subs	r3, #1
    6618:	2200      	movs	r2, #0
    661a:	930d      	str	r3, [sp, #52]	; 0x34
    661c:	001f      	movs	r7, r3
    661e:	3313      	adds	r3, #19
    6620:	9223      	str	r2, [sp, #140]	; 0x8c
    6622:	e79f      	b.n	6564 <_dtoa_r+0x240>
    6624:	2301      	movs	r3, #1
    6626:	930e      	str	r3, [sp, #56]	; 0x38
    6628:	3b02      	subs	r3, #2
    662a:	e7f5      	b.n	6618 <_dtoa_r+0x2f4>
    662c:	2301      	movs	r3, #1
    662e:	930d      	str	r3, [sp, #52]	; 0x34
    6630:	001f      	movs	r7, r3
    6632:	001a      	movs	r2, r3
    6634:	e7f4      	b.n	6620 <_dtoa_r+0x2fc>
    6636:	6861      	ldr	r1, [r4, #4]
    6638:	0052      	lsls	r2, r2, #1
    663a:	3101      	adds	r1, #1
    663c:	6061      	str	r1, [r4, #4]
    663e:	e796      	b.n	656e <_dtoa_r+0x24a>
    6640:	2301      	movs	r3, #1
    6642:	421d      	tst	r5, r3
    6644:	d008      	beq.n	6658 <_dtoa_r+0x334>
    6646:	9810      	ldr	r0, [sp, #64]	; 0x40
    6648:	9911      	ldr	r1, [sp, #68]	; 0x44
    664a:	18e4      	adds	r4, r4, r3
    664c:	6832      	ldr	r2, [r6, #0]
    664e:	6873      	ldr	r3, [r6, #4]
    6650:	f003 fac0 	bl	9bd4 <__aeabi_dmul>
    6654:	9010      	str	r0, [sp, #64]	; 0x40
    6656:	9111      	str	r1, [sp, #68]	; 0x44
    6658:	106d      	asrs	r5, r5, #1
    665a:	3608      	adds	r6, #8
    665c:	e7bd      	b.n	65da <_dtoa_r+0x2b6>
    665e:	46c0      	nop			; (mov r8, r8)
    6660:	7ff00000 	.word	0x7ff00000
    6664:	0000270f 	.word	0x0000270f
    6668:	0000ac79 	.word	0x0000ac79
    666c:	0000ac7c 	.word	0x0000ac7c
    6670:	0000ac4c 	.word	0x0000ac4c
    6674:	0000ac4d 	.word	0x0000ac4d
    6678:	3ff00000 	.word	0x3ff00000
    667c:	fffffc01 	.word	0xfffffc01
    6680:	3ff80000 	.word	0x3ff80000
    6684:	636f4361 	.word	0x636f4361
    6688:	3fd287a7 	.word	0x3fd287a7
    668c:	8b60c8b3 	.word	0x8b60c8b3
    6690:	3fc68a28 	.word	0x3fc68a28
    6694:	509f79fb 	.word	0x509f79fb
    6698:	3fd34413 	.word	0x3fd34413
    669c:	0000ad08 	.word	0x0000ad08
    66a0:	00000432 	.word	0x00000432
    66a4:	00000412 	.word	0x00000412
    66a8:	fe100000 	.word	0xfe100000
    66ac:	0000ace0 	.word	0x0000ace0
    66b0:	9b03      	ldr	r3, [sp, #12]
    66b2:	2402      	movs	r4, #2
    66b4:	2b00      	cmp	r3, #0
    66b6:	d016      	beq.n	66e6 <_dtoa_r+0x3c2>
    66b8:	9814      	ldr	r0, [sp, #80]	; 0x50
    66ba:	9915      	ldr	r1, [sp, #84]	; 0x54
    66bc:	425d      	negs	r5, r3
    66be:	230f      	movs	r3, #15
    66c0:	4aca      	ldr	r2, [pc, #808]	; (69ec <_dtoa_r+0x6c8>)
    66c2:	402b      	ands	r3, r5
    66c4:	00db      	lsls	r3, r3, #3
    66c6:	18d3      	adds	r3, r2, r3
    66c8:	681a      	ldr	r2, [r3, #0]
    66ca:	685b      	ldr	r3, [r3, #4]
    66cc:	f003 fa82 	bl	9bd4 <__aeabi_dmul>
    66d0:	2300      	movs	r3, #0
    66d2:	9006      	str	r0, [sp, #24]
    66d4:	9107      	str	r1, [sp, #28]
    66d6:	4ec6      	ldr	r6, [pc, #792]	; (69f0 <_dtoa_r+0x6cc>)
    66d8:	112d      	asrs	r5, r5, #4
    66da:	2d00      	cmp	r5, #0
    66dc:	d000      	beq.n	66e0 <_dtoa_r+0x3bc>
    66de:	e08c      	b.n	67fa <_dtoa_r+0x4d6>
    66e0:	2b00      	cmp	r3, #0
    66e2:	d000      	beq.n	66e6 <_dtoa_r+0x3c2>
    66e4:	e781      	b.n	65ea <_dtoa_r+0x2c6>
    66e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    66e8:	2b00      	cmp	r3, #0
    66ea:	d100      	bne.n	66ee <_dtoa_r+0x3ca>
    66ec:	e091      	b.n	6812 <_dtoa_r+0x4ee>
    66ee:	9a06      	ldr	r2, [sp, #24]
    66f0:	9b07      	ldr	r3, [sp, #28]
    66f2:	9210      	str	r2, [sp, #64]	; 0x40
    66f4:	9311      	str	r3, [sp, #68]	; 0x44
    66f6:	9810      	ldr	r0, [sp, #64]	; 0x40
    66f8:	9911      	ldr	r1, [sp, #68]	; 0x44
    66fa:	2200      	movs	r2, #0
    66fc:	4bbd      	ldr	r3, [pc, #756]	; (69f4 <_dtoa_r+0x6d0>)
    66fe:	f001 fda7 	bl	8250 <__aeabi_dcmplt>
    6702:	2800      	cmp	r0, #0
    6704:	d100      	bne.n	6708 <_dtoa_r+0x3e4>
    6706:	e084      	b.n	6812 <_dtoa_r+0x4ee>
    6708:	2f00      	cmp	r7, #0
    670a:	d100      	bne.n	670e <_dtoa_r+0x3ea>
    670c:	e081      	b.n	6812 <_dtoa_r+0x4ee>
    670e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6710:	2b00      	cmp	r3, #0
    6712:	dd3e      	ble.n	6792 <_dtoa_r+0x46e>
    6714:	9810      	ldr	r0, [sp, #64]	; 0x40
    6716:	9911      	ldr	r1, [sp, #68]	; 0x44
    6718:	9b03      	ldr	r3, [sp, #12]
    671a:	2200      	movs	r2, #0
    671c:	1e5e      	subs	r6, r3, #1
    671e:	4bb6      	ldr	r3, [pc, #728]	; (69f8 <_dtoa_r+0x6d4>)
    6720:	f003 fa58 	bl	9bd4 <__aeabi_dmul>
    6724:	9006      	str	r0, [sp, #24]
    6726:	9107      	str	r1, [sp, #28]
    6728:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    672a:	3401      	adds	r4, #1
    672c:	0020      	movs	r0, r4
    672e:	f004 f83b 	bl	a7a8 <__aeabi_i2d>
    6732:	9a06      	ldr	r2, [sp, #24]
    6734:	9b07      	ldr	r3, [sp, #28]
    6736:	f003 fa4d 	bl	9bd4 <__aeabi_dmul>
    673a:	2200      	movs	r2, #0
    673c:	4baf      	ldr	r3, [pc, #700]	; (69fc <_dtoa_r+0x6d8>)
    673e:	f002 fb05 	bl	8d4c <__aeabi_dadd>
    6742:	9012      	str	r0, [sp, #72]	; 0x48
    6744:	9113      	str	r1, [sp, #76]	; 0x4c
    6746:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6748:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    674a:	4aad      	ldr	r2, [pc, #692]	; (6a00 <_dtoa_r+0x6dc>)
    674c:	9310      	str	r3, [sp, #64]	; 0x40
    674e:	9411      	str	r4, [sp, #68]	; 0x44
    6750:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6752:	189c      	adds	r4, r3, r2
    6754:	9411      	str	r4, [sp, #68]	; 0x44
    6756:	2d00      	cmp	r5, #0
    6758:	d15e      	bne.n	6818 <_dtoa_r+0x4f4>
    675a:	9806      	ldr	r0, [sp, #24]
    675c:	9907      	ldr	r1, [sp, #28]
    675e:	2200      	movs	r2, #0
    6760:	4ba8      	ldr	r3, [pc, #672]	; (6a04 <_dtoa_r+0x6e0>)
    6762:	f003 fcb7 	bl	a0d4 <__aeabi_dsub>
    6766:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6768:	0023      	movs	r3, r4
    676a:	9006      	str	r0, [sp, #24]
    676c:	9107      	str	r1, [sp, #28]
    676e:	f001 fd83 	bl	8278 <__aeabi_dcmpgt>
    6772:	2800      	cmp	r0, #0
    6774:	d000      	beq.n	6778 <_dtoa_r+0x454>
    6776:	e301      	b.n	6d7c <_dtoa_r+0xa58>
    6778:	48a3      	ldr	r0, [pc, #652]	; (6a08 <_dtoa_r+0x6e4>)
    677a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    677c:	4684      	mov	ip, r0
    677e:	4461      	add	r1, ip
    6780:	000b      	movs	r3, r1
    6782:	9806      	ldr	r0, [sp, #24]
    6784:	9907      	ldr	r1, [sp, #28]
    6786:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6788:	f001 fd62 	bl	8250 <__aeabi_dcmplt>
    678c:	2800      	cmp	r0, #0
    678e:	d000      	beq.n	6792 <_dtoa_r+0x46e>
    6790:	e2e8      	b.n	6d64 <_dtoa_r+0xa40>
    6792:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6794:	9c15      	ldr	r4, [sp, #84]	; 0x54
    6796:	9306      	str	r3, [sp, #24]
    6798:	9407      	str	r4, [sp, #28]
    679a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    679c:	2b00      	cmp	r3, #0
    679e:	da00      	bge.n	67a2 <_dtoa_r+0x47e>
    67a0:	e157      	b.n	6a52 <_dtoa_r+0x72e>
    67a2:	9a03      	ldr	r2, [sp, #12]
    67a4:	2a0e      	cmp	r2, #14
    67a6:	dd00      	ble.n	67aa <_dtoa_r+0x486>
    67a8:	e153      	b.n	6a52 <_dtoa_r+0x72e>
    67aa:	4b90      	ldr	r3, [pc, #576]	; (69ec <_dtoa_r+0x6c8>)
    67ac:	00d2      	lsls	r2, r2, #3
    67ae:	189b      	adds	r3, r3, r2
    67b0:	685c      	ldr	r4, [r3, #4]
    67b2:	681b      	ldr	r3, [r3, #0]
    67b4:	9308      	str	r3, [sp, #32]
    67b6:	9409      	str	r4, [sp, #36]	; 0x24
    67b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    67ba:	2b00      	cmp	r3, #0
    67bc:	db00      	blt.n	67c0 <_dtoa_r+0x49c>
    67be:	e0ce      	b.n	695e <_dtoa_r+0x63a>
    67c0:	2f00      	cmp	r7, #0
    67c2:	dd00      	ble.n	67c6 <_dtoa_r+0x4a2>
    67c4:	e0cb      	b.n	695e <_dtoa_r+0x63a>
    67c6:	d000      	beq.n	67ca <_dtoa_r+0x4a6>
    67c8:	e2cf      	b.n	6d6a <_dtoa_r+0xa46>
    67ca:	9808      	ldr	r0, [sp, #32]
    67cc:	9909      	ldr	r1, [sp, #36]	; 0x24
    67ce:	2200      	movs	r2, #0
    67d0:	4b8c      	ldr	r3, [pc, #560]	; (6a04 <_dtoa_r+0x6e0>)
    67d2:	f003 f9ff 	bl	9bd4 <__aeabi_dmul>
    67d6:	9a06      	ldr	r2, [sp, #24]
    67d8:	9b07      	ldr	r3, [sp, #28]
    67da:	f001 fd57 	bl	828c <__aeabi_dcmpge>
    67de:	003e      	movs	r6, r7
    67e0:	9708      	str	r7, [sp, #32]
    67e2:	2800      	cmp	r0, #0
    67e4:	d000      	beq.n	67e8 <_dtoa_r+0x4c4>
    67e6:	e2a4      	b.n	6d32 <_dtoa_r+0xa0e>
    67e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    67ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67ec:	1c5d      	adds	r5, r3, #1
    67ee:	2331      	movs	r3, #49	; 0x31
    67f0:	7013      	strb	r3, [r2, #0]
    67f2:	9b03      	ldr	r3, [sp, #12]
    67f4:	3301      	adds	r3, #1
    67f6:	9303      	str	r3, [sp, #12]
    67f8:	e29f      	b.n	6d3a <_dtoa_r+0xa16>
    67fa:	2201      	movs	r2, #1
    67fc:	4215      	tst	r5, r2
    67fe:	d005      	beq.n	680c <_dtoa_r+0x4e8>
    6800:	18a4      	adds	r4, r4, r2
    6802:	6832      	ldr	r2, [r6, #0]
    6804:	6873      	ldr	r3, [r6, #4]
    6806:	f003 f9e5 	bl	9bd4 <__aeabi_dmul>
    680a:	2301      	movs	r3, #1
    680c:	106d      	asrs	r5, r5, #1
    680e:	3608      	adds	r6, #8
    6810:	e763      	b.n	66da <_dtoa_r+0x3b6>
    6812:	9e03      	ldr	r6, [sp, #12]
    6814:	003d      	movs	r5, r7
    6816:	e789      	b.n	672c <_dtoa_r+0x408>
    6818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    681a:	1e69      	subs	r1, r5, #1
    681c:	1952      	adds	r2, r2, r5
    681e:	9217      	str	r2, [sp, #92]	; 0x5c
    6820:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6822:	4b72      	ldr	r3, [pc, #456]	; (69ec <_dtoa_r+0x6c8>)
    6824:	00c9      	lsls	r1, r1, #3
    6826:	2a00      	cmp	r2, #0
    6828:	d04a      	beq.n	68c0 <_dtoa_r+0x59c>
    682a:	185b      	adds	r3, r3, r1
    682c:	681a      	ldr	r2, [r3, #0]
    682e:	685b      	ldr	r3, [r3, #4]
    6830:	2000      	movs	r0, #0
    6832:	4976      	ldr	r1, [pc, #472]	; (6a0c <_dtoa_r+0x6e8>)
    6834:	f002 fd9a 	bl	936c <__aeabi_ddiv>
    6838:	9a10      	ldr	r2, [sp, #64]	; 0x40
    683a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    683c:	f003 fc4a 	bl	a0d4 <__aeabi_dsub>
    6840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6842:	9010      	str	r0, [sp, #64]	; 0x40
    6844:	9111      	str	r1, [sp, #68]	; 0x44
    6846:	9312      	str	r3, [sp, #72]	; 0x48
    6848:	9806      	ldr	r0, [sp, #24]
    684a:	9907      	ldr	r1, [sp, #28]
    684c:	f003 ff78 	bl	a740 <__aeabi_d2iz>
    6850:	0004      	movs	r4, r0
    6852:	f003 ffa9 	bl	a7a8 <__aeabi_i2d>
    6856:	0002      	movs	r2, r0
    6858:	000b      	movs	r3, r1
    685a:	9806      	ldr	r0, [sp, #24]
    685c:	9907      	ldr	r1, [sp, #28]
    685e:	f003 fc39 	bl	a0d4 <__aeabi_dsub>
    6862:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6864:	3430      	adds	r4, #48	; 0x30
    6866:	1c5d      	adds	r5, r3, #1
    6868:	701c      	strb	r4, [r3, #0]
    686a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    686c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    686e:	9006      	str	r0, [sp, #24]
    6870:	9107      	str	r1, [sp, #28]
    6872:	f001 fced 	bl	8250 <__aeabi_dcmplt>
    6876:	2800      	cmp	r0, #0
    6878:	d165      	bne.n	6946 <_dtoa_r+0x622>
    687a:	9a06      	ldr	r2, [sp, #24]
    687c:	9b07      	ldr	r3, [sp, #28]
    687e:	2000      	movs	r0, #0
    6880:	495c      	ldr	r1, [pc, #368]	; (69f4 <_dtoa_r+0x6d0>)
    6882:	f003 fc27 	bl	a0d4 <__aeabi_dsub>
    6886:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6888:	9b11      	ldr	r3, [sp, #68]	; 0x44
    688a:	f001 fce1 	bl	8250 <__aeabi_dcmplt>
    688e:	2800      	cmp	r0, #0
    6890:	d000      	beq.n	6894 <_dtoa_r+0x570>
    6892:	e0be      	b.n	6a12 <_dtoa_r+0x6ee>
    6894:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6896:	429d      	cmp	r5, r3
    6898:	d100      	bne.n	689c <_dtoa_r+0x578>
    689a:	e77a      	b.n	6792 <_dtoa_r+0x46e>
    689c:	9810      	ldr	r0, [sp, #64]	; 0x40
    689e:	9911      	ldr	r1, [sp, #68]	; 0x44
    68a0:	2200      	movs	r2, #0
    68a2:	4b55      	ldr	r3, [pc, #340]	; (69f8 <_dtoa_r+0x6d4>)
    68a4:	f003 f996 	bl	9bd4 <__aeabi_dmul>
    68a8:	2200      	movs	r2, #0
    68aa:	9010      	str	r0, [sp, #64]	; 0x40
    68ac:	9111      	str	r1, [sp, #68]	; 0x44
    68ae:	9806      	ldr	r0, [sp, #24]
    68b0:	9907      	ldr	r1, [sp, #28]
    68b2:	4b51      	ldr	r3, [pc, #324]	; (69f8 <_dtoa_r+0x6d4>)
    68b4:	f003 f98e 	bl	9bd4 <__aeabi_dmul>
    68b8:	9512      	str	r5, [sp, #72]	; 0x48
    68ba:	9006      	str	r0, [sp, #24]
    68bc:	9107      	str	r1, [sp, #28]
    68be:	e7c3      	b.n	6848 <_dtoa_r+0x524>
    68c0:	1859      	adds	r1, r3, r1
    68c2:	6808      	ldr	r0, [r1, #0]
    68c4:	6849      	ldr	r1, [r1, #4]
    68c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    68c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68ca:	f003 f983 	bl	9bd4 <__aeabi_dmul>
    68ce:	9010      	str	r0, [sp, #64]	; 0x40
    68d0:	9111      	str	r1, [sp, #68]	; 0x44
    68d2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    68d4:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    68d6:	9806      	ldr	r0, [sp, #24]
    68d8:	9907      	ldr	r1, [sp, #28]
    68da:	f003 ff31 	bl	a740 <__aeabi_d2iz>
    68de:	9012      	str	r0, [sp, #72]	; 0x48
    68e0:	f003 ff62 	bl	a7a8 <__aeabi_i2d>
    68e4:	0002      	movs	r2, r0
    68e6:	000b      	movs	r3, r1
    68e8:	9806      	ldr	r0, [sp, #24]
    68ea:	9907      	ldr	r1, [sp, #28]
    68ec:	f003 fbf2 	bl	a0d4 <__aeabi_dsub>
    68f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    68f2:	9006      	str	r0, [sp, #24]
    68f4:	9107      	str	r1, [sp, #28]
    68f6:	3330      	adds	r3, #48	; 0x30
    68f8:	7023      	strb	r3, [r4, #0]
    68fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    68fc:	3401      	adds	r4, #1
    68fe:	2200      	movs	r2, #0
    6900:	42a3      	cmp	r3, r4
    6902:	d124      	bne.n	694e <_dtoa_r+0x62a>
    6904:	4b41      	ldr	r3, [pc, #260]	; (6a0c <_dtoa_r+0x6e8>)
    6906:	9810      	ldr	r0, [sp, #64]	; 0x40
    6908:	9911      	ldr	r1, [sp, #68]	; 0x44
    690a:	f002 fa1f 	bl	8d4c <__aeabi_dadd>
    690e:	0002      	movs	r2, r0
    6910:	000b      	movs	r3, r1
    6912:	9806      	ldr	r0, [sp, #24]
    6914:	9907      	ldr	r1, [sp, #28]
    6916:	f001 fcaf 	bl	8278 <__aeabi_dcmpgt>
    691a:	2800      	cmp	r0, #0
    691c:	d000      	beq.n	6920 <_dtoa_r+0x5fc>
    691e:	e078      	b.n	6a12 <_dtoa_r+0x6ee>
    6920:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6922:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6924:	2000      	movs	r0, #0
    6926:	4939      	ldr	r1, [pc, #228]	; (6a0c <_dtoa_r+0x6e8>)
    6928:	f003 fbd4 	bl	a0d4 <__aeabi_dsub>
    692c:	0002      	movs	r2, r0
    692e:	000b      	movs	r3, r1
    6930:	9806      	ldr	r0, [sp, #24]
    6932:	9907      	ldr	r1, [sp, #28]
    6934:	f001 fc8c 	bl	8250 <__aeabi_dcmplt>
    6938:	2800      	cmp	r0, #0
    693a:	d100      	bne.n	693e <_dtoa_r+0x61a>
    693c:	e729      	b.n	6792 <_dtoa_r+0x46e>
    693e:	1e6b      	subs	r3, r5, #1
    6940:	781a      	ldrb	r2, [r3, #0]
    6942:	2a30      	cmp	r2, #48	; 0x30
    6944:	d001      	beq.n	694a <_dtoa_r+0x626>
    6946:	9603      	str	r6, [sp, #12]
    6948:	e03f      	b.n	69ca <_dtoa_r+0x6a6>
    694a:	001d      	movs	r5, r3
    694c:	e7f7      	b.n	693e <_dtoa_r+0x61a>
    694e:	9806      	ldr	r0, [sp, #24]
    6950:	9907      	ldr	r1, [sp, #28]
    6952:	4b29      	ldr	r3, [pc, #164]	; (69f8 <_dtoa_r+0x6d4>)
    6954:	f003 f93e 	bl	9bd4 <__aeabi_dmul>
    6958:	9006      	str	r0, [sp, #24]
    695a:	9107      	str	r1, [sp, #28]
    695c:	e7bb      	b.n	68d6 <_dtoa_r+0x5b2>
    695e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    6960:	9a08      	ldr	r2, [sp, #32]
    6962:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6964:	9806      	ldr	r0, [sp, #24]
    6966:	9907      	ldr	r1, [sp, #28]
    6968:	f002 fd00 	bl	936c <__aeabi_ddiv>
    696c:	f003 fee8 	bl	a740 <__aeabi_d2iz>
    6970:	0004      	movs	r4, r0
    6972:	f003 ff19 	bl	a7a8 <__aeabi_i2d>
    6976:	9a08      	ldr	r2, [sp, #32]
    6978:	9b09      	ldr	r3, [sp, #36]	; 0x24
    697a:	f003 f92b 	bl	9bd4 <__aeabi_dmul>
    697e:	000b      	movs	r3, r1
    6980:	0002      	movs	r2, r0
    6982:	9806      	ldr	r0, [sp, #24]
    6984:	9907      	ldr	r1, [sp, #28]
    6986:	f003 fba5 	bl	a0d4 <__aeabi_dsub>
    698a:	0023      	movs	r3, r4
    698c:	3330      	adds	r3, #48	; 0x30
    698e:	7033      	strb	r3, [r6, #0]
    6990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6992:	1c75      	adds	r5, r6, #1
    6994:	1aeb      	subs	r3, r5, r3
    6996:	429f      	cmp	r7, r3
    6998:	d14c      	bne.n	6a34 <_dtoa_r+0x710>
    699a:	0002      	movs	r2, r0
    699c:	000b      	movs	r3, r1
    699e:	f002 f9d5 	bl	8d4c <__aeabi_dadd>
    69a2:	0006      	movs	r6, r0
    69a4:	000f      	movs	r7, r1
    69a6:	0002      	movs	r2, r0
    69a8:	000b      	movs	r3, r1
    69aa:	9808      	ldr	r0, [sp, #32]
    69ac:	9909      	ldr	r1, [sp, #36]	; 0x24
    69ae:	f001 fc4f 	bl	8250 <__aeabi_dcmplt>
    69b2:	2800      	cmp	r0, #0
    69b4:	d12c      	bne.n	6a10 <_dtoa_r+0x6ec>
    69b6:	9808      	ldr	r0, [sp, #32]
    69b8:	9909      	ldr	r1, [sp, #36]	; 0x24
    69ba:	0032      	movs	r2, r6
    69bc:	003b      	movs	r3, r7
    69be:	f001 fc41 	bl	8244 <__aeabi_dcmpeq>
    69c2:	2800      	cmp	r0, #0
    69c4:	d001      	beq.n	69ca <_dtoa_r+0x6a6>
    69c6:	07e3      	lsls	r3, r4, #31
    69c8:	d422      	bmi.n	6a10 <_dtoa_r+0x6ec>
    69ca:	9905      	ldr	r1, [sp, #20]
    69cc:	9804      	ldr	r0, [sp, #16]
    69ce:	f000 fcde 	bl	738e <_Bfree>
    69d2:	2300      	movs	r3, #0
    69d4:	702b      	strb	r3, [r5, #0]
    69d6:	9b03      	ldr	r3, [sp, #12]
    69d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
    69da:	3301      	adds	r3, #1
    69dc:	6013      	str	r3, [r2, #0]
    69de:	9b26      	ldr	r3, [sp, #152]	; 0x98
    69e0:	2b00      	cmp	r3, #0
    69e2:	d100      	bne.n	69e6 <_dtoa_r+0x6c2>
    69e4:	e275      	b.n	6ed2 <_dtoa_r+0xbae>
    69e6:	601d      	str	r5, [r3, #0]
    69e8:	e273      	b.n	6ed2 <_dtoa_r+0xbae>
    69ea:	46c0      	nop			; (mov r8, r8)
    69ec:	0000ad08 	.word	0x0000ad08
    69f0:	0000ace0 	.word	0x0000ace0
    69f4:	3ff00000 	.word	0x3ff00000
    69f8:	40240000 	.word	0x40240000
    69fc:	401c0000 	.word	0x401c0000
    6a00:	fcc00000 	.word	0xfcc00000
    6a04:	40140000 	.word	0x40140000
    6a08:	7cc00000 	.word	0x7cc00000
    6a0c:	3fe00000 	.word	0x3fe00000
    6a10:	9e03      	ldr	r6, [sp, #12]
    6a12:	1e6b      	subs	r3, r5, #1
    6a14:	781a      	ldrb	r2, [r3, #0]
    6a16:	2a39      	cmp	r2, #57	; 0x39
    6a18:	d106      	bne.n	6a28 <_dtoa_r+0x704>
    6a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6a1c:	429a      	cmp	r2, r3
    6a1e:	d107      	bne.n	6a30 <_dtoa_r+0x70c>
    6a20:	2330      	movs	r3, #48	; 0x30
    6a22:	7013      	strb	r3, [r2, #0]
    6a24:	0013      	movs	r3, r2
    6a26:	3601      	adds	r6, #1
    6a28:	781a      	ldrb	r2, [r3, #0]
    6a2a:	3201      	adds	r2, #1
    6a2c:	701a      	strb	r2, [r3, #0]
    6a2e:	e78a      	b.n	6946 <_dtoa_r+0x622>
    6a30:	001d      	movs	r5, r3
    6a32:	e7ee      	b.n	6a12 <_dtoa_r+0x6ee>
    6a34:	2200      	movs	r2, #0
    6a36:	4bcf      	ldr	r3, [pc, #828]	; (6d74 <_dtoa_r+0xa50>)
    6a38:	f003 f8cc 	bl	9bd4 <__aeabi_dmul>
    6a3c:	2200      	movs	r2, #0
    6a3e:	2300      	movs	r3, #0
    6a40:	9006      	str	r0, [sp, #24]
    6a42:	9107      	str	r1, [sp, #28]
    6a44:	002e      	movs	r6, r5
    6a46:	f001 fbfd 	bl	8244 <__aeabi_dcmpeq>
    6a4a:	2800      	cmp	r0, #0
    6a4c:	d100      	bne.n	6a50 <_dtoa_r+0x72c>
    6a4e:	e787      	b.n	6960 <_dtoa_r+0x63c>
    6a50:	e7bb      	b.n	69ca <_dtoa_r+0x6a6>
    6a52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6a54:	2a00      	cmp	r2, #0
    6a56:	d100      	bne.n	6a5a <_dtoa_r+0x736>
    6a58:	e087      	b.n	6b6a <_dtoa_r+0x846>
    6a5a:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6a5c:	2a01      	cmp	r2, #1
    6a5e:	dc6e      	bgt.n	6b3e <_dtoa_r+0x81a>
    6a60:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6a62:	2a00      	cmp	r2, #0
    6a64:	d067      	beq.n	6b36 <_dtoa_r+0x812>
    6a66:	4ac4      	ldr	r2, [pc, #784]	; (6d78 <_dtoa_r+0xa54>)
    6a68:	189b      	adds	r3, r3, r2
    6a6a:	9d08      	ldr	r5, [sp, #32]
    6a6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6a70:	2101      	movs	r1, #1
    6a72:	18d2      	adds	r2, r2, r3
    6a74:	920b      	str	r2, [sp, #44]	; 0x2c
    6a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6a78:	9804      	ldr	r0, [sp, #16]
    6a7a:	18d3      	adds	r3, r2, r3
    6a7c:	930c      	str	r3, [sp, #48]	; 0x30
    6a7e:	f000 fd24 	bl	74ca <__i2b>
    6a82:	0006      	movs	r6, r0
    6a84:	2c00      	cmp	r4, #0
    6a86:	dd0e      	ble.n	6aa6 <_dtoa_r+0x782>
    6a88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a8a:	2b00      	cmp	r3, #0
    6a8c:	dd0b      	ble.n	6aa6 <_dtoa_r+0x782>
    6a8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6a90:	0023      	movs	r3, r4
    6a92:	4294      	cmp	r4, r2
    6a94:	dd00      	ble.n	6a98 <_dtoa_r+0x774>
    6a96:	0013      	movs	r3, r2
    6a98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6a9a:	1ae4      	subs	r4, r4, r3
    6a9c:	1ad2      	subs	r2, r2, r3
    6a9e:	920b      	str	r2, [sp, #44]	; 0x2c
    6aa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6aa2:	1ad3      	subs	r3, r2, r3
    6aa4:	930c      	str	r3, [sp, #48]	; 0x30
    6aa6:	9b08      	ldr	r3, [sp, #32]
    6aa8:	2b00      	cmp	r3, #0
    6aaa:	d01e      	beq.n	6aea <_dtoa_r+0x7c6>
    6aac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6aae:	2b00      	cmp	r3, #0
    6ab0:	d05f      	beq.n	6b72 <_dtoa_r+0x84e>
    6ab2:	2d00      	cmp	r5, #0
    6ab4:	dd11      	ble.n	6ada <_dtoa_r+0x7b6>
    6ab6:	0031      	movs	r1, r6
    6ab8:	002a      	movs	r2, r5
    6aba:	9804      	ldr	r0, [sp, #16]
    6abc:	f000 fd9e 	bl	75fc <__pow5mult>
    6ac0:	9a05      	ldr	r2, [sp, #20]
    6ac2:	0001      	movs	r1, r0
    6ac4:	0006      	movs	r6, r0
    6ac6:	9804      	ldr	r0, [sp, #16]
    6ac8:	f000 fd08 	bl	74dc <__multiply>
    6acc:	9905      	ldr	r1, [sp, #20]
    6ace:	9010      	str	r0, [sp, #64]	; 0x40
    6ad0:	9804      	ldr	r0, [sp, #16]
    6ad2:	f000 fc5c 	bl	738e <_Bfree>
    6ad6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6ad8:	9305      	str	r3, [sp, #20]
    6ada:	9b08      	ldr	r3, [sp, #32]
    6adc:	1b5a      	subs	r2, r3, r5
    6ade:	d004      	beq.n	6aea <_dtoa_r+0x7c6>
    6ae0:	9905      	ldr	r1, [sp, #20]
    6ae2:	9804      	ldr	r0, [sp, #16]
    6ae4:	f000 fd8a 	bl	75fc <__pow5mult>
    6ae8:	9005      	str	r0, [sp, #20]
    6aea:	2101      	movs	r1, #1
    6aec:	9804      	ldr	r0, [sp, #16]
    6aee:	f000 fcec 	bl	74ca <__i2b>
    6af2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6af4:	9008      	str	r0, [sp, #32]
    6af6:	2b00      	cmp	r3, #0
    6af8:	dd3d      	ble.n	6b76 <_dtoa_r+0x852>
    6afa:	001a      	movs	r2, r3
    6afc:	0001      	movs	r1, r0
    6afe:	9804      	ldr	r0, [sp, #16]
    6b00:	f000 fd7c 	bl	75fc <__pow5mult>
    6b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6b06:	9008      	str	r0, [sp, #32]
    6b08:	2500      	movs	r5, #0
    6b0a:	2b01      	cmp	r3, #1
    6b0c:	dc3b      	bgt.n	6b86 <_dtoa_r+0x862>
    6b0e:	2500      	movs	r5, #0
    6b10:	9b06      	ldr	r3, [sp, #24]
    6b12:	42ab      	cmp	r3, r5
    6b14:	d133      	bne.n	6b7e <_dtoa_r+0x85a>
    6b16:	9b07      	ldr	r3, [sp, #28]
    6b18:	031b      	lsls	r3, r3, #12
    6b1a:	42ab      	cmp	r3, r5
    6b1c:	d12f      	bne.n	6b7e <_dtoa_r+0x85a>
    6b1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6b20:	9a07      	ldr	r2, [sp, #28]
    6b22:	4213      	tst	r3, r2
    6b24:	d02b      	beq.n	6b7e <_dtoa_r+0x85a>
    6b26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b28:	3501      	adds	r5, #1
    6b2a:	3301      	adds	r3, #1
    6b2c:	930b      	str	r3, [sp, #44]	; 0x2c
    6b2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b30:	3301      	adds	r3, #1
    6b32:	930c      	str	r3, [sp, #48]	; 0x30
    6b34:	e023      	b.n	6b7e <_dtoa_r+0x85a>
    6b36:	2336      	movs	r3, #54	; 0x36
    6b38:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6b3a:	1a9b      	subs	r3, r3, r2
    6b3c:	e795      	b.n	6a6a <_dtoa_r+0x746>
    6b3e:	9b08      	ldr	r3, [sp, #32]
    6b40:	1e7d      	subs	r5, r7, #1
    6b42:	42ab      	cmp	r3, r5
    6b44:	db06      	blt.n	6b54 <_dtoa_r+0x830>
    6b46:	1b5d      	subs	r5, r3, r5
    6b48:	2f00      	cmp	r7, #0
    6b4a:	da0b      	bge.n	6b64 <_dtoa_r+0x840>
    6b4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b4e:	1bdc      	subs	r4, r3, r7
    6b50:	2300      	movs	r3, #0
    6b52:	e78c      	b.n	6a6e <_dtoa_r+0x74a>
    6b54:	9b08      	ldr	r3, [sp, #32]
    6b56:	9508      	str	r5, [sp, #32]
    6b58:	1aea      	subs	r2, r5, r3
    6b5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b5c:	2500      	movs	r5, #0
    6b5e:	189b      	adds	r3, r3, r2
    6b60:	930f      	str	r3, [sp, #60]	; 0x3c
    6b62:	e7f1      	b.n	6b48 <_dtoa_r+0x824>
    6b64:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b66:	003b      	movs	r3, r7
    6b68:	e781      	b.n	6a6e <_dtoa_r+0x74a>
    6b6a:	9d08      	ldr	r5, [sp, #32]
    6b6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b6e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    6b70:	e788      	b.n	6a84 <_dtoa_r+0x760>
    6b72:	9a08      	ldr	r2, [sp, #32]
    6b74:	e7b4      	b.n	6ae0 <_dtoa_r+0x7bc>
    6b76:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6b78:	2500      	movs	r5, #0
    6b7a:	2b01      	cmp	r3, #1
    6b7c:	ddc7      	ble.n	6b0e <_dtoa_r+0x7ea>
    6b7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b80:	2001      	movs	r0, #1
    6b82:	2b00      	cmp	r3, #0
    6b84:	d00b      	beq.n	6b9e <_dtoa_r+0x87a>
    6b86:	9b08      	ldr	r3, [sp, #32]
    6b88:	9a08      	ldr	r2, [sp, #32]
    6b8a:	691b      	ldr	r3, [r3, #16]
    6b8c:	930f      	str	r3, [sp, #60]	; 0x3c
    6b8e:	3303      	adds	r3, #3
    6b90:	009b      	lsls	r3, r3, #2
    6b92:	18d3      	adds	r3, r2, r3
    6b94:	6858      	ldr	r0, [r3, #4]
    6b96:	f000 fc4f 	bl	7438 <__hi0bits>
    6b9a:	2320      	movs	r3, #32
    6b9c:	1a18      	subs	r0, r3, r0
    6b9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ba0:	18c0      	adds	r0, r0, r3
    6ba2:	231f      	movs	r3, #31
    6ba4:	4018      	ands	r0, r3
    6ba6:	d100      	bne.n	6baa <_dtoa_r+0x886>
    6ba8:	e0ab      	b.n	6d02 <_dtoa_r+0x9de>
    6baa:	3301      	adds	r3, #1
    6bac:	1a1b      	subs	r3, r3, r0
    6bae:	2b04      	cmp	r3, #4
    6bb0:	dc00      	bgt.n	6bb4 <_dtoa_r+0x890>
    6bb2:	e09b      	b.n	6cec <_dtoa_r+0x9c8>
    6bb4:	231c      	movs	r3, #28
    6bb6:	1a18      	subs	r0, r3, r0
    6bb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6bba:	1824      	adds	r4, r4, r0
    6bbc:	181b      	adds	r3, r3, r0
    6bbe:	930b      	str	r3, [sp, #44]	; 0x2c
    6bc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6bc2:	181b      	adds	r3, r3, r0
    6bc4:	930c      	str	r3, [sp, #48]	; 0x30
    6bc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6bc8:	2b00      	cmp	r3, #0
    6bca:	dd05      	ble.n	6bd8 <_dtoa_r+0x8b4>
    6bcc:	001a      	movs	r2, r3
    6bce:	9905      	ldr	r1, [sp, #20]
    6bd0:	9804      	ldr	r0, [sp, #16]
    6bd2:	f000 fd65 	bl	76a0 <__lshift>
    6bd6:	9005      	str	r0, [sp, #20]
    6bd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6bda:	2b00      	cmp	r3, #0
    6bdc:	dd05      	ble.n	6bea <_dtoa_r+0x8c6>
    6bde:	001a      	movs	r2, r3
    6be0:	9908      	ldr	r1, [sp, #32]
    6be2:	9804      	ldr	r0, [sp, #16]
    6be4:	f000 fd5c 	bl	76a0 <__lshift>
    6be8:	9008      	str	r0, [sp, #32]
    6bea:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6bec:	2b00      	cmp	r3, #0
    6bee:	d100      	bne.n	6bf2 <_dtoa_r+0x8ce>
    6bf0:	e089      	b.n	6d06 <_dtoa_r+0x9e2>
    6bf2:	9908      	ldr	r1, [sp, #32]
    6bf4:	9805      	ldr	r0, [sp, #20]
    6bf6:	f000 fda4 	bl	7742 <__mcmp>
    6bfa:	2800      	cmp	r0, #0
    6bfc:	db00      	blt.n	6c00 <_dtoa_r+0x8dc>
    6bfe:	e082      	b.n	6d06 <_dtoa_r+0x9e2>
    6c00:	9b03      	ldr	r3, [sp, #12]
    6c02:	220a      	movs	r2, #10
    6c04:	3b01      	subs	r3, #1
    6c06:	9303      	str	r3, [sp, #12]
    6c08:	9905      	ldr	r1, [sp, #20]
    6c0a:	2300      	movs	r3, #0
    6c0c:	9804      	ldr	r0, [sp, #16]
    6c0e:	f000 fbd7 	bl	73c0 <__multadd>
    6c12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6c14:	9005      	str	r0, [sp, #20]
    6c16:	2b00      	cmp	r3, #0
    6c18:	d100      	bne.n	6c1c <_dtoa_r+0x8f8>
    6c1a:	e15d      	b.n	6ed8 <_dtoa_r+0xbb4>
    6c1c:	2300      	movs	r3, #0
    6c1e:	0031      	movs	r1, r6
    6c20:	220a      	movs	r2, #10
    6c22:	9804      	ldr	r0, [sp, #16]
    6c24:	f000 fbcc 	bl	73c0 <__multadd>
    6c28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6c2a:	0006      	movs	r6, r0
    6c2c:	2b00      	cmp	r3, #0
    6c2e:	dc02      	bgt.n	6c36 <_dtoa_r+0x912>
    6c30:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6c32:	2b02      	cmp	r3, #2
    6c34:	dc6d      	bgt.n	6d12 <_dtoa_r+0x9ee>
    6c36:	2c00      	cmp	r4, #0
    6c38:	dd05      	ble.n	6c46 <_dtoa_r+0x922>
    6c3a:	0031      	movs	r1, r6
    6c3c:	0022      	movs	r2, r4
    6c3e:	9804      	ldr	r0, [sp, #16]
    6c40:	f000 fd2e 	bl	76a0 <__lshift>
    6c44:	0006      	movs	r6, r0
    6c46:	0030      	movs	r0, r6
    6c48:	2d00      	cmp	r5, #0
    6c4a:	d011      	beq.n	6c70 <_dtoa_r+0x94c>
    6c4c:	6871      	ldr	r1, [r6, #4]
    6c4e:	9804      	ldr	r0, [sp, #16]
    6c50:	f000 fb65 	bl	731e <_Balloc>
    6c54:	0031      	movs	r1, r6
    6c56:	0004      	movs	r4, r0
    6c58:	6933      	ldr	r3, [r6, #16]
    6c5a:	310c      	adds	r1, #12
    6c5c:	1c9a      	adds	r2, r3, #2
    6c5e:	0092      	lsls	r2, r2, #2
    6c60:	300c      	adds	r0, #12
    6c62:	f7fe fbfb 	bl	545c <memcpy>
    6c66:	2201      	movs	r2, #1
    6c68:	0021      	movs	r1, r4
    6c6a:	9804      	ldr	r0, [sp, #16]
    6c6c:	f000 fd18 	bl	76a0 <__lshift>
    6c70:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6c72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6c74:	3f01      	subs	r7, #1
    6c76:	930b      	str	r3, [sp, #44]	; 0x2c
    6c78:	19db      	adds	r3, r3, r7
    6c7a:	0037      	movs	r7, r6
    6c7c:	0006      	movs	r6, r0
    6c7e:	930f      	str	r3, [sp, #60]	; 0x3c
    6c80:	9908      	ldr	r1, [sp, #32]
    6c82:	9805      	ldr	r0, [sp, #20]
    6c84:	f7ff faca 	bl	621c <quorem>
    6c88:	0039      	movs	r1, r7
    6c8a:	900d      	str	r0, [sp, #52]	; 0x34
    6c8c:	0004      	movs	r4, r0
    6c8e:	9805      	ldr	r0, [sp, #20]
    6c90:	f000 fd57 	bl	7742 <__mcmp>
    6c94:	0032      	movs	r2, r6
    6c96:	900e      	str	r0, [sp, #56]	; 0x38
    6c98:	9908      	ldr	r1, [sp, #32]
    6c9a:	9804      	ldr	r0, [sp, #16]
    6c9c:	f000 fd6a 	bl	7774 <__mdiff>
    6ca0:	2301      	movs	r3, #1
    6ca2:	930c      	str	r3, [sp, #48]	; 0x30
    6ca4:	68c3      	ldr	r3, [r0, #12]
    6ca6:	3430      	adds	r4, #48	; 0x30
    6ca8:	0005      	movs	r5, r0
    6caa:	2b00      	cmp	r3, #0
    6cac:	d104      	bne.n	6cb8 <_dtoa_r+0x994>
    6cae:	0001      	movs	r1, r0
    6cb0:	9805      	ldr	r0, [sp, #20]
    6cb2:	f000 fd46 	bl	7742 <__mcmp>
    6cb6:	900c      	str	r0, [sp, #48]	; 0x30
    6cb8:	0029      	movs	r1, r5
    6cba:	9804      	ldr	r0, [sp, #16]
    6cbc:	f000 fb67 	bl	738e <_Bfree>
    6cc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cc2:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6cc4:	4313      	orrs	r3, r2
    6cc6:	d000      	beq.n	6cca <_dtoa_r+0x9a6>
    6cc8:	e089      	b.n	6dde <_dtoa_r+0xaba>
    6cca:	9a06      	ldr	r2, [sp, #24]
    6ccc:	3301      	adds	r3, #1
    6cce:	4213      	tst	r3, r2
    6cd0:	d000      	beq.n	6cd4 <_dtoa_r+0x9b0>
    6cd2:	e084      	b.n	6dde <_dtoa_r+0xaba>
    6cd4:	2c39      	cmp	r4, #57	; 0x39
    6cd6:	d100      	bne.n	6cda <_dtoa_r+0x9b6>
    6cd8:	e0a3      	b.n	6e22 <_dtoa_r+0xafe>
    6cda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6cdc:	2b00      	cmp	r3, #0
    6cde:	dd01      	ble.n	6ce4 <_dtoa_r+0x9c0>
    6ce0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6ce2:	3431      	adds	r4, #49	; 0x31
    6ce4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6ce6:	1c5d      	adds	r5, r3, #1
    6ce8:	701c      	strb	r4, [r3, #0]
    6cea:	e027      	b.n	6d3c <_dtoa_r+0xa18>
    6cec:	2b04      	cmp	r3, #4
    6cee:	d100      	bne.n	6cf2 <_dtoa_r+0x9ce>
    6cf0:	e769      	b.n	6bc6 <_dtoa_r+0x8a2>
    6cf2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cf4:	331c      	adds	r3, #28
    6cf6:	18d2      	adds	r2, r2, r3
    6cf8:	920b      	str	r2, [sp, #44]	; 0x2c
    6cfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6cfc:	18e4      	adds	r4, r4, r3
    6cfe:	18d3      	adds	r3, r2, r3
    6d00:	e760      	b.n	6bc4 <_dtoa_r+0x8a0>
    6d02:	0003      	movs	r3, r0
    6d04:	e7f5      	b.n	6cf2 <_dtoa_r+0x9ce>
    6d06:	2f00      	cmp	r7, #0
    6d08:	dc3c      	bgt.n	6d84 <_dtoa_r+0xa60>
    6d0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6d0c:	2b02      	cmp	r3, #2
    6d0e:	dd39      	ble.n	6d84 <_dtoa_r+0xa60>
    6d10:	970d      	str	r7, [sp, #52]	; 0x34
    6d12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6d14:	2b00      	cmp	r3, #0
    6d16:	d10c      	bne.n	6d32 <_dtoa_r+0xa0e>
    6d18:	9908      	ldr	r1, [sp, #32]
    6d1a:	2205      	movs	r2, #5
    6d1c:	9804      	ldr	r0, [sp, #16]
    6d1e:	f000 fb4f 	bl	73c0 <__multadd>
    6d22:	9008      	str	r0, [sp, #32]
    6d24:	0001      	movs	r1, r0
    6d26:	9805      	ldr	r0, [sp, #20]
    6d28:	f000 fd0b 	bl	7742 <__mcmp>
    6d2c:	2800      	cmp	r0, #0
    6d2e:	dd00      	ble.n	6d32 <_dtoa_r+0xa0e>
    6d30:	e55a      	b.n	67e8 <_dtoa_r+0x4c4>
    6d32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6d34:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6d36:	43db      	mvns	r3, r3
    6d38:	9303      	str	r3, [sp, #12]
    6d3a:	2700      	movs	r7, #0
    6d3c:	9908      	ldr	r1, [sp, #32]
    6d3e:	9804      	ldr	r0, [sp, #16]
    6d40:	f000 fb25 	bl	738e <_Bfree>
    6d44:	2e00      	cmp	r6, #0
    6d46:	d100      	bne.n	6d4a <_dtoa_r+0xa26>
    6d48:	e63f      	b.n	69ca <_dtoa_r+0x6a6>
    6d4a:	2f00      	cmp	r7, #0
    6d4c:	d005      	beq.n	6d5a <_dtoa_r+0xa36>
    6d4e:	42b7      	cmp	r7, r6
    6d50:	d003      	beq.n	6d5a <_dtoa_r+0xa36>
    6d52:	0039      	movs	r1, r7
    6d54:	9804      	ldr	r0, [sp, #16]
    6d56:	f000 fb1a 	bl	738e <_Bfree>
    6d5a:	0031      	movs	r1, r6
    6d5c:	9804      	ldr	r0, [sp, #16]
    6d5e:	f000 fb16 	bl	738e <_Bfree>
    6d62:	e632      	b.n	69ca <_dtoa_r+0x6a6>
    6d64:	9508      	str	r5, [sp, #32]
    6d66:	002e      	movs	r6, r5
    6d68:	e7e3      	b.n	6d32 <_dtoa_r+0xa0e>
    6d6a:	2300      	movs	r3, #0
    6d6c:	9308      	str	r3, [sp, #32]
    6d6e:	001e      	movs	r6, r3
    6d70:	e7df      	b.n	6d32 <_dtoa_r+0xa0e>
    6d72:	46c0      	nop			; (mov r8, r8)
    6d74:	40240000 	.word	0x40240000
    6d78:	00000433 	.word	0x00000433
    6d7c:	9603      	str	r6, [sp, #12]
    6d7e:	9508      	str	r5, [sp, #32]
    6d80:	002e      	movs	r6, r5
    6d82:	e531      	b.n	67e8 <_dtoa_r+0x4c4>
    6d84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d86:	970d      	str	r7, [sp, #52]	; 0x34
    6d88:	2b00      	cmp	r3, #0
    6d8a:	d000      	beq.n	6d8e <_dtoa_r+0xa6a>
    6d8c:	e753      	b.n	6c36 <_dtoa_r+0x912>
    6d8e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6d90:	9908      	ldr	r1, [sp, #32]
    6d92:	9805      	ldr	r0, [sp, #20]
    6d94:	f7ff fa42 	bl	621c <quorem>
    6d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d9a:	3030      	adds	r0, #48	; 0x30
    6d9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6d9e:	7028      	strb	r0, [r5, #0]
    6da0:	3501      	adds	r5, #1
    6da2:	0004      	movs	r4, r0
    6da4:	1aeb      	subs	r3, r5, r3
    6da6:	429a      	cmp	r2, r3
    6da8:	dc78      	bgt.n	6e9c <_dtoa_r+0xb78>
    6daa:	1e15      	subs	r5, r2, #0
    6dac:	dc00      	bgt.n	6db0 <_dtoa_r+0xa8c>
    6dae:	2501      	movs	r5, #1
    6db0:	2700      	movs	r7, #0
    6db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6db4:	195d      	adds	r5, r3, r5
    6db6:	9905      	ldr	r1, [sp, #20]
    6db8:	2201      	movs	r2, #1
    6dba:	9804      	ldr	r0, [sp, #16]
    6dbc:	f000 fc70 	bl	76a0 <__lshift>
    6dc0:	9908      	ldr	r1, [sp, #32]
    6dc2:	9005      	str	r0, [sp, #20]
    6dc4:	f000 fcbd 	bl	7742 <__mcmp>
    6dc8:	2800      	cmp	r0, #0
    6dca:	dc2f      	bgt.n	6e2c <_dtoa_r+0xb08>
    6dcc:	d101      	bne.n	6dd2 <_dtoa_r+0xaae>
    6dce:	07e3      	lsls	r3, r4, #31
    6dd0:	d42c      	bmi.n	6e2c <_dtoa_r+0xb08>
    6dd2:	1e6b      	subs	r3, r5, #1
    6dd4:	781a      	ldrb	r2, [r3, #0]
    6dd6:	2a30      	cmp	r2, #48	; 0x30
    6dd8:	d1b0      	bne.n	6d3c <_dtoa_r+0xa18>
    6dda:	001d      	movs	r5, r3
    6ddc:	e7f9      	b.n	6dd2 <_dtoa_r+0xaae>
    6dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6de0:	2b00      	cmp	r3, #0
    6de2:	db07      	blt.n	6df4 <_dtoa_r+0xad0>
    6de4:	001d      	movs	r5, r3
    6de6:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6de8:	431d      	orrs	r5, r3
    6dea:	d126      	bne.n	6e3a <_dtoa_r+0xb16>
    6dec:	2301      	movs	r3, #1
    6dee:	9a06      	ldr	r2, [sp, #24]
    6df0:	4213      	tst	r3, r2
    6df2:	d122      	bne.n	6e3a <_dtoa_r+0xb16>
    6df4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6df6:	2b00      	cmp	r3, #0
    6df8:	dc00      	bgt.n	6dfc <_dtoa_r+0xad8>
    6dfa:	e773      	b.n	6ce4 <_dtoa_r+0x9c0>
    6dfc:	9905      	ldr	r1, [sp, #20]
    6dfe:	2201      	movs	r2, #1
    6e00:	9804      	ldr	r0, [sp, #16]
    6e02:	f000 fc4d 	bl	76a0 <__lshift>
    6e06:	9908      	ldr	r1, [sp, #32]
    6e08:	9005      	str	r0, [sp, #20]
    6e0a:	f000 fc9a 	bl	7742 <__mcmp>
    6e0e:	2800      	cmp	r0, #0
    6e10:	dc04      	bgt.n	6e1c <_dtoa_r+0xaf8>
    6e12:	d000      	beq.n	6e16 <_dtoa_r+0xaf2>
    6e14:	e766      	b.n	6ce4 <_dtoa_r+0x9c0>
    6e16:	07e3      	lsls	r3, r4, #31
    6e18:	d400      	bmi.n	6e1c <_dtoa_r+0xaf8>
    6e1a:	e763      	b.n	6ce4 <_dtoa_r+0x9c0>
    6e1c:	2c39      	cmp	r4, #57	; 0x39
    6e1e:	d000      	beq.n	6e22 <_dtoa_r+0xafe>
    6e20:	e75e      	b.n	6ce0 <_dtoa_r+0x9bc>
    6e22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6e26:	1c5d      	adds	r5, r3, #1
    6e28:	2339      	movs	r3, #57	; 0x39
    6e2a:	7013      	strb	r3, [r2, #0]
    6e2c:	1e6b      	subs	r3, r5, #1
    6e2e:	781a      	ldrb	r2, [r3, #0]
    6e30:	2a39      	cmp	r2, #57	; 0x39
    6e32:	d03b      	beq.n	6eac <_dtoa_r+0xb88>
    6e34:	3201      	adds	r2, #1
    6e36:	701a      	strb	r2, [r3, #0]
    6e38:	e780      	b.n	6d3c <_dtoa_r+0xa18>
    6e3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e3c:	3301      	adds	r3, #1
    6e3e:	930d      	str	r3, [sp, #52]	; 0x34
    6e40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6e42:	2b00      	cmp	r3, #0
    6e44:	dd05      	ble.n	6e52 <_dtoa_r+0xb2e>
    6e46:	2c39      	cmp	r4, #57	; 0x39
    6e48:	d0eb      	beq.n	6e22 <_dtoa_r+0xafe>
    6e4a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6e4c:	3401      	adds	r4, #1
    6e4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e50:	e74a      	b.n	6ce8 <_dtoa_r+0x9c4>
    6e52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6e56:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6e58:	701c      	strb	r4, [r3, #0]
    6e5a:	4293      	cmp	r3, r2
    6e5c:	d0ab      	beq.n	6db6 <_dtoa_r+0xa92>
    6e5e:	2300      	movs	r3, #0
    6e60:	220a      	movs	r2, #10
    6e62:	9905      	ldr	r1, [sp, #20]
    6e64:	9804      	ldr	r0, [sp, #16]
    6e66:	f000 faab 	bl	73c0 <__multadd>
    6e6a:	2300      	movs	r3, #0
    6e6c:	9005      	str	r0, [sp, #20]
    6e6e:	220a      	movs	r2, #10
    6e70:	0039      	movs	r1, r7
    6e72:	9804      	ldr	r0, [sp, #16]
    6e74:	42b7      	cmp	r7, r6
    6e76:	d106      	bne.n	6e86 <_dtoa_r+0xb62>
    6e78:	f000 faa2 	bl	73c0 <__multadd>
    6e7c:	0007      	movs	r7, r0
    6e7e:	0006      	movs	r6, r0
    6e80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6e82:	930b      	str	r3, [sp, #44]	; 0x2c
    6e84:	e6fc      	b.n	6c80 <_dtoa_r+0x95c>
    6e86:	f000 fa9b 	bl	73c0 <__multadd>
    6e8a:	0031      	movs	r1, r6
    6e8c:	0007      	movs	r7, r0
    6e8e:	2300      	movs	r3, #0
    6e90:	220a      	movs	r2, #10
    6e92:	9804      	ldr	r0, [sp, #16]
    6e94:	f000 fa94 	bl	73c0 <__multadd>
    6e98:	0006      	movs	r6, r0
    6e9a:	e7f1      	b.n	6e80 <_dtoa_r+0xb5c>
    6e9c:	2300      	movs	r3, #0
    6e9e:	220a      	movs	r2, #10
    6ea0:	9905      	ldr	r1, [sp, #20]
    6ea2:	9804      	ldr	r0, [sp, #16]
    6ea4:	f000 fa8c 	bl	73c0 <__multadd>
    6ea8:	9005      	str	r0, [sp, #20]
    6eaa:	e771      	b.n	6d90 <_dtoa_r+0xa6c>
    6eac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6eae:	429a      	cmp	r2, r3
    6eb0:	d105      	bne.n	6ebe <_dtoa_r+0xb9a>
    6eb2:	9b03      	ldr	r3, [sp, #12]
    6eb4:	3301      	adds	r3, #1
    6eb6:	9303      	str	r3, [sp, #12]
    6eb8:	2331      	movs	r3, #49	; 0x31
    6eba:	7013      	strb	r3, [r2, #0]
    6ebc:	e73e      	b.n	6d3c <_dtoa_r+0xa18>
    6ebe:	001d      	movs	r5, r3
    6ec0:	e7b4      	b.n	6e2c <_dtoa_r+0xb08>
    6ec2:	4b0a      	ldr	r3, [pc, #40]	; (6eec <_dtoa_r+0xbc8>)
    6ec4:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6ec6:	930a      	str	r3, [sp, #40]	; 0x28
    6ec8:	4b09      	ldr	r3, [pc, #36]	; (6ef0 <_dtoa_r+0xbcc>)
    6eca:	2a00      	cmp	r2, #0
    6ecc:	d001      	beq.n	6ed2 <_dtoa_r+0xbae>
    6ece:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6ed0:	6013      	str	r3, [r2, #0]
    6ed2:	980a      	ldr	r0, [sp, #40]	; 0x28
    6ed4:	b01d      	add	sp, #116	; 0x74
    6ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ed8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6eda:	2b00      	cmp	r3, #0
    6edc:	dd00      	ble.n	6ee0 <_dtoa_r+0xbbc>
    6ede:	e756      	b.n	6d8e <_dtoa_r+0xa6a>
    6ee0:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6ee2:	2b02      	cmp	r3, #2
    6ee4:	dc00      	bgt.n	6ee8 <_dtoa_r+0xbc4>
    6ee6:	e752      	b.n	6d8e <_dtoa_r+0xa6a>
    6ee8:	e713      	b.n	6d12 <_dtoa_r+0x9ee>
    6eea:	46c0      	nop			; (mov r8, r8)
    6eec:	0000ac70 	.word	0x0000ac70
    6ef0:	0000ac78 	.word	0x0000ac78

00006ef4 <__sflush_r>:
    6ef4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6ef6:	898a      	ldrh	r2, [r1, #12]
    6ef8:	0005      	movs	r5, r0
    6efa:	000c      	movs	r4, r1
    6efc:	0713      	lsls	r3, r2, #28
    6efe:	d460      	bmi.n	6fc2 <__sflush_r+0xce>
    6f00:	684b      	ldr	r3, [r1, #4]
    6f02:	2b00      	cmp	r3, #0
    6f04:	dc04      	bgt.n	6f10 <__sflush_r+0x1c>
    6f06:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6f08:	2b00      	cmp	r3, #0
    6f0a:	dc01      	bgt.n	6f10 <__sflush_r+0x1c>
    6f0c:	2000      	movs	r0, #0
    6f0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6f10:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6f12:	2f00      	cmp	r7, #0
    6f14:	d0fa      	beq.n	6f0c <__sflush_r+0x18>
    6f16:	2300      	movs	r3, #0
    6f18:	682e      	ldr	r6, [r5, #0]
    6f1a:	602b      	str	r3, [r5, #0]
    6f1c:	2380      	movs	r3, #128	; 0x80
    6f1e:	015b      	lsls	r3, r3, #5
    6f20:	401a      	ands	r2, r3
    6f22:	d034      	beq.n	6f8e <__sflush_r+0x9a>
    6f24:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6f26:	89a3      	ldrh	r3, [r4, #12]
    6f28:	075b      	lsls	r3, r3, #29
    6f2a:	d506      	bpl.n	6f3a <__sflush_r+0x46>
    6f2c:	6863      	ldr	r3, [r4, #4]
    6f2e:	1ac0      	subs	r0, r0, r3
    6f30:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6f32:	2b00      	cmp	r3, #0
    6f34:	d001      	beq.n	6f3a <__sflush_r+0x46>
    6f36:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6f38:	1ac0      	subs	r0, r0, r3
    6f3a:	0002      	movs	r2, r0
    6f3c:	6a21      	ldr	r1, [r4, #32]
    6f3e:	2300      	movs	r3, #0
    6f40:	0028      	movs	r0, r5
    6f42:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6f44:	47b8      	blx	r7
    6f46:	89a1      	ldrh	r1, [r4, #12]
    6f48:	1c43      	adds	r3, r0, #1
    6f4a:	d106      	bne.n	6f5a <__sflush_r+0x66>
    6f4c:	682b      	ldr	r3, [r5, #0]
    6f4e:	2b1d      	cmp	r3, #29
    6f50:	d831      	bhi.n	6fb6 <__sflush_r+0xc2>
    6f52:	4a2c      	ldr	r2, [pc, #176]	; (7004 <__sflush_r+0x110>)
    6f54:	40da      	lsrs	r2, r3
    6f56:	07d3      	lsls	r3, r2, #31
    6f58:	d52d      	bpl.n	6fb6 <__sflush_r+0xc2>
    6f5a:	2300      	movs	r3, #0
    6f5c:	6063      	str	r3, [r4, #4]
    6f5e:	6923      	ldr	r3, [r4, #16]
    6f60:	6023      	str	r3, [r4, #0]
    6f62:	04cb      	lsls	r3, r1, #19
    6f64:	d505      	bpl.n	6f72 <__sflush_r+0x7e>
    6f66:	1c43      	adds	r3, r0, #1
    6f68:	d102      	bne.n	6f70 <__sflush_r+0x7c>
    6f6a:	682b      	ldr	r3, [r5, #0]
    6f6c:	2b00      	cmp	r3, #0
    6f6e:	d100      	bne.n	6f72 <__sflush_r+0x7e>
    6f70:	6560      	str	r0, [r4, #84]	; 0x54
    6f72:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6f74:	602e      	str	r6, [r5, #0]
    6f76:	2900      	cmp	r1, #0
    6f78:	d0c8      	beq.n	6f0c <__sflush_r+0x18>
    6f7a:	0023      	movs	r3, r4
    6f7c:	3344      	adds	r3, #68	; 0x44
    6f7e:	4299      	cmp	r1, r3
    6f80:	d002      	beq.n	6f88 <__sflush_r+0x94>
    6f82:	0028      	movs	r0, r5
    6f84:	f000 fcbc 	bl	7900 <_free_r>
    6f88:	2000      	movs	r0, #0
    6f8a:	6360      	str	r0, [r4, #52]	; 0x34
    6f8c:	e7bf      	b.n	6f0e <__sflush_r+0x1a>
    6f8e:	2301      	movs	r3, #1
    6f90:	6a21      	ldr	r1, [r4, #32]
    6f92:	0028      	movs	r0, r5
    6f94:	47b8      	blx	r7
    6f96:	1c43      	adds	r3, r0, #1
    6f98:	d1c5      	bne.n	6f26 <__sflush_r+0x32>
    6f9a:	682b      	ldr	r3, [r5, #0]
    6f9c:	2b00      	cmp	r3, #0
    6f9e:	d0c2      	beq.n	6f26 <__sflush_r+0x32>
    6fa0:	2b1d      	cmp	r3, #29
    6fa2:	d001      	beq.n	6fa8 <__sflush_r+0xb4>
    6fa4:	2b16      	cmp	r3, #22
    6fa6:	d101      	bne.n	6fac <__sflush_r+0xb8>
    6fa8:	602e      	str	r6, [r5, #0]
    6faa:	e7af      	b.n	6f0c <__sflush_r+0x18>
    6fac:	2340      	movs	r3, #64	; 0x40
    6fae:	89a2      	ldrh	r2, [r4, #12]
    6fb0:	4313      	orrs	r3, r2
    6fb2:	81a3      	strh	r3, [r4, #12]
    6fb4:	e7ab      	b.n	6f0e <__sflush_r+0x1a>
    6fb6:	2340      	movs	r3, #64	; 0x40
    6fb8:	430b      	orrs	r3, r1
    6fba:	2001      	movs	r0, #1
    6fbc:	81a3      	strh	r3, [r4, #12]
    6fbe:	4240      	negs	r0, r0
    6fc0:	e7a5      	b.n	6f0e <__sflush_r+0x1a>
    6fc2:	690f      	ldr	r7, [r1, #16]
    6fc4:	2f00      	cmp	r7, #0
    6fc6:	d0a1      	beq.n	6f0c <__sflush_r+0x18>
    6fc8:	680b      	ldr	r3, [r1, #0]
    6fca:	600f      	str	r7, [r1, #0]
    6fcc:	1bdb      	subs	r3, r3, r7
    6fce:	9301      	str	r3, [sp, #4]
    6fd0:	2300      	movs	r3, #0
    6fd2:	0792      	lsls	r2, r2, #30
    6fd4:	d100      	bne.n	6fd8 <__sflush_r+0xe4>
    6fd6:	694b      	ldr	r3, [r1, #20]
    6fd8:	60a3      	str	r3, [r4, #8]
    6fda:	9b01      	ldr	r3, [sp, #4]
    6fdc:	2b00      	cmp	r3, #0
    6fde:	dc00      	bgt.n	6fe2 <__sflush_r+0xee>
    6fe0:	e794      	b.n	6f0c <__sflush_r+0x18>
    6fe2:	9b01      	ldr	r3, [sp, #4]
    6fe4:	003a      	movs	r2, r7
    6fe6:	6a21      	ldr	r1, [r4, #32]
    6fe8:	0028      	movs	r0, r5
    6fea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6fec:	47b0      	blx	r6
    6fee:	2800      	cmp	r0, #0
    6ff0:	dc03      	bgt.n	6ffa <__sflush_r+0x106>
    6ff2:	2340      	movs	r3, #64	; 0x40
    6ff4:	89a2      	ldrh	r2, [r4, #12]
    6ff6:	4313      	orrs	r3, r2
    6ff8:	e7df      	b.n	6fba <__sflush_r+0xc6>
    6ffa:	9b01      	ldr	r3, [sp, #4]
    6ffc:	183f      	adds	r7, r7, r0
    6ffe:	1a1b      	subs	r3, r3, r0
    7000:	9301      	str	r3, [sp, #4]
    7002:	e7ea      	b.n	6fda <__sflush_r+0xe6>
    7004:	20400001 	.word	0x20400001

00007008 <_fflush_r>:
    7008:	690b      	ldr	r3, [r1, #16]
    700a:	b570      	push	{r4, r5, r6, lr}
    700c:	0005      	movs	r5, r0
    700e:	000c      	movs	r4, r1
    7010:	2b00      	cmp	r3, #0
    7012:	d101      	bne.n	7018 <_fflush_r+0x10>
    7014:	2000      	movs	r0, #0
    7016:	bd70      	pop	{r4, r5, r6, pc}
    7018:	2800      	cmp	r0, #0
    701a:	d004      	beq.n	7026 <_fflush_r+0x1e>
    701c:	6983      	ldr	r3, [r0, #24]
    701e:	2b00      	cmp	r3, #0
    7020:	d101      	bne.n	7026 <_fflush_r+0x1e>
    7022:	f000 f85f 	bl	70e4 <__sinit>
    7026:	4b0b      	ldr	r3, [pc, #44]	; (7054 <_fflush_r+0x4c>)
    7028:	429c      	cmp	r4, r3
    702a:	d109      	bne.n	7040 <_fflush_r+0x38>
    702c:	686c      	ldr	r4, [r5, #4]
    702e:	220c      	movs	r2, #12
    7030:	5ea3      	ldrsh	r3, [r4, r2]
    7032:	2b00      	cmp	r3, #0
    7034:	d0ee      	beq.n	7014 <_fflush_r+0xc>
    7036:	0021      	movs	r1, r4
    7038:	0028      	movs	r0, r5
    703a:	f7ff ff5b 	bl	6ef4 <__sflush_r>
    703e:	e7ea      	b.n	7016 <_fflush_r+0xe>
    7040:	4b05      	ldr	r3, [pc, #20]	; (7058 <_fflush_r+0x50>)
    7042:	429c      	cmp	r4, r3
    7044:	d101      	bne.n	704a <_fflush_r+0x42>
    7046:	68ac      	ldr	r4, [r5, #8]
    7048:	e7f1      	b.n	702e <_fflush_r+0x26>
    704a:	4b04      	ldr	r3, [pc, #16]	; (705c <_fflush_r+0x54>)
    704c:	429c      	cmp	r4, r3
    704e:	d1ee      	bne.n	702e <_fflush_r+0x26>
    7050:	68ec      	ldr	r4, [r5, #12]
    7052:	e7ec      	b.n	702e <_fflush_r+0x26>
    7054:	0000aca0 	.word	0x0000aca0
    7058:	0000acc0 	.word	0x0000acc0
    705c:	0000ac80 	.word	0x0000ac80

00007060 <_cleanup_r>:
    7060:	b510      	push	{r4, lr}
    7062:	4902      	ldr	r1, [pc, #8]	; (706c <_cleanup_r+0xc>)
    7064:	f000 f8b2 	bl	71cc <_fwalk_reent>
    7068:	bd10      	pop	{r4, pc}
    706a:	46c0      	nop			; (mov r8, r8)
    706c:	00007009 	.word	0x00007009

00007070 <std.isra.0>:
    7070:	2300      	movs	r3, #0
    7072:	b510      	push	{r4, lr}
    7074:	0004      	movs	r4, r0
    7076:	6003      	str	r3, [r0, #0]
    7078:	6043      	str	r3, [r0, #4]
    707a:	6083      	str	r3, [r0, #8]
    707c:	8181      	strh	r1, [r0, #12]
    707e:	6643      	str	r3, [r0, #100]	; 0x64
    7080:	81c2      	strh	r2, [r0, #14]
    7082:	6103      	str	r3, [r0, #16]
    7084:	6143      	str	r3, [r0, #20]
    7086:	6183      	str	r3, [r0, #24]
    7088:	0019      	movs	r1, r3
    708a:	2208      	movs	r2, #8
    708c:	305c      	adds	r0, #92	; 0x5c
    708e:	f7fe f9ee 	bl	546e <memset>
    7092:	4b05      	ldr	r3, [pc, #20]	; (70a8 <std.isra.0+0x38>)
    7094:	6224      	str	r4, [r4, #32]
    7096:	6263      	str	r3, [r4, #36]	; 0x24
    7098:	4b04      	ldr	r3, [pc, #16]	; (70ac <std.isra.0+0x3c>)
    709a:	62a3      	str	r3, [r4, #40]	; 0x28
    709c:	4b04      	ldr	r3, [pc, #16]	; (70b0 <std.isra.0+0x40>)
    709e:	62e3      	str	r3, [r4, #44]	; 0x2c
    70a0:	4b04      	ldr	r3, [pc, #16]	; (70b4 <std.isra.0+0x44>)
    70a2:	6323      	str	r3, [r4, #48]	; 0x30
    70a4:	bd10      	pop	{r4, pc}
    70a6:	46c0      	nop			; (mov r8, r8)
    70a8:	00007d69 	.word	0x00007d69
    70ac:	00007d91 	.word	0x00007d91
    70b0:	00007dc9 	.word	0x00007dc9
    70b4:	00007df5 	.word	0x00007df5

000070b8 <__sfmoreglue>:
    70b8:	b570      	push	{r4, r5, r6, lr}
    70ba:	2568      	movs	r5, #104	; 0x68
    70bc:	1e4a      	subs	r2, r1, #1
    70be:	4355      	muls	r5, r2
    70c0:	000e      	movs	r6, r1
    70c2:	0029      	movs	r1, r5
    70c4:	3174      	adds	r1, #116	; 0x74
    70c6:	f000 fc65 	bl	7994 <_malloc_r>
    70ca:	1e04      	subs	r4, r0, #0
    70cc:	d008      	beq.n	70e0 <__sfmoreglue+0x28>
    70ce:	2100      	movs	r1, #0
    70d0:	002a      	movs	r2, r5
    70d2:	6001      	str	r1, [r0, #0]
    70d4:	6046      	str	r6, [r0, #4]
    70d6:	300c      	adds	r0, #12
    70d8:	60a0      	str	r0, [r4, #8]
    70da:	3268      	adds	r2, #104	; 0x68
    70dc:	f7fe f9c7 	bl	546e <memset>
    70e0:	0020      	movs	r0, r4
    70e2:	bd70      	pop	{r4, r5, r6, pc}

000070e4 <__sinit>:
    70e4:	6983      	ldr	r3, [r0, #24]
    70e6:	b513      	push	{r0, r1, r4, lr}
    70e8:	0004      	movs	r4, r0
    70ea:	2b00      	cmp	r3, #0
    70ec:	d128      	bne.n	7140 <__sinit+0x5c>
    70ee:	6483      	str	r3, [r0, #72]	; 0x48
    70f0:	64c3      	str	r3, [r0, #76]	; 0x4c
    70f2:	6503      	str	r3, [r0, #80]	; 0x50
    70f4:	4b13      	ldr	r3, [pc, #76]	; (7144 <__sinit+0x60>)
    70f6:	4a14      	ldr	r2, [pc, #80]	; (7148 <__sinit+0x64>)
    70f8:	681b      	ldr	r3, [r3, #0]
    70fa:	6282      	str	r2, [r0, #40]	; 0x28
    70fc:	9301      	str	r3, [sp, #4]
    70fe:	4298      	cmp	r0, r3
    7100:	d101      	bne.n	7106 <__sinit+0x22>
    7102:	2301      	movs	r3, #1
    7104:	6183      	str	r3, [r0, #24]
    7106:	0020      	movs	r0, r4
    7108:	f000 f820 	bl	714c <__sfp>
    710c:	6060      	str	r0, [r4, #4]
    710e:	0020      	movs	r0, r4
    7110:	f000 f81c 	bl	714c <__sfp>
    7114:	60a0      	str	r0, [r4, #8]
    7116:	0020      	movs	r0, r4
    7118:	f000 f818 	bl	714c <__sfp>
    711c:	2200      	movs	r2, #0
    711e:	60e0      	str	r0, [r4, #12]
    7120:	2104      	movs	r1, #4
    7122:	6860      	ldr	r0, [r4, #4]
    7124:	f7ff ffa4 	bl	7070 <std.isra.0>
    7128:	2201      	movs	r2, #1
    712a:	2109      	movs	r1, #9
    712c:	68a0      	ldr	r0, [r4, #8]
    712e:	f7ff ff9f 	bl	7070 <std.isra.0>
    7132:	2202      	movs	r2, #2
    7134:	2112      	movs	r1, #18
    7136:	68e0      	ldr	r0, [r4, #12]
    7138:	f7ff ff9a 	bl	7070 <std.isra.0>
    713c:	2301      	movs	r3, #1
    713e:	61a3      	str	r3, [r4, #24]
    7140:	bd13      	pop	{r0, r1, r4, pc}
    7142:	46c0      	nop			; (mov r8, r8)
    7144:	0000ac38 	.word	0x0000ac38
    7148:	00007061 	.word	0x00007061

0000714c <__sfp>:
    714c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    714e:	4b1e      	ldr	r3, [pc, #120]	; (71c8 <__sfp+0x7c>)
    7150:	0007      	movs	r7, r0
    7152:	681e      	ldr	r6, [r3, #0]
    7154:	69b3      	ldr	r3, [r6, #24]
    7156:	2b00      	cmp	r3, #0
    7158:	d102      	bne.n	7160 <__sfp+0x14>
    715a:	0030      	movs	r0, r6
    715c:	f7ff ffc2 	bl	70e4 <__sinit>
    7160:	3648      	adds	r6, #72	; 0x48
    7162:	68b4      	ldr	r4, [r6, #8]
    7164:	6873      	ldr	r3, [r6, #4]
    7166:	3b01      	subs	r3, #1
    7168:	d504      	bpl.n	7174 <__sfp+0x28>
    716a:	6833      	ldr	r3, [r6, #0]
    716c:	2b00      	cmp	r3, #0
    716e:	d007      	beq.n	7180 <__sfp+0x34>
    7170:	6836      	ldr	r6, [r6, #0]
    7172:	e7f6      	b.n	7162 <__sfp+0x16>
    7174:	220c      	movs	r2, #12
    7176:	5ea5      	ldrsh	r5, [r4, r2]
    7178:	2d00      	cmp	r5, #0
    717a:	d00d      	beq.n	7198 <__sfp+0x4c>
    717c:	3468      	adds	r4, #104	; 0x68
    717e:	e7f2      	b.n	7166 <__sfp+0x1a>
    7180:	2104      	movs	r1, #4
    7182:	0038      	movs	r0, r7
    7184:	f7ff ff98 	bl	70b8 <__sfmoreglue>
    7188:	6030      	str	r0, [r6, #0]
    718a:	2800      	cmp	r0, #0
    718c:	d1f0      	bne.n	7170 <__sfp+0x24>
    718e:	230c      	movs	r3, #12
    7190:	0004      	movs	r4, r0
    7192:	603b      	str	r3, [r7, #0]
    7194:	0020      	movs	r0, r4
    7196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7198:	2301      	movs	r3, #1
    719a:	0020      	movs	r0, r4
    719c:	425b      	negs	r3, r3
    719e:	81e3      	strh	r3, [r4, #14]
    71a0:	3302      	adds	r3, #2
    71a2:	81a3      	strh	r3, [r4, #12]
    71a4:	6665      	str	r5, [r4, #100]	; 0x64
    71a6:	6025      	str	r5, [r4, #0]
    71a8:	60a5      	str	r5, [r4, #8]
    71aa:	6065      	str	r5, [r4, #4]
    71ac:	6125      	str	r5, [r4, #16]
    71ae:	6165      	str	r5, [r4, #20]
    71b0:	61a5      	str	r5, [r4, #24]
    71b2:	2208      	movs	r2, #8
    71b4:	0029      	movs	r1, r5
    71b6:	305c      	adds	r0, #92	; 0x5c
    71b8:	f7fe f959 	bl	546e <memset>
    71bc:	6365      	str	r5, [r4, #52]	; 0x34
    71be:	63a5      	str	r5, [r4, #56]	; 0x38
    71c0:	64a5      	str	r5, [r4, #72]	; 0x48
    71c2:	64e5      	str	r5, [r4, #76]	; 0x4c
    71c4:	e7e6      	b.n	7194 <__sfp+0x48>
    71c6:	46c0      	nop			; (mov r8, r8)
    71c8:	0000ac38 	.word	0x0000ac38

000071cc <_fwalk_reent>:
    71cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    71ce:	0004      	movs	r4, r0
    71d0:	0007      	movs	r7, r0
    71d2:	2600      	movs	r6, #0
    71d4:	9101      	str	r1, [sp, #4]
    71d6:	3448      	adds	r4, #72	; 0x48
    71d8:	2c00      	cmp	r4, #0
    71da:	d101      	bne.n	71e0 <_fwalk_reent+0x14>
    71dc:	0030      	movs	r0, r6
    71de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    71e0:	6863      	ldr	r3, [r4, #4]
    71e2:	68a5      	ldr	r5, [r4, #8]
    71e4:	9300      	str	r3, [sp, #0]
    71e6:	9b00      	ldr	r3, [sp, #0]
    71e8:	3b01      	subs	r3, #1
    71ea:	9300      	str	r3, [sp, #0]
    71ec:	d501      	bpl.n	71f2 <_fwalk_reent+0x26>
    71ee:	6824      	ldr	r4, [r4, #0]
    71f0:	e7f2      	b.n	71d8 <_fwalk_reent+0xc>
    71f2:	89ab      	ldrh	r3, [r5, #12]
    71f4:	2b01      	cmp	r3, #1
    71f6:	d908      	bls.n	720a <_fwalk_reent+0x3e>
    71f8:	220e      	movs	r2, #14
    71fa:	5eab      	ldrsh	r3, [r5, r2]
    71fc:	3301      	adds	r3, #1
    71fe:	d004      	beq.n	720a <_fwalk_reent+0x3e>
    7200:	0029      	movs	r1, r5
    7202:	0038      	movs	r0, r7
    7204:	9b01      	ldr	r3, [sp, #4]
    7206:	4798      	blx	r3
    7208:	4306      	orrs	r6, r0
    720a:	3568      	adds	r5, #104	; 0x68
    720c:	e7eb      	b.n	71e6 <_fwalk_reent+0x1a>
	...

00007210 <_localeconv_r>:
    7210:	4b03      	ldr	r3, [pc, #12]	; (7220 <_localeconv_r+0x10>)
    7212:	681b      	ldr	r3, [r3, #0]
    7214:	6a18      	ldr	r0, [r3, #32]
    7216:	2800      	cmp	r0, #0
    7218:	d100      	bne.n	721c <_localeconv_r+0xc>
    721a:	4802      	ldr	r0, [pc, #8]	; (7224 <_localeconv_r+0x14>)
    721c:	30f0      	adds	r0, #240	; 0xf0
    721e:	4770      	bx	lr
    7220:	2000000c 	.word	0x2000000c
    7224:	20000070 	.word	0x20000070

00007228 <__swhatbuf_r>:
    7228:	b570      	push	{r4, r5, r6, lr}
    722a:	000e      	movs	r6, r1
    722c:	001d      	movs	r5, r3
    722e:	230e      	movs	r3, #14
    7230:	5ec9      	ldrsh	r1, [r1, r3]
    7232:	b090      	sub	sp, #64	; 0x40
    7234:	0014      	movs	r4, r2
    7236:	2900      	cmp	r1, #0
    7238:	da07      	bge.n	724a <__swhatbuf_r+0x22>
    723a:	2300      	movs	r3, #0
    723c:	602b      	str	r3, [r5, #0]
    723e:	89b3      	ldrh	r3, [r6, #12]
    7240:	061b      	lsls	r3, r3, #24
    7242:	d411      	bmi.n	7268 <__swhatbuf_r+0x40>
    7244:	2380      	movs	r3, #128	; 0x80
    7246:	00db      	lsls	r3, r3, #3
    7248:	e00f      	b.n	726a <__swhatbuf_r+0x42>
    724a:	aa01      	add	r2, sp, #4
    724c:	f000 fdfe 	bl	7e4c <_fstat_r>
    7250:	2800      	cmp	r0, #0
    7252:	dbf2      	blt.n	723a <__swhatbuf_r+0x12>
    7254:	22f0      	movs	r2, #240	; 0xf0
    7256:	9b02      	ldr	r3, [sp, #8]
    7258:	0212      	lsls	r2, r2, #8
    725a:	4013      	ands	r3, r2
    725c:	4a05      	ldr	r2, [pc, #20]	; (7274 <__swhatbuf_r+0x4c>)
    725e:	189b      	adds	r3, r3, r2
    7260:	425a      	negs	r2, r3
    7262:	4153      	adcs	r3, r2
    7264:	602b      	str	r3, [r5, #0]
    7266:	e7ed      	b.n	7244 <__swhatbuf_r+0x1c>
    7268:	2340      	movs	r3, #64	; 0x40
    726a:	2000      	movs	r0, #0
    726c:	6023      	str	r3, [r4, #0]
    726e:	b010      	add	sp, #64	; 0x40
    7270:	bd70      	pop	{r4, r5, r6, pc}
    7272:	46c0      	nop			; (mov r8, r8)
    7274:	ffffe000 	.word	0xffffe000

00007278 <__smakebuf_r>:
    7278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    727a:	2602      	movs	r6, #2
    727c:	898b      	ldrh	r3, [r1, #12]
    727e:	0005      	movs	r5, r0
    7280:	000c      	movs	r4, r1
    7282:	4233      	tst	r3, r6
    7284:	d006      	beq.n	7294 <__smakebuf_r+0x1c>
    7286:	0023      	movs	r3, r4
    7288:	3347      	adds	r3, #71	; 0x47
    728a:	6023      	str	r3, [r4, #0]
    728c:	6123      	str	r3, [r4, #16]
    728e:	2301      	movs	r3, #1
    7290:	6163      	str	r3, [r4, #20]
    7292:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    7294:	ab01      	add	r3, sp, #4
    7296:	466a      	mov	r2, sp
    7298:	f7ff ffc6 	bl	7228 <__swhatbuf_r>
    729c:	9900      	ldr	r1, [sp, #0]
    729e:	0007      	movs	r7, r0
    72a0:	0028      	movs	r0, r5
    72a2:	f000 fb77 	bl	7994 <_malloc_r>
    72a6:	2800      	cmp	r0, #0
    72a8:	d106      	bne.n	72b8 <__smakebuf_r+0x40>
    72aa:	220c      	movs	r2, #12
    72ac:	5ea3      	ldrsh	r3, [r4, r2]
    72ae:	059a      	lsls	r2, r3, #22
    72b0:	d4ef      	bmi.n	7292 <__smakebuf_r+0x1a>
    72b2:	431e      	orrs	r6, r3
    72b4:	81a6      	strh	r6, [r4, #12]
    72b6:	e7e6      	b.n	7286 <__smakebuf_r+0xe>
    72b8:	4b0d      	ldr	r3, [pc, #52]	; (72f0 <__smakebuf_r+0x78>)
    72ba:	62ab      	str	r3, [r5, #40]	; 0x28
    72bc:	2380      	movs	r3, #128	; 0x80
    72be:	89a2      	ldrh	r2, [r4, #12]
    72c0:	6020      	str	r0, [r4, #0]
    72c2:	4313      	orrs	r3, r2
    72c4:	81a3      	strh	r3, [r4, #12]
    72c6:	9b00      	ldr	r3, [sp, #0]
    72c8:	6120      	str	r0, [r4, #16]
    72ca:	6163      	str	r3, [r4, #20]
    72cc:	9b01      	ldr	r3, [sp, #4]
    72ce:	2b00      	cmp	r3, #0
    72d0:	d00a      	beq.n	72e8 <__smakebuf_r+0x70>
    72d2:	230e      	movs	r3, #14
    72d4:	5ee1      	ldrsh	r1, [r4, r3]
    72d6:	0028      	movs	r0, r5
    72d8:	f000 fdca 	bl	7e70 <_isatty_r>
    72dc:	2800      	cmp	r0, #0
    72de:	d003      	beq.n	72e8 <__smakebuf_r+0x70>
    72e0:	2301      	movs	r3, #1
    72e2:	89a2      	ldrh	r2, [r4, #12]
    72e4:	4313      	orrs	r3, r2
    72e6:	81a3      	strh	r3, [r4, #12]
    72e8:	89a0      	ldrh	r0, [r4, #12]
    72ea:	4338      	orrs	r0, r7
    72ec:	81a0      	strh	r0, [r4, #12]
    72ee:	e7d0      	b.n	7292 <__smakebuf_r+0x1a>
    72f0:	00007061 	.word	0x00007061

000072f4 <malloc>:
    72f4:	b510      	push	{r4, lr}
    72f6:	4b03      	ldr	r3, [pc, #12]	; (7304 <malloc+0x10>)
    72f8:	0001      	movs	r1, r0
    72fa:	6818      	ldr	r0, [r3, #0]
    72fc:	f000 fb4a 	bl	7994 <_malloc_r>
    7300:	bd10      	pop	{r4, pc}
    7302:	46c0      	nop			; (mov r8, r8)
    7304:	2000000c 	.word	0x2000000c

00007308 <memchr>:
    7308:	b2c9      	uxtb	r1, r1
    730a:	1882      	adds	r2, r0, r2
    730c:	4290      	cmp	r0, r2
    730e:	d101      	bne.n	7314 <memchr+0xc>
    7310:	2000      	movs	r0, #0
    7312:	4770      	bx	lr
    7314:	7803      	ldrb	r3, [r0, #0]
    7316:	428b      	cmp	r3, r1
    7318:	d0fb      	beq.n	7312 <memchr+0xa>
    731a:	3001      	adds	r0, #1
    731c:	e7f6      	b.n	730c <memchr+0x4>

0000731e <_Balloc>:
    731e:	b570      	push	{r4, r5, r6, lr}
    7320:	6a46      	ldr	r6, [r0, #36]	; 0x24
    7322:	0004      	movs	r4, r0
    7324:	000d      	movs	r5, r1
    7326:	2e00      	cmp	r6, #0
    7328:	d107      	bne.n	733a <_Balloc+0x1c>
    732a:	2010      	movs	r0, #16
    732c:	f7ff ffe2 	bl	72f4 <malloc>
    7330:	6260      	str	r0, [r4, #36]	; 0x24
    7332:	6046      	str	r6, [r0, #4]
    7334:	6086      	str	r6, [r0, #8]
    7336:	6006      	str	r6, [r0, #0]
    7338:	60c6      	str	r6, [r0, #12]
    733a:	6a66      	ldr	r6, [r4, #36]	; 0x24
    733c:	68f3      	ldr	r3, [r6, #12]
    733e:	2b00      	cmp	r3, #0
    7340:	d013      	beq.n	736a <_Balloc+0x4c>
    7342:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7344:	00aa      	lsls	r2, r5, #2
    7346:	68db      	ldr	r3, [r3, #12]
    7348:	189b      	adds	r3, r3, r2
    734a:	6818      	ldr	r0, [r3, #0]
    734c:	2800      	cmp	r0, #0
    734e:	d118      	bne.n	7382 <_Balloc+0x64>
    7350:	2101      	movs	r1, #1
    7352:	000e      	movs	r6, r1
    7354:	40ae      	lsls	r6, r5
    7356:	1d72      	adds	r2, r6, #5
    7358:	0092      	lsls	r2, r2, #2
    735a:	0020      	movs	r0, r4
    735c:	f000 fac2 	bl	78e4 <_calloc_r>
    7360:	2800      	cmp	r0, #0
    7362:	d00c      	beq.n	737e <_Balloc+0x60>
    7364:	6045      	str	r5, [r0, #4]
    7366:	6086      	str	r6, [r0, #8]
    7368:	e00d      	b.n	7386 <_Balloc+0x68>
    736a:	2221      	movs	r2, #33	; 0x21
    736c:	2104      	movs	r1, #4
    736e:	0020      	movs	r0, r4
    7370:	f000 fab8 	bl	78e4 <_calloc_r>
    7374:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7376:	60f0      	str	r0, [r6, #12]
    7378:	68db      	ldr	r3, [r3, #12]
    737a:	2b00      	cmp	r3, #0
    737c:	d1e1      	bne.n	7342 <_Balloc+0x24>
    737e:	2000      	movs	r0, #0
    7380:	bd70      	pop	{r4, r5, r6, pc}
    7382:	6802      	ldr	r2, [r0, #0]
    7384:	601a      	str	r2, [r3, #0]
    7386:	2300      	movs	r3, #0
    7388:	6103      	str	r3, [r0, #16]
    738a:	60c3      	str	r3, [r0, #12]
    738c:	e7f8      	b.n	7380 <_Balloc+0x62>

0000738e <_Bfree>:
    738e:	b570      	push	{r4, r5, r6, lr}
    7390:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7392:	0006      	movs	r6, r0
    7394:	000d      	movs	r5, r1
    7396:	2c00      	cmp	r4, #0
    7398:	d107      	bne.n	73aa <_Bfree+0x1c>
    739a:	2010      	movs	r0, #16
    739c:	f7ff ffaa 	bl	72f4 <malloc>
    73a0:	6270      	str	r0, [r6, #36]	; 0x24
    73a2:	6044      	str	r4, [r0, #4]
    73a4:	6084      	str	r4, [r0, #8]
    73a6:	6004      	str	r4, [r0, #0]
    73a8:	60c4      	str	r4, [r0, #12]
    73aa:	2d00      	cmp	r5, #0
    73ac:	d007      	beq.n	73be <_Bfree+0x30>
    73ae:	6a73      	ldr	r3, [r6, #36]	; 0x24
    73b0:	686a      	ldr	r2, [r5, #4]
    73b2:	68db      	ldr	r3, [r3, #12]
    73b4:	0092      	lsls	r2, r2, #2
    73b6:	189b      	adds	r3, r3, r2
    73b8:	681a      	ldr	r2, [r3, #0]
    73ba:	602a      	str	r2, [r5, #0]
    73bc:	601d      	str	r5, [r3, #0]
    73be:	bd70      	pop	{r4, r5, r6, pc}

000073c0 <__multadd>:
    73c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    73c2:	001e      	movs	r6, r3
    73c4:	2314      	movs	r3, #20
    73c6:	469c      	mov	ip, r3
    73c8:	0007      	movs	r7, r0
    73ca:	000c      	movs	r4, r1
    73cc:	2000      	movs	r0, #0
    73ce:	690d      	ldr	r5, [r1, #16]
    73d0:	448c      	add	ip, r1
    73d2:	4663      	mov	r3, ip
    73d4:	8819      	ldrh	r1, [r3, #0]
    73d6:	681b      	ldr	r3, [r3, #0]
    73d8:	4351      	muls	r1, r2
    73da:	0c1b      	lsrs	r3, r3, #16
    73dc:	4353      	muls	r3, r2
    73de:	1989      	adds	r1, r1, r6
    73e0:	0c0e      	lsrs	r6, r1, #16
    73e2:	199b      	adds	r3, r3, r6
    73e4:	b289      	uxth	r1, r1
    73e6:	0c1e      	lsrs	r6, r3, #16
    73e8:	041b      	lsls	r3, r3, #16
    73ea:	185b      	adds	r3, r3, r1
    73ec:	4661      	mov	r1, ip
    73ee:	3001      	adds	r0, #1
    73f0:	c108      	stmia	r1!, {r3}
    73f2:	468c      	mov	ip, r1
    73f4:	4285      	cmp	r5, r0
    73f6:	dcec      	bgt.n	73d2 <__multadd+0x12>
    73f8:	2e00      	cmp	r6, #0
    73fa:	d01b      	beq.n	7434 <__multadd+0x74>
    73fc:	68a3      	ldr	r3, [r4, #8]
    73fe:	429d      	cmp	r5, r3
    7400:	db12      	blt.n	7428 <__multadd+0x68>
    7402:	6863      	ldr	r3, [r4, #4]
    7404:	0038      	movs	r0, r7
    7406:	1c59      	adds	r1, r3, #1
    7408:	f7ff ff89 	bl	731e <_Balloc>
    740c:	0021      	movs	r1, r4
    740e:	6923      	ldr	r3, [r4, #16]
    7410:	9001      	str	r0, [sp, #4]
    7412:	1c9a      	adds	r2, r3, #2
    7414:	0092      	lsls	r2, r2, #2
    7416:	310c      	adds	r1, #12
    7418:	300c      	adds	r0, #12
    741a:	f7fe f81f 	bl	545c <memcpy>
    741e:	0021      	movs	r1, r4
    7420:	0038      	movs	r0, r7
    7422:	f7ff ffb4 	bl	738e <_Bfree>
    7426:	9c01      	ldr	r4, [sp, #4]
    7428:	1d2b      	adds	r3, r5, #4
    742a:	009b      	lsls	r3, r3, #2
    742c:	18e3      	adds	r3, r4, r3
    742e:	3501      	adds	r5, #1
    7430:	605e      	str	r6, [r3, #4]
    7432:	6125      	str	r5, [r4, #16]
    7434:	0020      	movs	r0, r4
    7436:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007438 <__hi0bits>:
    7438:	0003      	movs	r3, r0
    743a:	0c02      	lsrs	r2, r0, #16
    743c:	2000      	movs	r0, #0
    743e:	4282      	cmp	r2, r0
    7440:	d101      	bne.n	7446 <__hi0bits+0xe>
    7442:	041b      	lsls	r3, r3, #16
    7444:	3010      	adds	r0, #16
    7446:	0e1a      	lsrs	r2, r3, #24
    7448:	d101      	bne.n	744e <__hi0bits+0x16>
    744a:	3008      	adds	r0, #8
    744c:	021b      	lsls	r3, r3, #8
    744e:	0f1a      	lsrs	r2, r3, #28
    7450:	d101      	bne.n	7456 <__hi0bits+0x1e>
    7452:	3004      	adds	r0, #4
    7454:	011b      	lsls	r3, r3, #4
    7456:	0f9a      	lsrs	r2, r3, #30
    7458:	d101      	bne.n	745e <__hi0bits+0x26>
    745a:	3002      	adds	r0, #2
    745c:	009b      	lsls	r3, r3, #2
    745e:	2b00      	cmp	r3, #0
    7460:	db03      	blt.n	746a <__hi0bits+0x32>
    7462:	3001      	adds	r0, #1
    7464:	005b      	lsls	r3, r3, #1
    7466:	d400      	bmi.n	746a <__hi0bits+0x32>
    7468:	2020      	movs	r0, #32
    746a:	4770      	bx	lr

0000746c <__lo0bits>:
    746c:	2207      	movs	r2, #7
    746e:	6803      	ldr	r3, [r0, #0]
    7470:	b510      	push	{r4, lr}
    7472:	0001      	movs	r1, r0
    7474:	401a      	ands	r2, r3
    7476:	d00d      	beq.n	7494 <__lo0bits+0x28>
    7478:	2401      	movs	r4, #1
    747a:	2000      	movs	r0, #0
    747c:	4223      	tst	r3, r4
    747e:	d105      	bne.n	748c <__lo0bits+0x20>
    7480:	3002      	adds	r0, #2
    7482:	4203      	tst	r3, r0
    7484:	d003      	beq.n	748e <__lo0bits+0x22>
    7486:	40e3      	lsrs	r3, r4
    7488:	0020      	movs	r0, r4
    748a:	600b      	str	r3, [r1, #0]
    748c:	bd10      	pop	{r4, pc}
    748e:	089b      	lsrs	r3, r3, #2
    7490:	600b      	str	r3, [r1, #0]
    7492:	e7fb      	b.n	748c <__lo0bits+0x20>
    7494:	b29c      	uxth	r4, r3
    7496:	0010      	movs	r0, r2
    7498:	2c00      	cmp	r4, #0
    749a:	d101      	bne.n	74a0 <__lo0bits+0x34>
    749c:	2010      	movs	r0, #16
    749e:	0c1b      	lsrs	r3, r3, #16
    74a0:	b2da      	uxtb	r2, r3
    74a2:	2a00      	cmp	r2, #0
    74a4:	d101      	bne.n	74aa <__lo0bits+0x3e>
    74a6:	3008      	adds	r0, #8
    74a8:	0a1b      	lsrs	r3, r3, #8
    74aa:	071a      	lsls	r2, r3, #28
    74ac:	d101      	bne.n	74b2 <__lo0bits+0x46>
    74ae:	3004      	adds	r0, #4
    74b0:	091b      	lsrs	r3, r3, #4
    74b2:	079a      	lsls	r2, r3, #30
    74b4:	d101      	bne.n	74ba <__lo0bits+0x4e>
    74b6:	3002      	adds	r0, #2
    74b8:	089b      	lsrs	r3, r3, #2
    74ba:	07da      	lsls	r2, r3, #31
    74bc:	d4e8      	bmi.n	7490 <__lo0bits+0x24>
    74be:	085b      	lsrs	r3, r3, #1
    74c0:	d001      	beq.n	74c6 <__lo0bits+0x5a>
    74c2:	3001      	adds	r0, #1
    74c4:	e7e4      	b.n	7490 <__lo0bits+0x24>
    74c6:	2020      	movs	r0, #32
    74c8:	e7e0      	b.n	748c <__lo0bits+0x20>

000074ca <__i2b>:
    74ca:	b510      	push	{r4, lr}
    74cc:	000c      	movs	r4, r1
    74ce:	2101      	movs	r1, #1
    74d0:	f7ff ff25 	bl	731e <_Balloc>
    74d4:	2301      	movs	r3, #1
    74d6:	6144      	str	r4, [r0, #20]
    74d8:	6103      	str	r3, [r0, #16]
    74da:	bd10      	pop	{r4, pc}

000074dc <__multiply>:
    74dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    74de:	690b      	ldr	r3, [r1, #16]
    74e0:	0015      	movs	r5, r2
    74e2:	6912      	ldr	r2, [r2, #16]
    74e4:	b089      	sub	sp, #36	; 0x24
    74e6:	000c      	movs	r4, r1
    74e8:	4293      	cmp	r3, r2
    74ea:	da01      	bge.n	74f0 <__multiply+0x14>
    74ec:	002c      	movs	r4, r5
    74ee:	000d      	movs	r5, r1
    74f0:	6927      	ldr	r7, [r4, #16]
    74f2:	692e      	ldr	r6, [r5, #16]
    74f4:	68a2      	ldr	r2, [r4, #8]
    74f6:	19bb      	adds	r3, r7, r6
    74f8:	6861      	ldr	r1, [r4, #4]
    74fa:	9301      	str	r3, [sp, #4]
    74fc:	4293      	cmp	r3, r2
    74fe:	dd00      	ble.n	7502 <__multiply+0x26>
    7500:	3101      	adds	r1, #1
    7502:	f7ff ff0c 	bl	731e <_Balloc>
    7506:	0003      	movs	r3, r0
    7508:	3314      	adds	r3, #20
    750a:	9300      	str	r3, [sp, #0]
    750c:	9a00      	ldr	r2, [sp, #0]
    750e:	19bb      	adds	r3, r7, r6
    7510:	4694      	mov	ip, r2
    7512:	009b      	lsls	r3, r3, #2
    7514:	449c      	add	ip, r3
    7516:	0013      	movs	r3, r2
    7518:	2200      	movs	r2, #0
    751a:	9004      	str	r0, [sp, #16]
    751c:	4563      	cmp	r3, ip
    751e:	d31c      	bcc.n	755a <__multiply+0x7e>
    7520:	002a      	movs	r2, r5
    7522:	3414      	adds	r4, #20
    7524:	00bf      	lsls	r7, r7, #2
    7526:	19e3      	adds	r3, r4, r7
    7528:	3214      	adds	r2, #20
    752a:	00b6      	lsls	r6, r6, #2
    752c:	9305      	str	r3, [sp, #20]
    752e:	1993      	adds	r3, r2, r6
    7530:	9402      	str	r4, [sp, #8]
    7532:	9306      	str	r3, [sp, #24]
    7534:	9b06      	ldr	r3, [sp, #24]
    7536:	429a      	cmp	r2, r3
    7538:	d311      	bcc.n	755e <__multiply+0x82>
    753a:	9b01      	ldr	r3, [sp, #4]
    753c:	2b00      	cmp	r3, #0
    753e:	dd06      	ble.n	754e <__multiply+0x72>
    7540:	2304      	movs	r3, #4
    7542:	425b      	negs	r3, r3
    7544:	449c      	add	ip, r3
    7546:	4663      	mov	r3, ip
    7548:	681b      	ldr	r3, [r3, #0]
    754a:	2b00      	cmp	r3, #0
    754c:	d051      	beq.n	75f2 <__multiply+0x116>
    754e:	9b04      	ldr	r3, [sp, #16]
    7550:	9a01      	ldr	r2, [sp, #4]
    7552:	0018      	movs	r0, r3
    7554:	611a      	str	r2, [r3, #16]
    7556:	b009      	add	sp, #36	; 0x24
    7558:	bdf0      	pop	{r4, r5, r6, r7, pc}
    755a:	c304      	stmia	r3!, {r2}
    755c:	e7de      	b.n	751c <__multiply+0x40>
    755e:	8814      	ldrh	r4, [r2, #0]
    7560:	2c00      	cmp	r4, #0
    7562:	d01e      	beq.n	75a2 <__multiply+0xc6>
    7564:	2600      	movs	r6, #0
    7566:	9d00      	ldr	r5, [sp, #0]
    7568:	9f02      	ldr	r7, [sp, #8]
    756a:	cf01      	ldmia	r7!, {r0}
    756c:	9507      	str	r5, [sp, #28]
    756e:	cd08      	ldmia	r5!, {r3}
    7570:	9303      	str	r3, [sp, #12]
    7572:	b283      	uxth	r3, r0
    7574:	4363      	muls	r3, r4
    7576:	0019      	movs	r1, r3
    7578:	466b      	mov	r3, sp
    757a:	0c00      	lsrs	r0, r0, #16
    757c:	899b      	ldrh	r3, [r3, #12]
    757e:	4360      	muls	r0, r4
    7580:	18cb      	adds	r3, r1, r3
    7582:	9903      	ldr	r1, [sp, #12]
    7584:	199b      	adds	r3, r3, r6
    7586:	0c09      	lsrs	r1, r1, #16
    7588:	1841      	adds	r1, r0, r1
    758a:	0c18      	lsrs	r0, r3, #16
    758c:	1809      	adds	r1, r1, r0
    758e:	0c0e      	lsrs	r6, r1, #16
    7590:	b29b      	uxth	r3, r3
    7592:	0409      	lsls	r1, r1, #16
    7594:	430b      	orrs	r3, r1
    7596:	9907      	ldr	r1, [sp, #28]
    7598:	600b      	str	r3, [r1, #0]
    759a:	9b05      	ldr	r3, [sp, #20]
    759c:	42bb      	cmp	r3, r7
    759e:	d8e4      	bhi.n	756a <__multiply+0x8e>
    75a0:	602e      	str	r6, [r5, #0]
    75a2:	6813      	ldr	r3, [r2, #0]
    75a4:	0c1b      	lsrs	r3, r3, #16
    75a6:	9303      	str	r3, [sp, #12]
    75a8:	d01e      	beq.n	75e8 <__multiply+0x10c>
    75aa:	2600      	movs	r6, #0
    75ac:	9b00      	ldr	r3, [sp, #0]
    75ae:	9c02      	ldr	r4, [sp, #8]
    75b0:	681b      	ldr	r3, [r3, #0]
    75b2:	9800      	ldr	r0, [sp, #0]
    75b4:	0007      	movs	r7, r0
    75b6:	8821      	ldrh	r1, [r4, #0]
    75b8:	9d03      	ldr	r5, [sp, #12]
    75ba:	b29b      	uxth	r3, r3
    75bc:	4369      	muls	r1, r5
    75be:	c820      	ldmia	r0!, {r5}
    75c0:	0c2d      	lsrs	r5, r5, #16
    75c2:	1949      	adds	r1, r1, r5
    75c4:	198e      	adds	r6, r1, r6
    75c6:	0431      	lsls	r1, r6, #16
    75c8:	430b      	orrs	r3, r1
    75ca:	603b      	str	r3, [r7, #0]
    75cc:	cc08      	ldmia	r4!, {r3}
    75ce:	9903      	ldr	r1, [sp, #12]
    75d0:	0c1b      	lsrs	r3, r3, #16
    75d2:	434b      	muls	r3, r1
    75d4:	6879      	ldr	r1, [r7, #4]
    75d6:	0c36      	lsrs	r6, r6, #16
    75d8:	b289      	uxth	r1, r1
    75da:	185b      	adds	r3, r3, r1
    75dc:	9905      	ldr	r1, [sp, #20]
    75de:	199b      	adds	r3, r3, r6
    75e0:	0c1e      	lsrs	r6, r3, #16
    75e2:	42a1      	cmp	r1, r4
    75e4:	d8e6      	bhi.n	75b4 <__multiply+0xd8>
    75e6:	6003      	str	r3, [r0, #0]
    75e8:	9b00      	ldr	r3, [sp, #0]
    75ea:	3204      	adds	r2, #4
    75ec:	3304      	adds	r3, #4
    75ee:	9300      	str	r3, [sp, #0]
    75f0:	e7a0      	b.n	7534 <__multiply+0x58>
    75f2:	9b01      	ldr	r3, [sp, #4]
    75f4:	3b01      	subs	r3, #1
    75f6:	9301      	str	r3, [sp, #4]
    75f8:	e79f      	b.n	753a <__multiply+0x5e>
	...

000075fc <__pow5mult>:
    75fc:	2303      	movs	r3, #3
    75fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7600:	4013      	ands	r3, r2
    7602:	0005      	movs	r5, r0
    7604:	000e      	movs	r6, r1
    7606:	0014      	movs	r4, r2
    7608:	2b00      	cmp	r3, #0
    760a:	d008      	beq.n	761e <__pow5mult+0x22>
    760c:	4922      	ldr	r1, [pc, #136]	; (7698 <__pow5mult+0x9c>)
    760e:	3b01      	subs	r3, #1
    7610:	009a      	lsls	r2, r3, #2
    7612:	5852      	ldr	r2, [r2, r1]
    7614:	2300      	movs	r3, #0
    7616:	0031      	movs	r1, r6
    7618:	f7ff fed2 	bl	73c0 <__multadd>
    761c:	0006      	movs	r6, r0
    761e:	10a3      	asrs	r3, r4, #2
    7620:	9301      	str	r3, [sp, #4]
    7622:	d036      	beq.n	7692 <__pow5mult+0x96>
    7624:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7626:	2c00      	cmp	r4, #0
    7628:	d107      	bne.n	763a <__pow5mult+0x3e>
    762a:	2010      	movs	r0, #16
    762c:	f7ff fe62 	bl	72f4 <malloc>
    7630:	6268      	str	r0, [r5, #36]	; 0x24
    7632:	6044      	str	r4, [r0, #4]
    7634:	6084      	str	r4, [r0, #8]
    7636:	6004      	str	r4, [r0, #0]
    7638:	60c4      	str	r4, [r0, #12]
    763a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    763c:	68bc      	ldr	r4, [r7, #8]
    763e:	2c00      	cmp	r4, #0
    7640:	d107      	bne.n	7652 <__pow5mult+0x56>
    7642:	4916      	ldr	r1, [pc, #88]	; (769c <__pow5mult+0xa0>)
    7644:	0028      	movs	r0, r5
    7646:	f7ff ff40 	bl	74ca <__i2b>
    764a:	2300      	movs	r3, #0
    764c:	0004      	movs	r4, r0
    764e:	60b8      	str	r0, [r7, #8]
    7650:	6003      	str	r3, [r0, #0]
    7652:	2201      	movs	r2, #1
    7654:	9b01      	ldr	r3, [sp, #4]
    7656:	4213      	tst	r3, r2
    7658:	d00a      	beq.n	7670 <__pow5mult+0x74>
    765a:	0031      	movs	r1, r6
    765c:	0022      	movs	r2, r4
    765e:	0028      	movs	r0, r5
    7660:	f7ff ff3c 	bl	74dc <__multiply>
    7664:	0007      	movs	r7, r0
    7666:	0031      	movs	r1, r6
    7668:	0028      	movs	r0, r5
    766a:	f7ff fe90 	bl	738e <_Bfree>
    766e:	003e      	movs	r6, r7
    7670:	9b01      	ldr	r3, [sp, #4]
    7672:	105b      	asrs	r3, r3, #1
    7674:	9301      	str	r3, [sp, #4]
    7676:	d00c      	beq.n	7692 <__pow5mult+0x96>
    7678:	6820      	ldr	r0, [r4, #0]
    767a:	2800      	cmp	r0, #0
    767c:	d107      	bne.n	768e <__pow5mult+0x92>
    767e:	0022      	movs	r2, r4
    7680:	0021      	movs	r1, r4
    7682:	0028      	movs	r0, r5
    7684:	f7ff ff2a 	bl	74dc <__multiply>
    7688:	2300      	movs	r3, #0
    768a:	6020      	str	r0, [r4, #0]
    768c:	6003      	str	r3, [r0, #0]
    768e:	0004      	movs	r4, r0
    7690:	e7df      	b.n	7652 <__pow5mult+0x56>
    7692:	0030      	movs	r0, r6
    7694:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7696:	46c0      	nop			; (mov r8, r8)
    7698:	0000add0 	.word	0x0000add0
    769c:	00000271 	.word	0x00000271

000076a0 <__lshift>:
    76a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    76a2:	000d      	movs	r5, r1
    76a4:	0017      	movs	r7, r2
    76a6:	692b      	ldr	r3, [r5, #16]
    76a8:	1154      	asrs	r4, r2, #5
    76aa:	b085      	sub	sp, #20
    76ac:	18e3      	adds	r3, r4, r3
    76ae:	9302      	str	r3, [sp, #8]
    76b0:	3301      	adds	r3, #1
    76b2:	9301      	str	r3, [sp, #4]
    76b4:	6849      	ldr	r1, [r1, #4]
    76b6:	68ab      	ldr	r3, [r5, #8]
    76b8:	9003      	str	r0, [sp, #12]
    76ba:	9a01      	ldr	r2, [sp, #4]
    76bc:	4293      	cmp	r3, r2
    76be:	db34      	blt.n	772a <__lshift+0x8a>
    76c0:	9803      	ldr	r0, [sp, #12]
    76c2:	f7ff fe2c 	bl	731e <_Balloc>
    76c6:	2300      	movs	r3, #0
    76c8:	0002      	movs	r2, r0
    76ca:	0006      	movs	r6, r0
    76cc:	0019      	movs	r1, r3
    76ce:	3214      	adds	r2, #20
    76d0:	42a3      	cmp	r3, r4
    76d2:	db2d      	blt.n	7730 <__lshift+0x90>
    76d4:	43e3      	mvns	r3, r4
    76d6:	17db      	asrs	r3, r3, #31
    76d8:	401c      	ands	r4, r3
    76da:	002b      	movs	r3, r5
    76dc:	211f      	movs	r1, #31
    76de:	00a4      	lsls	r4, r4, #2
    76e0:	1914      	adds	r4, r2, r4
    76e2:	692a      	ldr	r2, [r5, #16]
    76e4:	3314      	adds	r3, #20
    76e6:	0092      	lsls	r2, r2, #2
    76e8:	189a      	adds	r2, r3, r2
    76ea:	400f      	ands	r7, r1
    76ec:	d024      	beq.n	7738 <__lshift+0x98>
    76ee:	3101      	adds	r1, #1
    76f0:	1bc9      	subs	r1, r1, r7
    76f2:	468c      	mov	ip, r1
    76f4:	2100      	movs	r1, #0
    76f6:	6818      	ldr	r0, [r3, #0]
    76f8:	40b8      	lsls	r0, r7
    76fa:	4301      	orrs	r1, r0
    76fc:	4660      	mov	r0, ip
    76fe:	6021      	str	r1, [r4, #0]
    7700:	cb02      	ldmia	r3!, {r1}
    7702:	3404      	adds	r4, #4
    7704:	40c1      	lsrs	r1, r0
    7706:	429a      	cmp	r2, r3
    7708:	d8f5      	bhi.n	76f6 <__lshift+0x56>
    770a:	6021      	str	r1, [r4, #0]
    770c:	2900      	cmp	r1, #0
    770e:	d002      	beq.n	7716 <__lshift+0x76>
    7710:	9b02      	ldr	r3, [sp, #8]
    7712:	3302      	adds	r3, #2
    7714:	9301      	str	r3, [sp, #4]
    7716:	9b01      	ldr	r3, [sp, #4]
    7718:	9803      	ldr	r0, [sp, #12]
    771a:	3b01      	subs	r3, #1
    771c:	6133      	str	r3, [r6, #16]
    771e:	0029      	movs	r1, r5
    7720:	f7ff fe35 	bl	738e <_Bfree>
    7724:	0030      	movs	r0, r6
    7726:	b005      	add	sp, #20
    7728:	bdf0      	pop	{r4, r5, r6, r7, pc}
    772a:	3101      	adds	r1, #1
    772c:	005b      	lsls	r3, r3, #1
    772e:	e7c4      	b.n	76ba <__lshift+0x1a>
    7730:	0098      	lsls	r0, r3, #2
    7732:	5011      	str	r1, [r2, r0]
    7734:	3301      	adds	r3, #1
    7736:	e7cb      	b.n	76d0 <__lshift+0x30>
    7738:	cb02      	ldmia	r3!, {r1}
    773a:	c402      	stmia	r4!, {r1}
    773c:	429a      	cmp	r2, r3
    773e:	d8fb      	bhi.n	7738 <__lshift+0x98>
    7740:	e7e9      	b.n	7716 <__lshift+0x76>

00007742 <__mcmp>:
    7742:	690a      	ldr	r2, [r1, #16]
    7744:	6903      	ldr	r3, [r0, #16]
    7746:	b530      	push	{r4, r5, lr}
    7748:	1a9b      	subs	r3, r3, r2
    774a:	d10e      	bne.n	776a <__mcmp+0x28>
    774c:	0092      	lsls	r2, r2, #2
    774e:	3014      	adds	r0, #20
    7750:	3114      	adds	r1, #20
    7752:	1884      	adds	r4, r0, r2
    7754:	1889      	adds	r1, r1, r2
    7756:	3c04      	subs	r4, #4
    7758:	3904      	subs	r1, #4
    775a:	6822      	ldr	r2, [r4, #0]
    775c:	680d      	ldr	r5, [r1, #0]
    775e:	42aa      	cmp	r2, r5
    7760:	d005      	beq.n	776e <__mcmp+0x2c>
    7762:	42aa      	cmp	r2, r5
    7764:	4192      	sbcs	r2, r2
    7766:	2301      	movs	r3, #1
    7768:	4313      	orrs	r3, r2
    776a:	0018      	movs	r0, r3
    776c:	bd30      	pop	{r4, r5, pc}
    776e:	42a0      	cmp	r0, r4
    7770:	d3f1      	bcc.n	7756 <__mcmp+0x14>
    7772:	e7fa      	b.n	776a <__mcmp+0x28>

00007774 <__mdiff>:
    7774:	b5f0      	push	{r4, r5, r6, r7, lr}
    7776:	000d      	movs	r5, r1
    7778:	b085      	sub	sp, #20
    777a:	0007      	movs	r7, r0
    777c:	0011      	movs	r1, r2
    777e:	0028      	movs	r0, r5
    7780:	0014      	movs	r4, r2
    7782:	f7ff ffde 	bl	7742 <__mcmp>
    7786:	1e06      	subs	r6, r0, #0
    7788:	d108      	bne.n	779c <__mdiff+0x28>
    778a:	0001      	movs	r1, r0
    778c:	0038      	movs	r0, r7
    778e:	f7ff fdc6 	bl	731e <_Balloc>
    7792:	2301      	movs	r3, #1
    7794:	6146      	str	r6, [r0, #20]
    7796:	6103      	str	r3, [r0, #16]
    7798:	b005      	add	sp, #20
    779a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    779c:	2301      	movs	r3, #1
    779e:	9301      	str	r3, [sp, #4]
    77a0:	2800      	cmp	r0, #0
    77a2:	db04      	blt.n	77ae <__mdiff+0x3a>
    77a4:	0023      	movs	r3, r4
    77a6:	002c      	movs	r4, r5
    77a8:	001d      	movs	r5, r3
    77aa:	2300      	movs	r3, #0
    77ac:	9301      	str	r3, [sp, #4]
    77ae:	6861      	ldr	r1, [r4, #4]
    77b0:	0038      	movs	r0, r7
    77b2:	f7ff fdb4 	bl	731e <_Balloc>
    77b6:	002f      	movs	r7, r5
    77b8:	2200      	movs	r2, #0
    77ba:	9b01      	ldr	r3, [sp, #4]
    77bc:	6926      	ldr	r6, [r4, #16]
    77be:	60c3      	str	r3, [r0, #12]
    77c0:	3414      	adds	r4, #20
    77c2:	00b3      	lsls	r3, r6, #2
    77c4:	18e3      	adds	r3, r4, r3
    77c6:	9302      	str	r3, [sp, #8]
    77c8:	692b      	ldr	r3, [r5, #16]
    77ca:	3714      	adds	r7, #20
    77cc:	009b      	lsls	r3, r3, #2
    77ce:	18fb      	adds	r3, r7, r3
    77d0:	9303      	str	r3, [sp, #12]
    77d2:	0003      	movs	r3, r0
    77d4:	4694      	mov	ip, r2
    77d6:	3314      	adds	r3, #20
    77d8:	cc20      	ldmia	r4!, {r5}
    77da:	cf04      	ldmia	r7!, {r2}
    77dc:	9201      	str	r2, [sp, #4]
    77de:	b2aa      	uxth	r2, r5
    77e0:	4494      	add	ip, r2
    77e2:	466a      	mov	r2, sp
    77e4:	4661      	mov	r1, ip
    77e6:	8892      	ldrh	r2, [r2, #4]
    77e8:	0c2d      	lsrs	r5, r5, #16
    77ea:	1a8a      	subs	r2, r1, r2
    77ec:	9901      	ldr	r1, [sp, #4]
    77ee:	0c09      	lsrs	r1, r1, #16
    77f0:	1a69      	subs	r1, r5, r1
    77f2:	1415      	asrs	r5, r2, #16
    77f4:	1949      	adds	r1, r1, r5
    77f6:	140d      	asrs	r5, r1, #16
    77f8:	b292      	uxth	r2, r2
    77fa:	0409      	lsls	r1, r1, #16
    77fc:	430a      	orrs	r2, r1
    77fe:	601a      	str	r2, [r3, #0]
    7800:	9a03      	ldr	r2, [sp, #12]
    7802:	46ac      	mov	ip, r5
    7804:	3304      	adds	r3, #4
    7806:	42ba      	cmp	r2, r7
    7808:	d8e6      	bhi.n	77d8 <__mdiff+0x64>
    780a:	9902      	ldr	r1, [sp, #8]
    780c:	001a      	movs	r2, r3
    780e:	428c      	cmp	r4, r1
    7810:	d305      	bcc.n	781e <__mdiff+0xaa>
    7812:	3a04      	subs	r2, #4
    7814:	6813      	ldr	r3, [r2, #0]
    7816:	2b00      	cmp	r3, #0
    7818:	d00e      	beq.n	7838 <__mdiff+0xc4>
    781a:	6106      	str	r6, [r0, #16]
    781c:	e7bc      	b.n	7798 <__mdiff+0x24>
    781e:	cc04      	ldmia	r4!, {r2}
    7820:	b291      	uxth	r1, r2
    7822:	4461      	add	r1, ip
    7824:	140d      	asrs	r5, r1, #16
    7826:	0c12      	lsrs	r2, r2, #16
    7828:	1952      	adds	r2, r2, r5
    782a:	1415      	asrs	r5, r2, #16
    782c:	b289      	uxth	r1, r1
    782e:	0412      	lsls	r2, r2, #16
    7830:	430a      	orrs	r2, r1
    7832:	46ac      	mov	ip, r5
    7834:	c304      	stmia	r3!, {r2}
    7836:	e7e8      	b.n	780a <__mdiff+0x96>
    7838:	3e01      	subs	r6, #1
    783a:	e7ea      	b.n	7812 <__mdiff+0x9e>

0000783c <__d2b>:
    783c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    783e:	001d      	movs	r5, r3
    7840:	2101      	movs	r1, #1
    7842:	9f08      	ldr	r7, [sp, #32]
    7844:	0014      	movs	r4, r2
    7846:	f7ff fd6a 	bl	731e <_Balloc>
    784a:	032b      	lsls	r3, r5, #12
    784c:	006d      	lsls	r5, r5, #1
    784e:	0006      	movs	r6, r0
    7850:	0b1b      	lsrs	r3, r3, #12
    7852:	0d6d      	lsrs	r5, r5, #21
    7854:	d124      	bne.n	78a0 <__d2b+0x64>
    7856:	9301      	str	r3, [sp, #4]
    7858:	2c00      	cmp	r4, #0
    785a:	d027      	beq.n	78ac <__d2b+0x70>
    785c:	4668      	mov	r0, sp
    785e:	9400      	str	r4, [sp, #0]
    7860:	f7ff fe04 	bl	746c <__lo0bits>
    7864:	9c00      	ldr	r4, [sp, #0]
    7866:	2800      	cmp	r0, #0
    7868:	d01e      	beq.n	78a8 <__d2b+0x6c>
    786a:	9b01      	ldr	r3, [sp, #4]
    786c:	2120      	movs	r1, #32
    786e:	001a      	movs	r2, r3
    7870:	1a09      	subs	r1, r1, r0
    7872:	408a      	lsls	r2, r1
    7874:	40c3      	lsrs	r3, r0
    7876:	4322      	orrs	r2, r4
    7878:	6172      	str	r2, [r6, #20]
    787a:	9301      	str	r3, [sp, #4]
    787c:	9c01      	ldr	r4, [sp, #4]
    787e:	61b4      	str	r4, [r6, #24]
    7880:	1e63      	subs	r3, r4, #1
    7882:	419c      	sbcs	r4, r3
    7884:	3401      	adds	r4, #1
    7886:	6134      	str	r4, [r6, #16]
    7888:	2d00      	cmp	r5, #0
    788a:	d018      	beq.n	78be <__d2b+0x82>
    788c:	4b12      	ldr	r3, [pc, #72]	; (78d8 <__d2b+0x9c>)
    788e:	18ed      	adds	r5, r5, r3
    7890:	2335      	movs	r3, #53	; 0x35
    7892:	182d      	adds	r5, r5, r0
    7894:	603d      	str	r5, [r7, #0]
    7896:	1a18      	subs	r0, r3, r0
    7898:	9b09      	ldr	r3, [sp, #36]	; 0x24
    789a:	6018      	str	r0, [r3, #0]
    789c:	0030      	movs	r0, r6
    789e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    78a0:	2280      	movs	r2, #128	; 0x80
    78a2:	0352      	lsls	r2, r2, #13
    78a4:	4313      	orrs	r3, r2
    78a6:	e7d6      	b.n	7856 <__d2b+0x1a>
    78a8:	6174      	str	r4, [r6, #20]
    78aa:	e7e7      	b.n	787c <__d2b+0x40>
    78ac:	a801      	add	r0, sp, #4
    78ae:	f7ff fddd 	bl	746c <__lo0bits>
    78b2:	2401      	movs	r4, #1
    78b4:	9b01      	ldr	r3, [sp, #4]
    78b6:	6134      	str	r4, [r6, #16]
    78b8:	6173      	str	r3, [r6, #20]
    78ba:	3020      	adds	r0, #32
    78bc:	e7e4      	b.n	7888 <__d2b+0x4c>
    78be:	4b07      	ldr	r3, [pc, #28]	; (78dc <__d2b+0xa0>)
    78c0:	18c0      	adds	r0, r0, r3
    78c2:	4b07      	ldr	r3, [pc, #28]	; (78e0 <__d2b+0xa4>)
    78c4:	6038      	str	r0, [r7, #0]
    78c6:	18e3      	adds	r3, r4, r3
    78c8:	009b      	lsls	r3, r3, #2
    78ca:	18f3      	adds	r3, r6, r3
    78cc:	6958      	ldr	r0, [r3, #20]
    78ce:	f7ff fdb3 	bl	7438 <__hi0bits>
    78d2:	0164      	lsls	r4, r4, #5
    78d4:	1a20      	subs	r0, r4, r0
    78d6:	e7df      	b.n	7898 <__d2b+0x5c>
    78d8:	fffffbcd 	.word	0xfffffbcd
    78dc:	fffffbce 	.word	0xfffffbce
    78e0:	3fffffff 	.word	0x3fffffff

000078e4 <_calloc_r>:
    78e4:	434a      	muls	r2, r1
    78e6:	b570      	push	{r4, r5, r6, lr}
    78e8:	0011      	movs	r1, r2
    78ea:	0014      	movs	r4, r2
    78ec:	f000 f852 	bl	7994 <_malloc_r>
    78f0:	1e05      	subs	r5, r0, #0
    78f2:	d003      	beq.n	78fc <_calloc_r+0x18>
    78f4:	0022      	movs	r2, r4
    78f6:	2100      	movs	r1, #0
    78f8:	f7fd fdb9 	bl	546e <memset>
    78fc:	0028      	movs	r0, r5
    78fe:	bd70      	pop	{r4, r5, r6, pc}

00007900 <_free_r>:
    7900:	b570      	push	{r4, r5, r6, lr}
    7902:	0005      	movs	r5, r0
    7904:	2900      	cmp	r1, #0
    7906:	d010      	beq.n	792a <_free_r+0x2a>
    7908:	1f0c      	subs	r4, r1, #4
    790a:	6823      	ldr	r3, [r4, #0]
    790c:	2b00      	cmp	r3, #0
    790e:	da00      	bge.n	7912 <_free_r+0x12>
    7910:	18e4      	adds	r4, r4, r3
    7912:	0028      	movs	r0, r5
    7914:	f000 fae4 	bl	7ee0 <__malloc_lock>
    7918:	4a1d      	ldr	r2, [pc, #116]	; (7990 <_free_r+0x90>)
    791a:	6813      	ldr	r3, [r2, #0]
    791c:	2b00      	cmp	r3, #0
    791e:	d105      	bne.n	792c <_free_r+0x2c>
    7920:	6063      	str	r3, [r4, #4]
    7922:	6014      	str	r4, [r2, #0]
    7924:	0028      	movs	r0, r5
    7926:	f000 fadc 	bl	7ee2 <__malloc_unlock>
    792a:	bd70      	pop	{r4, r5, r6, pc}
    792c:	42a3      	cmp	r3, r4
    792e:	d909      	bls.n	7944 <_free_r+0x44>
    7930:	6821      	ldr	r1, [r4, #0]
    7932:	1860      	adds	r0, r4, r1
    7934:	4283      	cmp	r3, r0
    7936:	d1f3      	bne.n	7920 <_free_r+0x20>
    7938:	6818      	ldr	r0, [r3, #0]
    793a:	685b      	ldr	r3, [r3, #4]
    793c:	1841      	adds	r1, r0, r1
    793e:	6021      	str	r1, [r4, #0]
    7940:	e7ee      	b.n	7920 <_free_r+0x20>
    7942:	0013      	movs	r3, r2
    7944:	685a      	ldr	r2, [r3, #4]
    7946:	2a00      	cmp	r2, #0
    7948:	d001      	beq.n	794e <_free_r+0x4e>
    794a:	42a2      	cmp	r2, r4
    794c:	d9f9      	bls.n	7942 <_free_r+0x42>
    794e:	6819      	ldr	r1, [r3, #0]
    7950:	1858      	adds	r0, r3, r1
    7952:	42a0      	cmp	r0, r4
    7954:	d10b      	bne.n	796e <_free_r+0x6e>
    7956:	6820      	ldr	r0, [r4, #0]
    7958:	1809      	adds	r1, r1, r0
    795a:	1858      	adds	r0, r3, r1
    795c:	6019      	str	r1, [r3, #0]
    795e:	4282      	cmp	r2, r0
    7960:	d1e0      	bne.n	7924 <_free_r+0x24>
    7962:	6810      	ldr	r0, [r2, #0]
    7964:	6852      	ldr	r2, [r2, #4]
    7966:	1841      	adds	r1, r0, r1
    7968:	6019      	str	r1, [r3, #0]
    796a:	605a      	str	r2, [r3, #4]
    796c:	e7da      	b.n	7924 <_free_r+0x24>
    796e:	42a0      	cmp	r0, r4
    7970:	d902      	bls.n	7978 <_free_r+0x78>
    7972:	230c      	movs	r3, #12
    7974:	602b      	str	r3, [r5, #0]
    7976:	e7d5      	b.n	7924 <_free_r+0x24>
    7978:	6821      	ldr	r1, [r4, #0]
    797a:	1860      	adds	r0, r4, r1
    797c:	4282      	cmp	r2, r0
    797e:	d103      	bne.n	7988 <_free_r+0x88>
    7980:	6810      	ldr	r0, [r2, #0]
    7982:	6852      	ldr	r2, [r2, #4]
    7984:	1841      	adds	r1, r0, r1
    7986:	6021      	str	r1, [r4, #0]
    7988:	6062      	str	r2, [r4, #4]
    798a:	605c      	str	r4, [r3, #4]
    798c:	e7ca      	b.n	7924 <_free_r+0x24>
    798e:	46c0      	nop			; (mov r8, r8)
    7990:	200008b8 	.word	0x200008b8

00007994 <_malloc_r>:
    7994:	2303      	movs	r3, #3
    7996:	b570      	push	{r4, r5, r6, lr}
    7998:	1ccd      	adds	r5, r1, #3
    799a:	439d      	bics	r5, r3
    799c:	3508      	adds	r5, #8
    799e:	0006      	movs	r6, r0
    79a0:	2d0c      	cmp	r5, #12
    79a2:	d21e      	bcs.n	79e2 <_malloc_r+0x4e>
    79a4:	250c      	movs	r5, #12
    79a6:	42a9      	cmp	r1, r5
    79a8:	d81d      	bhi.n	79e6 <_malloc_r+0x52>
    79aa:	0030      	movs	r0, r6
    79ac:	f000 fa98 	bl	7ee0 <__malloc_lock>
    79b0:	4a25      	ldr	r2, [pc, #148]	; (7a48 <_malloc_r+0xb4>)
    79b2:	6814      	ldr	r4, [r2, #0]
    79b4:	0021      	movs	r1, r4
    79b6:	2900      	cmp	r1, #0
    79b8:	d119      	bne.n	79ee <_malloc_r+0x5a>
    79ba:	4c24      	ldr	r4, [pc, #144]	; (7a4c <_malloc_r+0xb8>)
    79bc:	6823      	ldr	r3, [r4, #0]
    79be:	2b00      	cmp	r3, #0
    79c0:	d103      	bne.n	79ca <_malloc_r+0x36>
    79c2:	0030      	movs	r0, r6
    79c4:	f000 f9be 	bl	7d44 <_sbrk_r>
    79c8:	6020      	str	r0, [r4, #0]
    79ca:	0029      	movs	r1, r5
    79cc:	0030      	movs	r0, r6
    79ce:	f000 f9b9 	bl	7d44 <_sbrk_r>
    79d2:	1c43      	adds	r3, r0, #1
    79d4:	d12c      	bne.n	7a30 <_malloc_r+0x9c>
    79d6:	230c      	movs	r3, #12
    79d8:	0030      	movs	r0, r6
    79da:	6033      	str	r3, [r6, #0]
    79dc:	f000 fa81 	bl	7ee2 <__malloc_unlock>
    79e0:	e003      	b.n	79ea <_malloc_r+0x56>
    79e2:	2d00      	cmp	r5, #0
    79e4:	dadf      	bge.n	79a6 <_malloc_r+0x12>
    79e6:	230c      	movs	r3, #12
    79e8:	6033      	str	r3, [r6, #0]
    79ea:	2000      	movs	r0, #0
    79ec:	bd70      	pop	{r4, r5, r6, pc}
    79ee:	680b      	ldr	r3, [r1, #0]
    79f0:	1b5b      	subs	r3, r3, r5
    79f2:	d41a      	bmi.n	7a2a <_malloc_r+0x96>
    79f4:	2b0b      	cmp	r3, #11
    79f6:	d903      	bls.n	7a00 <_malloc_r+0x6c>
    79f8:	600b      	str	r3, [r1, #0]
    79fa:	18cc      	adds	r4, r1, r3
    79fc:	6025      	str	r5, [r4, #0]
    79fe:	e003      	b.n	7a08 <_malloc_r+0x74>
    7a00:	428c      	cmp	r4, r1
    7a02:	d10e      	bne.n	7a22 <_malloc_r+0x8e>
    7a04:	6863      	ldr	r3, [r4, #4]
    7a06:	6013      	str	r3, [r2, #0]
    7a08:	0030      	movs	r0, r6
    7a0a:	f000 fa6a 	bl	7ee2 <__malloc_unlock>
    7a0e:	0020      	movs	r0, r4
    7a10:	2207      	movs	r2, #7
    7a12:	300b      	adds	r0, #11
    7a14:	1d23      	adds	r3, r4, #4
    7a16:	4390      	bics	r0, r2
    7a18:	1ac3      	subs	r3, r0, r3
    7a1a:	d0e7      	beq.n	79ec <_malloc_r+0x58>
    7a1c:	425a      	negs	r2, r3
    7a1e:	50e2      	str	r2, [r4, r3]
    7a20:	e7e4      	b.n	79ec <_malloc_r+0x58>
    7a22:	684b      	ldr	r3, [r1, #4]
    7a24:	6063      	str	r3, [r4, #4]
    7a26:	000c      	movs	r4, r1
    7a28:	e7ee      	b.n	7a08 <_malloc_r+0x74>
    7a2a:	000c      	movs	r4, r1
    7a2c:	6849      	ldr	r1, [r1, #4]
    7a2e:	e7c2      	b.n	79b6 <_malloc_r+0x22>
    7a30:	2303      	movs	r3, #3
    7a32:	1cc4      	adds	r4, r0, #3
    7a34:	439c      	bics	r4, r3
    7a36:	42a0      	cmp	r0, r4
    7a38:	d0e0      	beq.n	79fc <_malloc_r+0x68>
    7a3a:	1a21      	subs	r1, r4, r0
    7a3c:	0030      	movs	r0, r6
    7a3e:	f000 f981 	bl	7d44 <_sbrk_r>
    7a42:	1c43      	adds	r3, r0, #1
    7a44:	d1da      	bne.n	79fc <_malloc_r+0x68>
    7a46:	e7c6      	b.n	79d6 <_malloc_r+0x42>
    7a48:	200008b8 	.word	0x200008b8
    7a4c:	200008bc 	.word	0x200008bc

00007a50 <__sfputc_r>:
    7a50:	6893      	ldr	r3, [r2, #8]
    7a52:	b510      	push	{r4, lr}
    7a54:	3b01      	subs	r3, #1
    7a56:	6093      	str	r3, [r2, #8]
    7a58:	2b00      	cmp	r3, #0
    7a5a:	da05      	bge.n	7a68 <__sfputc_r+0x18>
    7a5c:	6994      	ldr	r4, [r2, #24]
    7a5e:	42a3      	cmp	r3, r4
    7a60:	db08      	blt.n	7a74 <__sfputc_r+0x24>
    7a62:	b2cb      	uxtb	r3, r1
    7a64:	2b0a      	cmp	r3, #10
    7a66:	d005      	beq.n	7a74 <__sfputc_r+0x24>
    7a68:	6813      	ldr	r3, [r2, #0]
    7a6a:	1c58      	adds	r0, r3, #1
    7a6c:	6010      	str	r0, [r2, #0]
    7a6e:	7019      	strb	r1, [r3, #0]
    7a70:	b2c8      	uxtb	r0, r1
    7a72:	bd10      	pop	{r4, pc}
    7a74:	f7fe fb06 	bl	6084 <__swbuf_r>
    7a78:	e7fb      	b.n	7a72 <__sfputc_r+0x22>

00007a7a <__sfputs_r>:
    7a7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7a7c:	0006      	movs	r6, r0
    7a7e:	000f      	movs	r7, r1
    7a80:	0014      	movs	r4, r2
    7a82:	18d5      	adds	r5, r2, r3
    7a84:	42ac      	cmp	r4, r5
    7a86:	d101      	bne.n	7a8c <__sfputs_r+0x12>
    7a88:	2000      	movs	r0, #0
    7a8a:	e007      	b.n	7a9c <__sfputs_r+0x22>
    7a8c:	7821      	ldrb	r1, [r4, #0]
    7a8e:	003a      	movs	r2, r7
    7a90:	0030      	movs	r0, r6
    7a92:	f7ff ffdd 	bl	7a50 <__sfputc_r>
    7a96:	3401      	adds	r4, #1
    7a98:	1c43      	adds	r3, r0, #1
    7a9a:	d1f3      	bne.n	7a84 <__sfputs_r+0xa>
    7a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007aa0 <_vfiprintf_r>:
    7aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7aa2:	b09f      	sub	sp, #124	; 0x7c
    7aa4:	0006      	movs	r6, r0
    7aa6:	000f      	movs	r7, r1
    7aa8:	0014      	movs	r4, r2
    7aaa:	9305      	str	r3, [sp, #20]
    7aac:	2800      	cmp	r0, #0
    7aae:	d004      	beq.n	7aba <_vfiprintf_r+0x1a>
    7ab0:	6983      	ldr	r3, [r0, #24]
    7ab2:	2b00      	cmp	r3, #0
    7ab4:	d101      	bne.n	7aba <_vfiprintf_r+0x1a>
    7ab6:	f7ff fb15 	bl	70e4 <__sinit>
    7aba:	4b7f      	ldr	r3, [pc, #508]	; (7cb8 <_vfiprintf_r+0x218>)
    7abc:	429f      	cmp	r7, r3
    7abe:	d15c      	bne.n	7b7a <_vfiprintf_r+0xda>
    7ac0:	6877      	ldr	r7, [r6, #4]
    7ac2:	89bb      	ldrh	r3, [r7, #12]
    7ac4:	071b      	lsls	r3, r3, #28
    7ac6:	d562      	bpl.n	7b8e <_vfiprintf_r+0xee>
    7ac8:	693b      	ldr	r3, [r7, #16]
    7aca:	2b00      	cmp	r3, #0
    7acc:	d05f      	beq.n	7b8e <_vfiprintf_r+0xee>
    7ace:	2300      	movs	r3, #0
    7ad0:	ad06      	add	r5, sp, #24
    7ad2:	616b      	str	r3, [r5, #20]
    7ad4:	3320      	adds	r3, #32
    7ad6:	766b      	strb	r3, [r5, #25]
    7ad8:	3310      	adds	r3, #16
    7ada:	76ab      	strb	r3, [r5, #26]
    7adc:	9402      	str	r4, [sp, #8]
    7ade:	9c02      	ldr	r4, [sp, #8]
    7ae0:	7823      	ldrb	r3, [r4, #0]
    7ae2:	2b00      	cmp	r3, #0
    7ae4:	d15d      	bne.n	7ba2 <_vfiprintf_r+0x102>
    7ae6:	9b02      	ldr	r3, [sp, #8]
    7ae8:	1ae3      	subs	r3, r4, r3
    7aea:	9304      	str	r3, [sp, #16]
    7aec:	d00d      	beq.n	7b0a <_vfiprintf_r+0x6a>
    7aee:	9b04      	ldr	r3, [sp, #16]
    7af0:	9a02      	ldr	r2, [sp, #8]
    7af2:	0039      	movs	r1, r7
    7af4:	0030      	movs	r0, r6
    7af6:	f7ff ffc0 	bl	7a7a <__sfputs_r>
    7afa:	1c43      	adds	r3, r0, #1
    7afc:	d100      	bne.n	7b00 <_vfiprintf_r+0x60>
    7afe:	e0cc      	b.n	7c9a <_vfiprintf_r+0x1fa>
    7b00:	696a      	ldr	r2, [r5, #20]
    7b02:	9b04      	ldr	r3, [sp, #16]
    7b04:	4694      	mov	ip, r2
    7b06:	4463      	add	r3, ip
    7b08:	616b      	str	r3, [r5, #20]
    7b0a:	7823      	ldrb	r3, [r4, #0]
    7b0c:	2b00      	cmp	r3, #0
    7b0e:	d100      	bne.n	7b12 <_vfiprintf_r+0x72>
    7b10:	e0c3      	b.n	7c9a <_vfiprintf_r+0x1fa>
    7b12:	2201      	movs	r2, #1
    7b14:	2300      	movs	r3, #0
    7b16:	4252      	negs	r2, r2
    7b18:	606a      	str	r2, [r5, #4]
    7b1a:	a902      	add	r1, sp, #8
    7b1c:	3254      	adds	r2, #84	; 0x54
    7b1e:	1852      	adds	r2, r2, r1
    7b20:	3401      	adds	r4, #1
    7b22:	602b      	str	r3, [r5, #0]
    7b24:	60eb      	str	r3, [r5, #12]
    7b26:	60ab      	str	r3, [r5, #8]
    7b28:	7013      	strb	r3, [r2, #0]
    7b2a:	65ab      	str	r3, [r5, #88]	; 0x58
    7b2c:	7821      	ldrb	r1, [r4, #0]
    7b2e:	2205      	movs	r2, #5
    7b30:	4862      	ldr	r0, [pc, #392]	; (7cbc <_vfiprintf_r+0x21c>)
    7b32:	f7ff fbe9 	bl	7308 <memchr>
    7b36:	1c63      	adds	r3, r4, #1
    7b38:	469c      	mov	ip, r3
    7b3a:	2800      	cmp	r0, #0
    7b3c:	d135      	bne.n	7baa <_vfiprintf_r+0x10a>
    7b3e:	6829      	ldr	r1, [r5, #0]
    7b40:	06cb      	lsls	r3, r1, #27
    7b42:	d504      	bpl.n	7b4e <_vfiprintf_r+0xae>
    7b44:	2353      	movs	r3, #83	; 0x53
    7b46:	aa02      	add	r2, sp, #8
    7b48:	3020      	adds	r0, #32
    7b4a:	189b      	adds	r3, r3, r2
    7b4c:	7018      	strb	r0, [r3, #0]
    7b4e:	070b      	lsls	r3, r1, #28
    7b50:	d504      	bpl.n	7b5c <_vfiprintf_r+0xbc>
    7b52:	2353      	movs	r3, #83	; 0x53
    7b54:	202b      	movs	r0, #43	; 0x2b
    7b56:	aa02      	add	r2, sp, #8
    7b58:	189b      	adds	r3, r3, r2
    7b5a:	7018      	strb	r0, [r3, #0]
    7b5c:	7823      	ldrb	r3, [r4, #0]
    7b5e:	2b2a      	cmp	r3, #42	; 0x2a
    7b60:	d02c      	beq.n	7bbc <_vfiprintf_r+0x11c>
    7b62:	2000      	movs	r0, #0
    7b64:	210a      	movs	r1, #10
    7b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7b68:	7822      	ldrb	r2, [r4, #0]
    7b6a:	3a30      	subs	r2, #48	; 0x30
    7b6c:	2a09      	cmp	r2, #9
    7b6e:	d800      	bhi.n	7b72 <_vfiprintf_r+0xd2>
    7b70:	e06b      	b.n	7c4a <_vfiprintf_r+0x1aa>
    7b72:	2800      	cmp	r0, #0
    7b74:	d02a      	beq.n	7bcc <_vfiprintf_r+0x12c>
    7b76:	9309      	str	r3, [sp, #36]	; 0x24
    7b78:	e028      	b.n	7bcc <_vfiprintf_r+0x12c>
    7b7a:	4b51      	ldr	r3, [pc, #324]	; (7cc0 <_vfiprintf_r+0x220>)
    7b7c:	429f      	cmp	r7, r3
    7b7e:	d101      	bne.n	7b84 <_vfiprintf_r+0xe4>
    7b80:	68b7      	ldr	r7, [r6, #8]
    7b82:	e79e      	b.n	7ac2 <_vfiprintf_r+0x22>
    7b84:	4b4f      	ldr	r3, [pc, #316]	; (7cc4 <_vfiprintf_r+0x224>)
    7b86:	429f      	cmp	r7, r3
    7b88:	d19b      	bne.n	7ac2 <_vfiprintf_r+0x22>
    7b8a:	68f7      	ldr	r7, [r6, #12]
    7b8c:	e799      	b.n	7ac2 <_vfiprintf_r+0x22>
    7b8e:	0039      	movs	r1, r7
    7b90:	0030      	movs	r0, r6
    7b92:	f7fe facd 	bl	6130 <__swsetup_r>
    7b96:	2800      	cmp	r0, #0
    7b98:	d099      	beq.n	7ace <_vfiprintf_r+0x2e>
    7b9a:	2001      	movs	r0, #1
    7b9c:	4240      	negs	r0, r0
    7b9e:	b01f      	add	sp, #124	; 0x7c
    7ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7ba2:	2b25      	cmp	r3, #37	; 0x25
    7ba4:	d09f      	beq.n	7ae6 <_vfiprintf_r+0x46>
    7ba6:	3401      	adds	r4, #1
    7ba8:	e79a      	b.n	7ae0 <_vfiprintf_r+0x40>
    7baa:	4b44      	ldr	r3, [pc, #272]	; (7cbc <_vfiprintf_r+0x21c>)
    7bac:	6829      	ldr	r1, [r5, #0]
    7bae:	1ac0      	subs	r0, r0, r3
    7bb0:	2301      	movs	r3, #1
    7bb2:	4083      	lsls	r3, r0
    7bb4:	430b      	orrs	r3, r1
    7bb6:	602b      	str	r3, [r5, #0]
    7bb8:	4664      	mov	r4, ip
    7bba:	e7b7      	b.n	7b2c <_vfiprintf_r+0x8c>
    7bbc:	9b05      	ldr	r3, [sp, #20]
    7bbe:	1d18      	adds	r0, r3, #4
    7bc0:	681b      	ldr	r3, [r3, #0]
    7bc2:	9005      	str	r0, [sp, #20]
    7bc4:	2b00      	cmp	r3, #0
    7bc6:	db3a      	blt.n	7c3e <_vfiprintf_r+0x19e>
    7bc8:	9309      	str	r3, [sp, #36]	; 0x24
    7bca:	4664      	mov	r4, ip
    7bcc:	7823      	ldrb	r3, [r4, #0]
    7bce:	2b2e      	cmp	r3, #46	; 0x2e
    7bd0:	d10b      	bne.n	7bea <_vfiprintf_r+0x14a>
    7bd2:	7863      	ldrb	r3, [r4, #1]
    7bd4:	1c62      	adds	r2, r4, #1
    7bd6:	2b2a      	cmp	r3, #42	; 0x2a
    7bd8:	d13f      	bne.n	7c5a <_vfiprintf_r+0x1ba>
    7bda:	9b05      	ldr	r3, [sp, #20]
    7bdc:	3402      	adds	r4, #2
    7bde:	1d1a      	adds	r2, r3, #4
    7be0:	681b      	ldr	r3, [r3, #0]
    7be2:	9205      	str	r2, [sp, #20]
    7be4:	2b00      	cmp	r3, #0
    7be6:	db35      	blt.n	7c54 <_vfiprintf_r+0x1b4>
    7be8:	9307      	str	r3, [sp, #28]
    7bea:	7821      	ldrb	r1, [r4, #0]
    7bec:	2203      	movs	r2, #3
    7bee:	4836      	ldr	r0, [pc, #216]	; (7cc8 <_vfiprintf_r+0x228>)
    7bf0:	f7ff fb8a 	bl	7308 <memchr>
    7bf4:	2800      	cmp	r0, #0
    7bf6:	d007      	beq.n	7c08 <_vfiprintf_r+0x168>
    7bf8:	4b33      	ldr	r3, [pc, #204]	; (7cc8 <_vfiprintf_r+0x228>)
    7bfa:	682a      	ldr	r2, [r5, #0]
    7bfc:	1ac0      	subs	r0, r0, r3
    7bfe:	2340      	movs	r3, #64	; 0x40
    7c00:	4083      	lsls	r3, r0
    7c02:	4313      	orrs	r3, r2
    7c04:	602b      	str	r3, [r5, #0]
    7c06:	3401      	adds	r4, #1
    7c08:	7821      	ldrb	r1, [r4, #0]
    7c0a:	1c63      	adds	r3, r4, #1
    7c0c:	2206      	movs	r2, #6
    7c0e:	482f      	ldr	r0, [pc, #188]	; (7ccc <_vfiprintf_r+0x22c>)
    7c10:	9302      	str	r3, [sp, #8]
    7c12:	7629      	strb	r1, [r5, #24]
    7c14:	f7ff fb78 	bl	7308 <memchr>
    7c18:	2800      	cmp	r0, #0
    7c1a:	d044      	beq.n	7ca6 <_vfiprintf_r+0x206>
    7c1c:	4b2c      	ldr	r3, [pc, #176]	; (7cd0 <_vfiprintf_r+0x230>)
    7c1e:	2b00      	cmp	r3, #0
    7c20:	d12f      	bne.n	7c82 <_vfiprintf_r+0x1e2>
    7c22:	6829      	ldr	r1, [r5, #0]
    7c24:	9b05      	ldr	r3, [sp, #20]
    7c26:	2207      	movs	r2, #7
    7c28:	05c9      	lsls	r1, r1, #23
    7c2a:	d528      	bpl.n	7c7e <_vfiprintf_r+0x1de>
    7c2c:	189b      	adds	r3, r3, r2
    7c2e:	4393      	bics	r3, r2
    7c30:	3308      	adds	r3, #8
    7c32:	9305      	str	r3, [sp, #20]
    7c34:	696b      	ldr	r3, [r5, #20]
    7c36:	9a03      	ldr	r2, [sp, #12]
    7c38:	189b      	adds	r3, r3, r2
    7c3a:	616b      	str	r3, [r5, #20]
    7c3c:	e74f      	b.n	7ade <_vfiprintf_r+0x3e>
    7c3e:	425b      	negs	r3, r3
    7c40:	60eb      	str	r3, [r5, #12]
    7c42:	2302      	movs	r3, #2
    7c44:	430b      	orrs	r3, r1
    7c46:	602b      	str	r3, [r5, #0]
    7c48:	e7bf      	b.n	7bca <_vfiprintf_r+0x12a>
    7c4a:	434b      	muls	r3, r1
    7c4c:	3401      	adds	r4, #1
    7c4e:	189b      	adds	r3, r3, r2
    7c50:	2001      	movs	r0, #1
    7c52:	e789      	b.n	7b68 <_vfiprintf_r+0xc8>
    7c54:	2301      	movs	r3, #1
    7c56:	425b      	negs	r3, r3
    7c58:	e7c6      	b.n	7be8 <_vfiprintf_r+0x148>
    7c5a:	2300      	movs	r3, #0
    7c5c:	0014      	movs	r4, r2
    7c5e:	200a      	movs	r0, #10
    7c60:	001a      	movs	r2, r3
    7c62:	606b      	str	r3, [r5, #4]
    7c64:	7821      	ldrb	r1, [r4, #0]
    7c66:	3930      	subs	r1, #48	; 0x30
    7c68:	2909      	cmp	r1, #9
    7c6a:	d903      	bls.n	7c74 <_vfiprintf_r+0x1d4>
    7c6c:	2b00      	cmp	r3, #0
    7c6e:	d0bc      	beq.n	7bea <_vfiprintf_r+0x14a>
    7c70:	9207      	str	r2, [sp, #28]
    7c72:	e7ba      	b.n	7bea <_vfiprintf_r+0x14a>
    7c74:	4342      	muls	r2, r0
    7c76:	3401      	adds	r4, #1
    7c78:	1852      	adds	r2, r2, r1
    7c7a:	2301      	movs	r3, #1
    7c7c:	e7f2      	b.n	7c64 <_vfiprintf_r+0x1c4>
    7c7e:	3307      	adds	r3, #7
    7c80:	e7d5      	b.n	7c2e <_vfiprintf_r+0x18e>
    7c82:	ab05      	add	r3, sp, #20
    7c84:	9300      	str	r3, [sp, #0]
    7c86:	003a      	movs	r2, r7
    7c88:	4b12      	ldr	r3, [pc, #72]	; (7cd4 <_vfiprintf_r+0x234>)
    7c8a:	0029      	movs	r1, r5
    7c8c:	0030      	movs	r0, r6
    7c8e:	f7fd fc93 	bl	55b8 <_printf_float>
    7c92:	9003      	str	r0, [sp, #12]
    7c94:	9b03      	ldr	r3, [sp, #12]
    7c96:	3301      	adds	r3, #1
    7c98:	d1cc      	bne.n	7c34 <_vfiprintf_r+0x194>
    7c9a:	89bb      	ldrh	r3, [r7, #12]
    7c9c:	065b      	lsls	r3, r3, #25
    7c9e:	d500      	bpl.n	7ca2 <_vfiprintf_r+0x202>
    7ca0:	e77b      	b.n	7b9a <_vfiprintf_r+0xfa>
    7ca2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7ca4:	e77b      	b.n	7b9e <_vfiprintf_r+0xfe>
    7ca6:	ab05      	add	r3, sp, #20
    7ca8:	9300      	str	r3, [sp, #0]
    7caa:	003a      	movs	r2, r7
    7cac:	4b09      	ldr	r3, [pc, #36]	; (7cd4 <_vfiprintf_r+0x234>)
    7cae:	0029      	movs	r1, r5
    7cb0:	0030      	movs	r0, r6
    7cb2:	f7fd ff3b 	bl	5b2c <_printf_i>
    7cb6:	e7ec      	b.n	7c92 <_vfiprintf_r+0x1f2>
    7cb8:	0000aca0 	.word	0x0000aca0
    7cbc:	0000addc 	.word	0x0000addc
    7cc0:	0000acc0 	.word	0x0000acc0
    7cc4:	0000ac80 	.word	0x0000ac80
    7cc8:	0000ade2 	.word	0x0000ade2
    7ccc:	0000ade6 	.word	0x0000ade6
    7cd0:	000055b9 	.word	0x000055b9
    7cd4:	00007a7b 	.word	0x00007a7b

00007cd8 <_putc_r>:
    7cd8:	b570      	push	{r4, r5, r6, lr}
    7cda:	0006      	movs	r6, r0
    7cdc:	000d      	movs	r5, r1
    7cde:	0014      	movs	r4, r2
    7ce0:	2800      	cmp	r0, #0
    7ce2:	d004      	beq.n	7cee <_putc_r+0x16>
    7ce4:	6983      	ldr	r3, [r0, #24]
    7ce6:	2b00      	cmp	r3, #0
    7ce8:	d101      	bne.n	7cee <_putc_r+0x16>
    7cea:	f7ff f9fb 	bl	70e4 <__sinit>
    7cee:	4b12      	ldr	r3, [pc, #72]	; (7d38 <_putc_r+0x60>)
    7cf0:	429c      	cmp	r4, r3
    7cf2:	d111      	bne.n	7d18 <_putc_r+0x40>
    7cf4:	6874      	ldr	r4, [r6, #4]
    7cf6:	68a3      	ldr	r3, [r4, #8]
    7cf8:	3b01      	subs	r3, #1
    7cfa:	60a3      	str	r3, [r4, #8]
    7cfc:	2b00      	cmp	r3, #0
    7cfe:	da05      	bge.n	7d0c <_putc_r+0x34>
    7d00:	69a2      	ldr	r2, [r4, #24]
    7d02:	4293      	cmp	r3, r2
    7d04:	db12      	blt.n	7d2c <_putc_r+0x54>
    7d06:	b2eb      	uxtb	r3, r5
    7d08:	2b0a      	cmp	r3, #10
    7d0a:	d00f      	beq.n	7d2c <_putc_r+0x54>
    7d0c:	6823      	ldr	r3, [r4, #0]
    7d0e:	b2e8      	uxtb	r0, r5
    7d10:	1c5a      	adds	r2, r3, #1
    7d12:	6022      	str	r2, [r4, #0]
    7d14:	701d      	strb	r5, [r3, #0]
    7d16:	bd70      	pop	{r4, r5, r6, pc}
    7d18:	4b08      	ldr	r3, [pc, #32]	; (7d3c <_putc_r+0x64>)
    7d1a:	429c      	cmp	r4, r3
    7d1c:	d101      	bne.n	7d22 <_putc_r+0x4a>
    7d1e:	68b4      	ldr	r4, [r6, #8]
    7d20:	e7e9      	b.n	7cf6 <_putc_r+0x1e>
    7d22:	4b07      	ldr	r3, [pc, #28]	; (7d40 <_putc_r+0x68>)
    7d24:	429c      	cmp	r4, r3
    7d26:	d1e6      	bne.n	7cf6 <_putc_r+0x1e>
    7d28:	68f4      	ldr	r4, [r6, #12]
    7d2a:	e7e4      	b.n	7cf6 <_putc_r+0x1e>
    7d2c:	0022      	movs	r2, r4
    7d2e:	0029      	movs	r1, r5
    7d30:	0030      	movs	r0, r6
    7d32:	f7fe f9a7 	bl	6084 <__swbuf_r>
    7d36:	e7ee      	b.n	7d16 <_putc_r+0x3e>
    7d38:	0000aca0 	.word	0x0000aca0
    7d3c:	0000acc0 	.word	0x0000acc0
    7d40:	0000ac80 	.word	0x0000ac80

00007d44 <_sbrk_r>:
    7d44:	2300      	movs	r3, #0
    7d46:	b570      	push	{r4, r5, r6, lr}
    7d48:	4c06      	ldr	r4, [pc, #24]	; (7d64 <_sbrk_r+0x20>)
    7d4a:	0005      	movs	r5, r0
    7d4c:	0008      	movs	r0, r1
    7d4e:	6023      	str	r3, [r4, #0]
    7d50:	f7fb f82a 	bl	2da8 <_sbrk>
    7d54:	1c43      	adds	r3, r0, #1
    7d56:	d103      	bne.n	7d60 <_sbrk_r+0x1c>
    7d58:	6823      	ldr	r3, [r4, #0]
    7d5a:	2b00      	cmp	r3, #0
    7d5c:	d000      	beq.n	7d60 <_sbrk_r+0x1c>
    7d5e:	602b      	str	r3, [r5, #0]
    7d60:	bd70      	pop	{r4, r5, r6, pc}
    7d62:	46c0      	nop			; (mov r8, r8)
    7d64:	200023b0 	.word	0x200023b0

00007d68 <__sread>:
    7d68:	b570      	push	{r4, r5, r6, lr}
    7d6a:	000c      	movs	r4, r1
    7d6c:	250e      	movs	r5, #14
    7d6e:	5f49      	ldrsh	r1, [r1, r5]
    7d70:	f000 f8b8 	bl	7ee4 <_read_r>
    7d74:	2800      	cmp	r0, #0
    7d76:	db03      	blt.n	7d80 <__sread+0x18>
    7d78:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7d7a:	181b      	adds	r3, r3, r0
    7d7c:	6563      	str	r3, [r4, #84]	; 0x54
    7d7e:	bd70      	pop	{r4, r5, r6, pc}
    7d80:	89a3      	ldrh	r3, [r4, #12]
    7d82:	4a02      	ldr	r2, [pc, #8]	; (7d8c <__sread+0x24>)
    7d84:	4013      	ands	r3, r2
    7d86:	81a3      	strh	r3, [r4, #12]
    7d88:	e7f9      	b.n	7d7e <__sread+0x16>
    7d8a:	46c0      	nop			; (mov r8, r8)
    7d8c:	ffffefff 	.word	0xffffefff

00007d90 <__swrite>:
    7d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7d92:	001f      	movs	r7, r3
    7d94:	898b      	ldrh	r3, [r1, #12]
    7d96:	0005      	movs	r5, r0
    7d98:	000c      	movs	r4, r1
    7d9a:	0016      	movs	r6, r2
    7d9c:	05db      	lsls	r3, r3, #23
    7d9e:	d505      	bpl.n	7dac <__swrite+0x1c>
    7da0:	230e      	movs	r3, #14
    7da2:	5ec9      	ldrsh	r1, [r1, r3]
    7da4:	2200      	movs	r2, #0
    7da6:	2302      	movs	r3, #2
    7da8:	f000 f874 	bl	7e94 <_lseek_r>
    7dac:	89a3      	ldrh	r3, [r4, #12]
    7dae:	4a05      	ldr	r2, [pc, #20]	; (7dc4 <__swrite+0x34>)
    7db0:	0028      	movs	r0, r5
    7db2:	4013      	ands	r3, r2
    7db4:	81a3      	strh	r3, [r4, #12]
    7db6:	0032      	movs	r2, r6
    7db8:	230e      	movs	r3, #14
    7dba:	5ee1      	ldrsh	r1, [r4, r3]
    7dbc:	003b      	movs	r3, r7
    7dbe:	f000 f81f 	bl	7e00 <_write_r>
    7dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7dc4:	ffffefff 	.word	0xffffefff

00007dc8 <__sseek>:
    7dc8:	b570      	push	{r4, r5, r6, lr}
    7dca:	000c      	movs	r4, r1
    7dcc:	250e      	movs	r5, #14
    7dce:	5f49      	ldrsh	r1, [r1, r5]
    7dd0:	f000 f860 	bl	7e94 <_lseek_r>
    7dd4:	89a3      	ldrh	r3, [r4, #12]
    7dd6:	1c42      	adds	r2, r0, #1
    7dd8:	d103      	bne.n	7de2 <__sseek+0x1a>
    7dda:	4a05      	ldr	r2, [pc, #20]	; (7df0 <__sseek+0x28>)
    7ddc:	4013      	ands	r3, r2
    7dde:	81a3      	strh	r3, [r4, #12]
    7de0:	bd70      	pop	{r4, r5, r6, pc}
    7de2:	2280      	movs	r2, #128	; 0x80
    7de4:	0152      	lsls	r2, r2, #5
    7de6:	4313      	orrs	r3, r2
    7de8:	81a3      	strh	r3, [r4, #12]
    7dea:	6560      	str	r0, [r4, #84]	; 0x54
    7dec:	e7f8      	b.n	7de0 <__sseek+0x18>
    7dee:	46c0      	nop			; (mov r8, r8)
    7df0:	ffffefff 	.word	0xffffefff

00007df4 <__sclose>:
    7df4:	b510      	push	{r4, lr}
    7df6:	230e      	movs	r3, #14
    7df8:	5ec9      	ldrsh	r1, [r1, r3]
    7dfa:	f000 f815 	bl	7e28 <_close_r>
    7dfe:	bd10      	pop	{r4, pc}

00007e00 <_write_r>:
    7e00:	b570      	push	{r4, r5, r6, lr}
    7e02:	0005      	movs	r5, r0
    7e04:	0008      	movs	r0, r1
    7e06:	0011      	movs	r1, r2
    7e08:	2200      	movs	r2, #0
    7e0a:	4c06      	ldr	r4, [pc, #24]	; (7e24 <_write_r+0x24>)
    7e0c:	6022      	str	r2, [r4, #0]
    7e0e:	001a      	movs	r2, r3
    7e10:	f7fa ffa2 	bl	2d58 <_write>
    7e14:	1c43      	adds	r3, r0, #1
    7e16:	d103      	bne.n	7e20 <_write_r+0x20>
    7e18:	6823      	ldr	r3, [r4, #0]
    7e1a:	2b00      	cmp	r3, #0
    7e1c:	d000      	beq.n	7e20 <_write_r+0x20>
    7e1e:	602b      	str	r3, [r5, #0]
    7e20:	bd70      	pop	{r4, r5, r6, pc}
    7e22:	46c0      	nop			; (mov r8, r8)
    7e24:	200023b0 	.word	0x200023b0

00007e28 <_close_r>:
    7e28:	2300      	movs	r3, #0
    7e2a:	b570      	push	{r4, r5, r6, lr}
    7e2c:	4c06      	ldr	r4, [pc, #24]	; (7e48 <_close_r+0x20>)
    7e2e:	0005      	movs	r5, r0
    7e30:	0008      	movs	r0, r1
    7e32:	6023      	str	r3, [r4, #0]
    7e34:	f7fa ffca 	bl	2dcc <_close>
    7e38:	1c43      	adds	r3, r0, #1
    7e3a:	d103      	bne.n	7e44 <_close_r+0x1c>
    7e3c:	6823      	ldr	r3, [r4, #0]
    7e3e:	2b00      	cmp	r3, #0
    7e40:	d000      	beq.n	7e44 <_close_r+0x1c>
    7e42:	602b      	str	r3, [r5, #0]
    7e44:	bd70      	pop	{r4, r5, r6, pc}
    7e46:	46c0      	nop			; (mov r8, r8)
    7e48:	200023b0 	.word	0x200023b0

00007e4c <_fstat_r>:
    7e4c:	2300      	movs	r3, #0
    7e4e:	b570      	push	{r4, r5, r6, lr}
    7e50:	4c06      	ldr	r4, [pc, #24]	; (7e6c <_fstat_r+0x20>)
    7e52:	0005      	movs	r5, r0
    7e54:	0008      	movs	r0, r1
    7e56:	0011      	movs	r1, r2
    7e58:	6023      	str	r3, [r4, #0]
    7e5a:	f7fa ffba 	bl	2dd2 <_fstat>
    7e5e:	1c43      	adds	r3, r0, #1
    7e60:	d103      	bne.n	7e6a <_fstat_r+0x1e>
    7e62:	6823      	ldr	r3, [r4, #0]
    7e64:	2b00      	cmp	r3, #0
    7e66:	d000      	beq.n	7e6a <_fstat_r+0x1e>
    7e68:	602b      	str	r3, [r5, #0]
    7e6a:	bd70      	pop	{r4, r5, r6, pc}
    7e6c:	200023b0 	.word	0x200023b0

00007e70 <_isatty_r>:
    7e70:	2300      	movs	r3, #0
    7e72:	b570      	push	{r4, r5, r6, lr}
    7e74:	4c06      	ldr	r4, [pc, #24]	; (7e90 <_isatty_r+0x20>)
    7e76:	0005      	movs	r5, r0
    7e78:	0008      	movs	r0, r1
    7e7a:	6023      	str	r3, [r4, #0]
    7e7c:	f7fa ffae 	bl	2ddc <_isatty>
    7e80:	1c43      	adds	r3, r0, #1
    7e82:	d103      	bne.n	7e8c <_isatty_r+0x1c>
    7e84:	6823      	ldr	r3, [r4, #0]
    7e86:	2b00      	cmp	r3, #0
    7e88:	d000      	beq.n	7e8c <_isatty_r+0x1c>
    7e8a:	602b      	str	r3, [r5, #0]
    7e8c:	bd70      	pop	{r4, r5, r6, pc}
    7e8e:	46c0      	nop			; (mov r8, r8)
    7e90:	200023b0 	.word	0x200023b0

00007e94 <_lseek_r>:
    7e94:	b570      	push	{r4, r5, r6, lr}
    7e96:	0005      	movs	r5, r0
    7e98:	0008      	movs	r0, r1
    7e9a:	0011      	movs	r1, r2
    7e9c:	2200      	movs	r2, #0
    7e9e:	4c06      	ldr	r4, [pc, #24]	; (7eb8 <_lseek_r+0x24>)
    7ea0:	6022      	str	r2, [r4, #0]
    7ea2:	001a      	movs	r2, r3
    7ea4:	f7fa ff9c 	bl	2de0 <_lseek>
    7ea8:	1c43      	adds	r3, r0, #1
    7eaa:	d103      	bne.n	7eb4 <_lseek_r+0x20>
    7eac:	6823      	ldr	r3, [r4, #0]
    7eae:	2b00      	cmp	r3, #0
    7eb0:	d000      	beq.n	7eb4 <_lseek_r+0x20>
    7eb2:	602b      	str	r3, [r5, #0]
    7eb4:	bd70      	pop	{r4, r5, r6, pc}
    7eb6:	46c0      	nop			; (mov r8, r8)
    7eb8:	200023b0 	.word	0x200023b0

00007ebc <__ascii_mbtowc>:
    7ebc:	b082      	sub	sp, #8
    7ebe:	2900      	cmp	r1, #0
    7ec0:	d100      	bne.n	7ec4 <__ascii_mbtowc+0x8>
    7ec2:	a901      	add	r1, sp, #4
    7ec4:	1e10      	subs	r0, r2, #0
    7ec6:	d006      	beq.n	7ed6 <__ascii_mbtowc+0x1a>
    7ec8:	2b00      	cmp	r3, #0
    7eca:	d006      	beq.n	7eda <__ascii_mbtowc+0x1e>
    7ecc:	7813      	ldrb	r3, [r2, #0]
    7ece:	600b      	str	r3, [r1, #0]
    7ed0:	7810      	ldrb	r0, [r2, #0]
    7ed2:	1e43      	subs	r3, r0, #1
    7ed4:	4198      	sbcs	r0, r3
    7ed6:	b002      	add	sp, #8
    7ed8:	4770      	bx	lr
    7eda:	2002      	movs	r0, #2
    7edc:	4240      	negs	r0, r0
    7ede:	e7fa      	b.n	7ed6 <__ascii_mbtowc+0x1a>

00007ee0 <__malloc_lock>:
    7ee0:	4770      	bx	lr

00007ee2 <__malloc_unlock>:
    7ee2:	4770      	bx	lr

00007ee4 <_read_r>:
    7ee4:	b570      	push	{r4, r5, r6, lr}
    7ee6:	0005      	movs	r5, r0
    7ee8:	0008      	movs	r0, r1
    7eea:	0011      	movs	r1, r2
    7eec:	2200      	movs	r2, #0
    7eee:	4c06      	ldr	r4, [pc, #24]	; (7f08 <_read_r+0x24>)
    7ef0:	6022      	str	r2, [r4, #0]
    7ef2:	001a      	movs	r2, r3
    7ef4:	f7fa ff0e 	bl	2d14 <_read>
    7ef8:	1c43      	adds	r3, r0, #1
    7efa:	d103      	bne.n	7f04 <_read_r+0x20>
    7efc:	6823      	ldr	r3, [r4, #0]
    7efe:	2b00      	cmp	r3, #0
    7f00:	d000      	beq.n	7f04 <_read_r+0x20>
    7f02:	602b      	str	r3, [r5, #0]
    7f04:	bd70      	pop	{r4, r5, r6, pc}
    7f06:	46c0      	nop			; (mov r8, r8)
    7f08:	200023b0 	.word	0x200023b0

00007f0c <__ascii_wctomb>:
    7f0c:	1e0b      	subs	r3, r1, #0
    7f0e:	d004      	beq.n	7f1a <__ascii_wctomb+0xe>
    7f10:	2aff      	cmp	r2, #255	; 0xff
    7f12:	d904      	bls.n	7f1e <__ascii_wctomb+0x12>
    7f14:	238a      	movs	r3, #138	; 0x8a
    7f16:	6003      	str	r3, [r0, #0]
    7f18:	3b8b      	subs	r3, #139	; 0x8b
    7f1a:	0018      	movs	r0, r3
    7f1c:	4770      	bx	lr
    7f1e:	700a      	strb	r2, [r1, #0]
    7f20:	2301      	movs	r3, #1
    7f22:	e7fa      	b.n	7f1a <__ascii_wctomb+0xe>

00007f24 <__gnu_thumb1_case_uqi>:
    7f24:	b402      	push	{r1}
    7f26:	4671      	mov	r1, lr
    7f28:	0849      	lsrs	r1, r1, #1
    7f2a:	0049      	lsls	r1, r1, #1
    7f2c:	5c09      	ldrb	r1, [r1, r0]
    7f2e:	0049      	lsls	r1, r1, #1
    7f30:	448e      	add	lr, r1
    7f32:	bc02      	pop	{r1}
    7f34:	4770      	bx	lr
    7f36:	46c0      	nop			; (mov r8, r8)

00007f38 <__udivsi3>:
    7f38:	2200      	movs	r2, #0
    7f3a:	0843      	lsrs	r3, r0, #1
    7f3c:	428b      	cmp	r3, r1
    7f3e:	d374      	bcc.n	802a <__udivsi3+0xf2>
    7f40:	0903      	lsrs	r3, r0, #4
    7f42:	428b      	cmp	r3, r1
    7f44:	d35f      	bcc.n	8006 <__udivsi3+0xce>
    7f46:	0a03      	lsrs	r3, r0, #8
    7f48:	428b      	cmp	r3, r1
    7f4a:	d344      	bcc.n	7fd6 <__udivsi3+0x9e>
    7f4c:	0b03      	lsrs	r3, r0, #12
    7f4e:	428b      	cmp	r3, r1
    7f50:	d328      	bcc.n	7fa4 <__udivsi3+0x6c>
    7f52:	0c03      	lsrs	r3, r0, #16
    7f54:	428b      	cmp	r3, r1
    7f56:	d30d      	bcc.n	7f74 <__udivsi3+0x3c>
    7f58:	22ff      	movs	r2, #255	; 0xff
    7f5a:	0209      	lsls	r1, r1, #8
    7f5c:	ba12      	rev	r2, r2
    7f5e:	0c03      	lsrs	r3, r0, #16
    7f60:	428b      	cmp	r3, r1
    7f62:	d302      	bcc.n	7f6a <__udivsi3+0x32>
    7f64:	1212      	asrs	r2, r2, #8
    7f66:	0209      	lsls	r1, r1, #8
    7f68:	d065      	beq.n	8036 <__udivsi3+0xfe>
    7f6a:	0b03      	lsrs	r3, r0, #12
    7f6c:	428b      	cmp	r3, r1
    7f6e:	d319      	bcc.n	7fa4 <__udivsi3+0x6c>
    7f70:	e000      	b.n	7f74 <__udivsi3+0x3c>
    7f72:	0a09      	lsrs	r1, r1, #8
    7f74:	0bc3      	lsrs	r3, r0, #15
    7f76:	428b      	cmp	r3, r1
    7f78:	d301      	bcc.n	7f7e <__udivsi3+0x46>
    7f7a:	03cb      	lsls	r3, r1, #15
    7f7c:	1ac0      	subs	r0, r0, r3
    7f7e:	4152      	adcs	r2, r2
    7f80:	0b83      	lsrs	r3, r0, #14
    7f82:	428b      	cmp	r3, r1
    7f84:	d301      	bcc.n	7f8a <__udivsi3+0x52>
    7f86:	038b      	lsls	r3, r1, #14
    7f88:	1ac0      	subs	r0, r0, r3
    7f8a:	4152      	adcs	r2, r2
    7f8c:	0b43      	lsrs	r3, r0, #13
    7f8e:	428b      	cmp	r3, r1
    7f90:	d301      	bcc.n	7f96 <__udivsi3+0x5e>
    7f92:	034b      	lsls	r3, r1, #13
    7f94:	1ac0      	subs	r0, r0, r3
    7f96:	4152      	adcs	r2, r2
    7f98:	0b03      	lsrs	r3, r0, #12
    7f9a:	428b      	cmp	r3, r1
    7f9c:	d301      	bcc.n	7fa2 <__udivsi3+0x6a>
    7f9e:	030b      	lsls	r3, r1, #12
    7fa0:	1ac0      	subs	r0, r0, r3
    7fa2:	4152      	adcs	r2, r2
    7fa4:	0ac3      	lsrs	r3, r0, #11
    7fa6:	428b      	cmp	r3, r1
    7fa8:	d301      	bcc.n	7fae <__udivsi3+0x76>
    7faa:	02cb      	lsls	r3, r1, #11
    7fac:	1ac0      	subs	r0, r0, r3
    7fae:	4152      	adcs	r2, r2
    7fb0:	0a83      	lsrs	r3, r0, #10
    7fb2:	428b      	cmp	r3, r1
    7fb4:	d301      	bcc.n	7fba <__udivsi3+0x82>
    7fb6:	028b      	lsls	r3, r1, #10
    7fb8:	1ac0      	subs	r0, r0, r3
    7fba:	4152      	adcs	r2, r2
    7fbc:	0a43      	lsrs	r3, r0, #9
    7fbe:	428b      	cmp	r3, r1
    7fc0:	d301      	bcc.n	7fc6 <__udivsi3+0x8e>
    7fc2:	024b      	lsls	r3, r1, #9
    7fc4:	1ac0      	subs	r0, r0, r3
    7fc6:	4152      	adcs	r2, r2
    7fc8:	0a03      	lsrs	r3, r0, #8
    7fca:	428b      	cmp	r3, r1
    7fcc:	d301      	bcc.n	7fd2 <__udivsi3+0x9a>
    7fce:	020b      	lsls	r3, r1, #8
    7fd0:	1ac0      	subs	r0, r0, r3
    7fd2:	4152      	adcs	r2, r2
    7fd4:	d2cd      	bcs.n	7f72 <__udivsi3+0x3a>
    7fd6:	09c3      	lsrs	r3, r0, #7
    7fd8:	428b      	cmp	r3, r1
    7fda:	d301      	bcc.n	7fe0 <__udivsi3+0xa8>
    7fdc:	01cb      	lsls	r3, r1, #7
    7fde:	1ac0      	subs	r0, r0, r3
    7fe0:	4152      	adcs	r2, r2
    7fe2:	0983      	lsrs	r3, r0, #6
    7fe4:	428b      	cmp	r3, r1
    7fe6:	d301      	bcc.n	7fec <__udivsi3+0xb4>
    7fe8:	018b      	lsls	r3, r1, #6
    7fea:	1ac0      	subs	r0, r0, r3
    7fec:	4152      	adcs	r2, r2
    7fee:	0943      	lsrs	r3, r0, #5
    7ff0:	428b      	cmp	r3, r1
    7ff2:	d301      	bcc.n	7ff8 <__udivsi3+0xc0>
    7ff4:	014b      	lsls	r3, r1, #5
    7ff6:	1ac0      	subs	r0, r0, r3
    7ff8:	4152      	adcs	r2, r2
    7ffa:	0903      	lsrs	r3, r0, #4
    7ffc:	428b      	cmp	r3, r1
    7ffe:	d301      	bcc.n	8004 <__udivsi3+0xcc>
    8000:	010b      	lsls	r3, r1, #4
    8002:	1ac0      	subs	r0, r0, r3
    8004:	4152      	adcs	r2, r2
    8006:	08c3      	lsrs	r3, r0, #3
    8008:	428b      	cmp	r3, r1
    800a:	d301      	bcc.n	8010 <__udivsi3+0xd8>
    800c:	00cb      	lsls	r3, r1, #3
    800e:	1ac0      	subs	r0, r0, r3
    8010:	4152      	adcs	r2, r2
    8012:	0883      	lsrs	r3, r0, #2
    8014:	428b      	cmp	r3, r1
    8016:	d301      	bcc.n	801c <__udivsi3+0xe4>
    8018:	008b      	lsls	r3, r1, #2
    801a:	1ac0      	subs	r0, r0, r3
    801c:	4152      	adcs	r2, r2
    801e:	0843      	lsrs	r3, r0, #1
    8020:	428b      	cmp	r3, r1
    8022:	d301      	bcc.n	8028 <__udivsi3+0xf0>
    8024:	004b      	lsls	r3, r1, #1
    8026:	1ac0      	subs	r0, r0, r3
    8028:	4152      	adcs	r2, r2
    802a:	1a41      	subs	r1, r0, r1
    802c:	d200      	bcs.n	8030 <__udivsi3+0xf8>
    802e:	4601      	mov	r1, r0
    8030:	4152      	adcs	r2, r2
    8032:	4610      	mov	r0, r2
    8034:	4770      	bx	lr
    8036:	e7ff      	b.n	8038 <__udivsi3+0x100>
    8038:	b501      	push	{r0, lr}
    803a:	2000      	movs	r0, #0
    803c:	f000 f8f0 	bl	8220 <__aeabi_idiv0>
    8040:	bd02      	pop	{r1, pc}
    8042:	46c0      	nop			; (mov r8, r8)

00008044 <__aeabi_uidivmod>:
    8044:	2900      	cmp	r1, #0
    8046:	d0f7      	beq.n	8038 <__udivsi3+0x100>
    8048:	e776      	b.n	7f38 <__udivsi3>
    804a:	4770      	bx	lr

0000804c <__divsi3>:
    804c:	4603      	mov	r3, r0
    804e:	430b      	orrs	r3, r1
    8050:	d47f      	bmi.n	8152 <__divsi3+0x106>
    8052:	2200      	movs	r2, #0
    8054:	0843      	lsrs	r3, r0, #1
    8056:	428b      	cmp	r3, r1
    8058:	d374      	bcc.n	8144 <__divsi3+0xf8>
    805a:	0903      	lsrs	r3, r0, #4
    805c:	428b      	cmp	r3, r1
    805e:	d35f      	bcc.n	8120 <__divsi3+0xd4>
    8060:	0a03      	lsrs	r3, r0, #8
    8062:	428b      	cmp	r3, r1
    8064:	d344      	bcc.n	80f0 <__divsi3+0xa4>
    8066:	0b03      	lsrs	r3, r0, #12
    8068:	428b      	cmp	r3, r1
    806a:	d328      	bcc.n	80be <__divsi3+0x72>
    806c:	0c03      	lsrs	r3, r0, #16
    806e:	428b      	cmp	r3, r1
    8070:	d30d      	bcc.n	808e <__divsi3+0x42>
    8072:	22ff      	movs	r2, #255	; 0xff
    8074:	0209      	lsls	r1, r1, #8
    8076:	ba12      	rev	r2, r2
    8078:	0c03      	lsrs	r3, r0, #16
    807a:	428b      	cmp	r3, r1
    807c:	d302      	bcc.n	8084 <__divsi3+0x38>
    807e:	1212      	asrs	r2, r2, #8
    8080:	0209      	lsls	r1, r1, #8
    8082:	d065      	beq.n	8150 <__divsi3+0x104>
    8084:	0b03      	lsrs	r3, r0, #12
    8086:	428b      	cmp	r3, r1
    8088:	d319      	bcc.n	80be <__divsi3+0x72>
    808a:	e000      	b.n	808e <__divsi3+0x42>
    808c:	0a09      	lsrs	r1, r1, #8
    808e:	0bc3      	lsrs	r3, r0, #15
    8090:	428b      	cmp	r3, r1
    8092:	d301      	bcc.n	8098 <__divsi3+0x4c>
    8094:	03cb      	lsls	r3, r1, #15
    8096:	1ac0      	subs	r0, r0, r3
    8098:	4152      	adcs	r2, r2
    809a:	0b83      	lsrs	r3, r0, #14
    809c:	428b      	cmp	r3, r1
    809e:	d301      	bcc.n	80a4 <__divsi3+0x58>
    80a0:	038b      	lsls	r3, r1, #14
    80a2:	1ac0      	subs	r0, r0, r3
    80a4:	4152      	adcs	r2, r2
    80a6:	0b43      	lsrs	r3, r0, #13
    80a8:	428b      	cmp	r3, r1
    80aa:	d301      	bcc.n	80b0 <__divsi3+0x64>
    80ac:	034b      	lsls	r3, r1, #13
    80ae:	1ac0      	subs	r0, r0, r3
    80b0:	4152      	adcs	r2, r2
    80b2:	0b03      	lsrs	r3, r0, #12
    80b4:	428b      	cmp	r3, r1
    80b6:	d301      	bcc.n	80bc <__divsi3+0x70>
    80b8:	030b      	lsls	r3, r1, #12
    80ba:	1ac0      	subs	r0, r0, r3
    80bc:	4152      	adcs	r2, r2
    80be:	0ac3      	lsrs	r3, r0, #11
    80c0:	428b      	cmp	r3, r1
    80c2:	d301      	bcc.n	80c8 <__divsi3+0x7c>
    80c4:	02cb      	lsls	r3, r1, #11
    80c6:	1ac0      	subs	r0, r0, r3
    80c8:	4152      	adcs	r2, r2
    80ca:	0a83      	lsrs	r3, r0, #10
    80cc:	428b      	cmp	r3, r1
    80ce:	d301      	bcc.n	80d4 <__divsi3+0x88>
    80d0:	028b      	lsls	r3, r1, #10
    80d2:	1ac0      	subs	r0, r0, r3
    80d4:	4152      	adcs	r2, r2
    80d6:	0a43      	lsrs	r3, r0, #9
    80d8:	428b      	cmp	r3, r1
    80da:	d301      	bcc.n	80e0 <__divsi3+0x94>
    80dc:	024b      	lsls	r3, r1, #9
    80de:	1ac0      	subs	r0, r0, r3
    80e0:	4152      	adcs	r2, r2
    80e2:	0a03      	lsrs	r3, r0, #8
    80e4:	428b      	cmp	r3, r1
    80e6:	d301      	bcc.n	80ec <__divsi3+0xa0>
    80e8:	020b      	lsls	r3, r1, #8
    80ea:	1ac0      	subs	r0, r0, r3
    80ec:	4152      	adcs	r2, r2
    80ee:	d2cd      	bcs.n	808c <__divsi3+0x40>
    80f0:	09c3      	lsrs	r3, r0, #7
    80f2:	428b      	cmp	r3, r1
    80f4:	d301      	bcc.n	80fa <__divsi3+0xae>
    80f6:	01cb      	lsls	r3, r1, #7
    80f8:	1ac0      	subs	r0, r0, r3
    80fa:	4152      	adcs	r2, r2
    80fc:	0983      	lsrs	r3, r0, #6
    80fe:	428b      	cmp	r3, r1
    8100:	d301      	bcc.n	8106 <__divsi3+0xba>
    8102:	018b      	lsls	r3, r1, #6
    8104:	1ac0      	subs	r0, r0, r3
    8106:	4152      	adcs	r2, r2
    8108:	0943      	lsrs	r3, r0, #5
    810a:	428b      	cmp	r3, r1
    810c:	d301      	bcc.n	8112 <__divsi3+0xc6>
    810e:	014b      	lsls	r3, r1, #5
    8110:	1ac0      	subs	r0, r0, r3
    8112:	4152      	adcs	r2, r2
    8114:	0903      	lsrs	r3, r0, #4
    8116:	428b      	cmp	r3, r1
    8118:	d301      	bcc.n	811e <__divsi3+0xd2>
    811a:	010b      	lsls	r3, r1, #4
    811c:	1ac0      	subs	r0, r0, r3
    811e:	4152      	adcs	r2, r2
    8120:	08c3      	lsrs	r3, r0, #3
    8122:	428b      	cmp	r3, r1
    8124:	d301      	bcc.n	812a <__divsi3+0xde>
    8126:	00cb      	lsls	r3, r1, #3
    8128:	1ac0      	subs	r0, r0, r3
    812a:	4152      	adcs	r2, r2
    812c:	0883      	lsrs	r3, r0, #2
    812e:	428b      	cmp	r3, r1
    8130:	d301      	bcc.n	8136 <__divsi3+0xea>
    8132:	008b      	lsls	r3, r1, #2
    8134:	1ac0      	subs	r0, r0, r3
    8136:	4152      	adcs	r2, r2
    8138:	0843      	lsrs	r3, r0, #1
    813a:	428b      	cmp	r3, r1
    813c:	d301      	bcc.n	8142 <__divsi3+0xf6>
    813e:	004b      	lsls	r3, r1, #1
    8140:	1ac0      	subs	r0, r0, r3
    8142:	4152      	adcs	r2, r2
    8144:	1a41      	subs	r1, r0, r1
    8146:	d200      	bcs.n	814a <__divsi3+0xfe>
    8148:	4601      	mov	r1, r0
    814a:	4152      	adcs	r2, r2
    814c:	4610      	mov	r0, r2
    814e:	4770      	bx	lr
    8150:	e05d      	b.n	820e <__divsi3+0x1c2>
    8152:	0fca      	lsrs	r2, r1, #31
    8154:	d000      	beq.n	8158 <__divsi3+0x10c>
    8156:	4249      	negs	r1, r1
    8158:	1003      	asrs	r3, r0, #32
    815a:	d300      	bcc.n	815e <__divsi3+0x112>
    815c:	4240      	negs	r0, r0
    815e:	4053      	eors	r3, r2
    8160:	2200      	movs	r2, #0
    8162:	469c      	mov	ip, r3
    8164:	0903      	lsrs	r3, r0, #4
    8166:	428b      	cmp	r3, r1
    8168:	d32d      	bcc.n	81c6 <__divsi3+0x17a>
    816a:	0a03      	lsrs	r3, r0, #8
    816c:	428b      	cmp	r3, r1
    816e:	d312      	bcc.n	8196 <__divsi3+0x14a>
    8170:	22fc      	movs	r2, #252	; 0xfc
    8172:	0189      	lsls	r1, r1, #6
    8174:	ba12      	rev	r2, r2
    8176:	0a03      	lsrs	r3, r0, #8
    8178:	428b      	cmp	r3, r1
    817a:	d30c      	bcc.n	8196 <__divsi3+0x14a>
    817c:	0189      	lsls	r1, r1, #6
    817e:	1192      	asrs	r2, r2, #6
    8180:	428b      	cmp	r3, r1
    8182:	d308      	bcc.n	8196 <__divsi3+0x14a>
    8184:	0189      	lsls	r1, r1, #6
    8186:	1192      	asrs	r2, r2, #6
    8188:	428b      	cmp	r3, r1
    818a:	d304      	bcc.n	8196 <__divsi3+0x14a>
    818c:	0189      	lsls	r1, r1, #6
    818e:	d03a      	beq.n	8206 <__divsi3+0x1ba>
    8190:	1192      	asrs	r2, r2, #6
    8192:	e000      	b.n	8196 <__divsi3+0x14a>
    8194:	0989      	lsrs	r1, r1, #6
    8196:	09c3      	lsrs	r3, r0, #7
    8198:	428b      	cmp	r3, r1
    819a:	d301      	bcc.n	81a0 <__divsi3+0x154>
    819c:	01cb      	lsls	r3, r1, #7
    819e:	1ac0      	subs	r0, r0, r3
    81a0:	4152      	adcs	r2, r2
    81a2:	0983      	lsrs	r3, r0, #6
    81a4:	428b      	cmp	r3, r1
    81a6:	d301      	bcc.n	81ac <__divsi3+0x160>
    81a8:	018b      	lsls	r3, r1, #6
    81aa:	1ac0      	subs	r0, r0, r3
    81ac:	4152      	adcs	r2, r2
    81ae:	0943      	lsrs	r3, r0, #5
    81b0:	428b      	cmp	r3, r1
    81b2:	d301      	bcc.n	81b8 <__divsi3+0x16c>
    81b4:	014b      	lsls	r3, r1, #5
    81b6:	1ac0      	subs	r0, r0, r3
    81b8:	4152      	adcs	r2, r2
    81ba:	0903      	lsrs	r3, r0, #4
    81bc:	428b      	cmp	r3, r1
    81be:	d301      	bcc.n	81c4 <__divsi3+0x178>
    81c0:	010b      	lsls	r3, r1, #4
    81c2:	1ac0      	subs	r0, r0, r3
    81c4:	4152      	adcs	r2, r2
    81c6:	08c3      	lsrs	r3, r0, #3
    81c8:	428b      	cmp	r3, r1
    81ca:	d301      	bcc.n	81d0 <__divsi3+0x184>
    81cc:	00cb      	lsls	r3, r1, #3
    81ce:	1ac0      	subs	r0, r0, r3
    81d0:	4152      	adcs	r2, r2
    81d2:	0883      	lsrs	r3, r0, #2
    81d4:	428b      	cmp	r3, r1
    81d6:	d301      	bcc.n	81dc <__divsi3+0x190>
    81d8:	008b      	lsls	r3, r1, #2
    81da:	1ac0      	subs	r0, r0, r3
    81dc:	4152      	adcs	r2, r2
    81de:	d2d9      	bcs.n	8194 <__divsi3+0x148>
    81e0:	0843      	lsrs	r3, r0, #1
    81e2:	428b      	cmp	r3, r1
    81e4:	d301      	bcc.n	81ea <__divsi3+0x19e>
    81e6:	004b      	lsls	r3, r1, #1
    81e8:	1ac0      	subs	r0, r0, r3
    81ea:	4152      	adcs	r2, r2
    81ec:	1a41      	subs	r1, r0, r1
    81ee:	d200      	bcs.n	81f2 <__divsi3+0x1a6>
    81f0:	4601      	mov	r1, r0
    81f2:	4663      	mov	r3, ip
    81f4:	4152      	adcs	r2, r2
    81f6:	105b      	asrs	r3, r3, #1
    81f8:	4610      	mov	r0, r2
    81fa:	d301      	bcc.n	8200 <__divsi3+0x1b4>
    81fc:	4240      	negs	r0, r0
    81fe:	2b00      	cmp	r3, #0
    8200:	d500      	bpl.n	8204 <__divsi3+0x1b8>
    8202:	4249      	negs	r1, r1
    8204:	4770      	bx	lr
    8206:	4663      	mov	r3, ip
    8208:	105b      	asrs	r3, r3, #1
    820a:	d300      	bcc.n	820e <__divsi3+0x1c2>
    820c:	4240      	negs	r0, r0
    820e:	b501      	push	{r0, lr}
    8210:	2000      	movs	r0, #0
    8212:	f000 f805 	bl	8220 <__aeabi_idiv0>
    8216:	bd02      	pop	{r1, pc}

00008218 <__aeabi_idivmod>:
    8218:	2900      	cmp	r1, #0
    821a:	d0f8      	beq.n	820e <__divsi3+0x1c2>
    821c:	e716      	b.n	804c <__divsi3>
    821e:	4770      	bx	lr

00008220 <__aeabi_idiv0>:
    8220:	4770      	bx	lr
    8222:	46c0      	nop			; (mov r8, r8)

00008224 <__aeabi_cdrcmple>:
    8224:	4684      	mov	ip, r0
    8226:	1c10      	adds	r0, r2, #0
    8228:	4662      	mov	r2, ip
    822a:	468c      	mov	ip, r1
    822c:	1c19      	adds	r1, r3, #0
    822e:	4663      	mov	r3, ip
    8230:	e000      	b.n	8234 <__aeabi_cdcmpeq>
    8232:	46c0      	nop			; (mov r8, r8)

00008234 <__aeabi_cdcmpeq>:
    8234:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    8236:	f001 fc6b 	bl	9b10 <__ledf2>
    823a:	2800      	cmp	r0, #0
    823c:	d401      	bmi.n	8242 <__aeabi_cdcmpeq+0xe>
    823e:	2100      	movs	r1, #0
    8240:	42c8      	cmn	r0, r1
    8242:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008244 <__aeabi_dcmpeq>:
    8244:	b510      	push	{r4, lr}
    8246:	f001 fbc5 	bl	99d4 <__eqdf2>
    824a:	4240      	negs	r0, r0
    824c:	3001      	adds	r0, #1
    824e:	bd10      	pop	{r4, pc}

00008250 <__aeabi_dcmplt>:
    8250:	b510      	push	{r4, lr}
    8252:	f001 fc5d 	bl	9b10 <__ledf2>
    8256:	2800      	cmp	r0, #0
    8258:	db01      	blt.n	825e <__aeabi_dcmplt+0xe>
    825a:	2000      	movs	r0, #0
    825c:	bd10      	pop	{r4, pc}
    825e:	2001      	movs	r0, #1
    8260:	bd10      	pop	{r4, pc}
    8262:	46c0      	nop			; (mov r8, r8)

00008264 <__aeabi_dcmple>:
    8264:	b510      	push	{r4, lr}
    8266:	f001 fc53 	bl	9b10 <__ledf2>
    826a:	2800      	cmp	r0, #0
    826c:	dd01      	ble.n	8272 <__aeabi_dcmple+0xe>
    826e:	2000      	movs	r0, #0
    8270:	bd10      	pop	{r4, pc}
    8272:	2001      	movs	r0, #1
    8274:	bd10      	pop	{r4, pc}
    8276:	46c0      	nop			; (mov r8, r8)

00008278 <__aeabi_dcmpgt>:
    8278:	b510      	push	{r4, lr}
    827a:	f001 fbe5 	bl	9a48 <__gedf2>
    827e:	2800      	cmp	r0, #0
    8280:	dc01      	bgt.n	8286 <__aeabi_dcmpgt+0xe>
    8282:	2000      	movs	r0, #0
    8284:	bd10      	pop	{r4, pc}
    8286:	2001      	movs	r0, #1
    8288:	bd10      	pop	{r4, pc}
    828a:	46c0      	nop			; (mov r8, r8)

0000828c <__aeabi_dcmpge>:
    828c:	b510      	push	{r4, lr}
    828e:	f001 fbdb 	bl	9a48 <__gedf2>
    8292:	2800      	cmp	r0, #0
    8294:	da01      	bge.n	829a <__aeabi_dcmpge+0xe>
    8296:	2000      	movs	r0, #0
    8298:	bd10      	pop	{r4, pc}
    829a:	2001      	movs	r0, #1
    829c:	bd10      	pop	{r4, pc}
    829e:	46c0      	nop			; (mov r8, r8)

000082a0 <__aeabi_cfrcmple>:
    82a0:	4684      	mov	ip, r0
    82a2:	1c08      	adds	r0, r1, #0
    82a4:	4661      	mov	r1, ip
    82a6:	e7ff      	b.n	82a8 <__aeabi_cfcmpeq>

000082a8 <__aeabi_cfcmpeq>:
    82a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    82aa:	f000 fb9d 	bl	89e8 <__lesf2>
    82ae:	2800      	cmp	r0, #0
    82b0:	d401      	bmi.n	82b6 <__aeabi_cfcmpeq+0xe>
    82b2:	2100      	movs	r1, #0
    82b4:	42c8      	cmn	r0, r1
    82b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000082b8 <__aeabi_fcmpeq>:
    82b8:	b510      	push	{r4, lr}
    82ba:	f000 fb2f 	bl	891c <__eqsf2>
    82be:	4240      	negs	r0, r0
    82c0:	3001      	adds	r0, #1
    82c2:	bd10      	pop	{r4, pc}

000082c4 <__aeabi_fcmplt>:
    82c4:	b510      	push	{r4, lr}
    82c6:	f000 fb8f 	bl	89e8 <__lesf2>
    82ca:	2800      	cmp	r0, #0
    82cc:	db01      	blt.n	82d2 <__aeabi_fcmplt+0xe>
    82ce:	2000      	movs	r0, #0
    82d0:	bd10      	pop	{r4, pc}
    82d2:	2001      	movs	r0, #1
    82d4:	bd10      	pop	{r4, pc}
    82d6:	46c0      	nop			; (mov r8, r8)

000082d8 <__aeabi_fcmple>:
    82d8:	b510      	push	{r4, lr}
    82da:	f000 fb85 	bl	89e8 <__lesf2>
    82de:	2800      	cmp	r0, #0
    82e0:	dd01      	ble.n	82e6 <__aeabi_fcmple+0xe>
    82e2:	2000      	movs	r0, #0
    82e4:	bd10      	pop	{r4, pc}
    82e6:	2001      	movs	r0, #1
    82e8:	bd10      	pop	{r4, pc}
    82ea:	46c0      	nop			; (mov r8, r8)

000082ec <__aeabi_fcmpgt>:
    82ec:	b510      	push	{r4, lr}
    82ee:	f000 fb3b 	bl	8968 <__gesf2>
    82f2:	2800      	cmp	r0, #0
    82f4:	dc01      	bgt.n	82fa <__aeabi_fcmpgt+0xe>
    82f6:	2000      	movs	r0, #0
    82f8:	bd10      	pop	{r4, pc}
    82fa:	2001      	movs	r0, #1
    82fc:	bd10      	pop	{r4, pc}
    82fe:	46c0      	nop			; (mov r8, r8)

00008300 <__aeabi_fcmpge>:
    8300:	b510      	push	{r4, lr}
    8302:	f000 fb31 	bl	8968 <__gesf2>
    8306:	2800      	cmp	r0, #0
    8308:	da01      	bge.n	830e <__aeabi_fcmpge+0xe>
    830a:	2000      	movs	r0, #0
    830c:	bd10      	pop	{r4, pc}
    830e:	2001      	movs	r0, #1
    8310:	bd10      	pop	{r4, pc}
    8312:	46c0      	nop			; (mov r8, r8)

00008314 <__aeabi_lmul>:
    8314:	b5f0      	push	{r4, r5, r6, r7, lr}
    8316:	46ce      	mov	lr, r9
    8318:	4647      	mov	r7, r8
    831a:	0415      	lsls	r5, r2, #16
    831c:	0c2d      	lsrs	r5, r5, #16
    831e:	002e      	movs	r6, r5
    8320:	b580      	push	{r7, lr}
    8322:	0407      	lsls	r7, r0, #16
    8324:	0c14      	lsrs	r4, r2, #16
    8326:	0c3f      	lsrs	r7, r7, #16
    8328:	4699      	mov	r9, r3
    832a:	0c03      	lsrs	r3, r0, #16
    832c:	437e      	muls	r6, r7
    832e:	435d      	muls	r5, r3
    8330:	4367      	muls	r7, r4
    8332:	4363      	muls	r3, r4
    8334:	197f      	adds	r7, r7, r5
    8336:	0c34      	lsrs	r4, r6, #16
    8338:	19e4      	adds	r4, r4, r7
    833a:	469c      	mov	ip, r3
    833c:	42a5      	cmp	r5, r4
    833e:	d903      	bls.n	8348 <__aeabi_lmul+0x34>
    8340:	2380      	movs	r3, #128	; 0x80
    8342:	025b      	lsls	r3, r3, #9
    8344:	4698      	mov	r8, r3
    8346:	44c4      	add	ip, r8
    8348:	464b      	mov	r3, r9
    834a:	4351      	muls	r1, r2
    834c:	4343      	muls	r3, r0
    834e:	0436      	lsls	r6, r6, #16
    8350:	0c36      	lsrs	r6, r6, #16
    8352:	0c25      	lsrs	r5, r4, #16
    8354:	0424      	lsls	r4, r4, #16
    8356:	4465      	add	r5, ip
    8358:	19a4      	adds	r4, r4, r6
    835a:	1859      	adds	r1, r3, r1
    835c:	1949      	adds	r1, r1, r5
    835e:	0020      	movs	r0, r4
    8360:	bc0c      	pop	{r2, r3}
    8362:	4690      	mov	r8, r2
    8364:	4699      	mov	r9, r3
    8366:	bdf0      	pop	{r4, r5, r6, r7, pc}

00008368 <__aeabi_fadd>:
    8368:	b5f0      	push	{r4, r5, r6, r7, lr}
    836a:	46c6      	mov	lr, r8
    836c:	024e      	lsls	r6, r1, #9
    836e:	0247      	lsls	r7, r0, #9
    8370:	0a76      	lsrs	r6, r6, #9
    8372:	0a7b      	lsrs	r3, r7, #9
    8374:	0044      	lsls	r4, r0, #1
    8376:	0fc5      	lsrs	r5, r0, #31
    8378:	00f7      	lsls	r7, r6, #3
    837a:	0048      	lsls	r0, r1, #1
    837c:	4698      	mov	r8, r3
    837e:	b500      	push	{lr}
    8380:	0e24      	lsrs	r4, r4, #24
    8382:	002a      	movs	r2, r5
    8384:	00db      	lsls	r3, r3, #3
    8386:	0e00      	lsrs	r0, r0, #24
    8388:	0fc9      	lsrs	r1, r1, #31
    838a:	46bc      	mov	ip, r7
    838c:	428d      	cmp	r5, r1
    838e:	d067      	beq.n	8460 <__aeabi_fadd+0xf8>
    8390:	1a22      	subs	r2, r4, r0
    8392:	2a00      	cmp	r2, #0
    8394:	dc00      	bgt.n	8398 <__aeabi_fadd+0x30>
    8396:	e0a5      	b.n	84e4 <__aeabi_fadd+0x17c>
    8398:	2800      	cmp	r0, #0
    839a:	d13a      	bne.n	8412 <__aeabi_fadd+0xaa>
    839c:	2f00      	cmp	r7, #0
    839e:	d100      	bne.n	83a2 <__aeabi_fadd+0x3a>
    83a0:	e093      	b.n	84ca <__aeabi_fadd+0x162>
    83a2:	1e51      	subs	r1, r2, #1
    83a4:	2900      	cmp	r1, #0
    83a6:	d000      	beq.n	83aa <__aeabi_fadd+0x42>
    83a8:	e0bc      	b.n	8524 <__aeabi_fadd+0x1bc>
    83aa:	2401      	movs	r4, #1
    83ac:	1bdb      	subs	r3, r3, r7
    83ae:	015a      	lsls	r2, r3, #5
    83b0:	d546      	bpl.n	8440 <__aeabi_fadd+0xd8>
    83b2:	019b      	lsls	r3, r3, #6
    83b4:	099e      	lsrs	r6, r3, #6
    83b6:	0030      	movs	r0, r6
    83b8:	f002 fb4c 	bl	aa54 <__clzsi2>
    83bc:	3805      	subs	r0, #5
    83be:	4086      	lsls	r6, r0
    83c0:	4284      	cmp	r4, r0
    83c2:	dd00      	ble.n	83c6 <__aeabi_fadd+0x5e>
    83c4:	e09d      	b.n	8502 <__aeabi_fadd+0x19a>
    83c6:	1b04      	subs	r4, r0, r4
    83c8:	0032      	movs	r2, r6
    83ca:	2020      	movs	r0, #32
    83cc:	3401      	adds	r4, #1
    83ce:	40e2      	lsrs	r2, r4
    83d0:	1b04      	subs	r4, r0, r4
    83d2:	40a6      	lsls	r6, r4
    83d4:	0033      	movs	r3, r6
    83d6:	1e5e      	subs	r6, r3, #1
    83d8:	41b3      	sbcs	r3, r6
    83da:	2400      	movs	r4, #0
    83dc:	4313      	orrs	r3, r2
    83de:	075a      	lsls	r2, r3, #29
    83e0:	d004      	beq.n	83ec <__aeabi_fadd+0x84>
    83e2:	220f      	movs	r2, #15
    83e4:	401a      	ands	r2, r3
    83e6:	2a04      	cmp	r2, #4
    83e8:	d000      	beq.n	83ec <__aeabi_fadd+0x84>
    83ea:	3304      	adds	r3, #4
    83ec:	015a      	lsls	r2, r3, #5
    83ee:	d529      	bpl.n	8444 <__aeabi_fadd+0xdc>
    83f0:	3401      	adds	r4, #1
    83f2:	2cff      	cmp	r4, #255	; 0xff
    83f4:	d100      	bne.n	83f8 <__aeabi_fadd+0x90>
    83f6:	e081      	b.n	84fc <__aeabi_fadd+0x194>
    83f8:	002a      	movs	r2, r5
    83fa:	019b      	lsls	r3, r3, #6
    83fc:	0a5b      	lsrs	r3, r3, #9
    83fe:	b2e4      	uxtb	r4, r4
    8400:	025b      	lsls	r3, r3, #9
    8402:	05e4      	lsls	r4, r4, #23
    8404:	0a58      	lsrs	r0, r3, #9
    8406:	07d2      	lsls	r2, r2, #31
    8408:	4320      	orrs	r0, r4
    840a:	4310      	orrs	r0, r2
    840c:	bc04      	pop	{r2}
    840e:	4690      	mov	r8, r2
    8410:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8412:	2cff      	cmp	r4, #255	; 0xff
    8414:	d0e3      	beq.n	83de <__aeabi_fadd+0x76>
    8416:	2180      	movs	r1, #128	; 0x80
    8418:	0038      	movs	r0, r7
    841a:	04c9      	lsls	r1, r1, #19
    841c:	4308      	orrs	r0, r1
    841e:	4684      	mov	ip, r0
    8420:	2a1b      	cmp	r2, #27
    8422:	dd00      	ble.n	8426 <__aeabi_fadd+0xbe>
    8424:	e082      	b.n	852c <__aeabi_fadd+0x1c4>
    8426:	2020      	movs	r0, #32
    8428:	4661      	mov	r1, ip
    842a:	40d1      	lsrs	r1, r2
    842c:	1a82      	subs	r2, r0, r2
    842e:	4660      	mov	r0, ip
    8430:	4090      	lsls	r0, r2
    8432:	0002      	movs	r2, r0
    8434:	1e50      	subs	r0, r2, #1
    8436:	4182      	sbcs	r2, r0
    8438:	430a      	orrs	r2, r1
    843a:	1a9b      	subs	r3, r3, r2
    843c:	015a      	lsls	r2, r3, #5
    843e:	d4b8      	bmi.n	83b2 <__aeabi_fadd+0x4a>
    8440:	075a      	lsls	r2, r3, #29
    8442:	d1ce      	bne.n	83e2 <__aeabi_fadd+0x7a>
    8444:	08de      	lsrs	r6, r3, #3
    8446:	002a      	movs	r2, r5
    8448:	2cff      	cmp	r4, #255	; 0xff
    844a:	d13a      	bne.n	84c2 <__aeabi_fadd+0x15a>
    844c:	2e00      	cmp	r6, #0
    844e:	d100      	bne.n	8452 <__aeabi_fadd+0xea>
    8450:	e0ae      	b.n	85b0 <__aeabi_fadd+0x248>
    8452:	2380      	movs	r3, #128	; 0x80
    8454:	03db      	lsls	r3, r3, #15
    8456:	4333      	orrs	r3, r6
    8458:	025b      	lsls	r3, r3, #9
    845a:	0a5b      	lsrs	r3, r3, #9
    845c:	24ff      	movs	r4, #255	; 0xff
    845e:	e7cf      	b.n	8400 <__aeabi_fadd+0x98>
    8460:	1a21      	subs	r1, r4, r0
    8462:	2900      	cmp	r1, #0
    8464:	dd52      	ble.n	850c <__aeabi_fadd+0x1a4>
    8466:	2800      	cmp	r0, #0
    8468:	d031      	beq.n	84ce <__aeabi_fadd+0x166>
    846a:	2cff      	cmp	r4, #255	; 0xff
    846c:	d0b7      	beq.n	83de <__aeabi_fadd+0x76>
    846e:	2080      	movs	r0, #128	; 0x80
    8470:	003e      	movs	r6, r7
    8472:	04c0      	lsls	r0, r0, #19
    8474:	4306      	orrs	r6, r0
    8476:	46b4      	mov	ip, r6
    8478:	291b      	cmp	r1, #27
    847a:	dd00      	ble.n	847e <__aeabi_fadd+0x116>
    847c:	e0aa      	b.n	85d4 <__aeabi_fadd+0x26c>
    847e:	2620      	movs	r6, #32
    8480:	4660      	mov	r0, ip
    8482:	40c8      	lsrs	r0, r1
    8484:	1a71      	subs	r1, r6, r1
    8486:	4666      	mov	r6, ip
    8488:	408e      	lsls	r6, r1
    848a:	0031      	movs	r1, r6
    848c:	1e4e      	subs	r6, r1, #1
    848e:	41b1      	sbcs	r1, r6
    8490:	4301      	orrs	r1, r0
    8492:	185b      	adds	r3, r3, r1
    8494:	0159      	lsls	r1, r3, #5
    8496:	d5d3      	bpl.n	8440 <__aeabi_fadd+0xd8>
    8498:	3401      	adds	r4, #1
    849a:	2cff      	cmp	r4, #255	; 0xff
    849c:	d100      	bne.n	84a0 <__aeabi_fadd+0x138>
    849e:	e087      	b.n	85b0 <__aeabi_fadd+0x248>
    84a0:	2201      	movs	r2, #1
    84a2:	4978      	ldr	r1, [pc, #480]	; (8684 <__aeabi_fadd+0x31c>)
    84a4:	401a      	ands	r2, r3
    84a6:	085b      	lsrs	r3, r3, #1
    84a8:	400b      	ands	r3, r1
    84aa:	4313      	orrs	r3, r2
    84ac:	e797      	b.n	83de <__aeabi_fadd+0x76>
    84ae:	2c00      	cmp	r4, #0
    84b0:	d000      	beq.n	84b4 <__aeabi_fadd+0x14c>
    84b2:	e0a7      	b.n	8604 <__aeabi_fadd+0x29c>
    84b4:	2b00      	cmp	r3, #0
    84b6:	d000      	beq.n	84ba <__aeabi_fadd+0x152>
    84b8:	e0b6      	b.n	8628 <__aeabi_fadd+0x2c0>
    84ba:	1e3b      	subs	r3, r7, #0
    84bc:	d162      	bne.n	8584 <__aeabi_fadd+0x21c>
    84be:	2600      	movs	r6, #0
    84c0:	2200      	movs	r2, #0
    84c2:	0273      	lsls	r3, r6, #9
    84c4:	0a5b      	lsrs	r3, r3, #9
    84c6:	b2e4      	uxtb	r4, r4
    84c8:	e79a      	b.n	8400 <__aeabi_fadd+0x98>
    84ca:	0014      	movs	r4, r2
    84cc:	e787      	b.n	83de <__aeabi_fadd+0x76>
    84ce:	2f00      	cmp	r7, #0
    84d0:	d04d      	beq.n	856e <__aeabi_fadd+0x206>
    84d2:	1e48      	subs	r0, r1, #1
    84d4:	2800      	cmp	r0, #0
    84d6:	d157      	bne.n	8588 <__aeabi_fadd+0x220>
    84d8:	4463      	add	r3, ip
    84da:	2401      	movs	r4, #1
    84dc:	015a      	lsls	r2, r3, #5
    84de:	d5af      	bpl.n	8440 <__aeabi_fadd+0xd8>
    84e0:	2402      	movs	r4, #2
    84e2:	e7dd      	b.n	84a0 <__aeabi_fadd+0x138>
    84e4:	2a00      	cmp	r2, #0
    84e6:	d124      	bne.n	8532 <__aeabi_fadd+0x1ca>
    84e8:	1c62      	adds	r2, r4, #1
    84ea:	b2d2      	uxtb	r2, r2
    84ec:	2a01      	cmp	r2, #1
    84ee:	ddde      	ble.n	84ae <__aeabi_fadd+0x146>
    84f0:	1bde      	subs	r6, r3, r7
    84f2:	0172      	lsls	r2, r6, #5
    84f4:	d535      	bpl.n	8562 <__aeabi_fadd+0x1fa>
    84f6:	1afe      	subs	r6, r7, r3
    84f8:	000d      	movs	r5, r1
    84fa:	e75c      	b.n	83b6 <__aeabi_fadd+0x4e>
    84fc:	002a      	movs	r2, r5
    84fe:	2300      	movs	r3, #0
    8500:	e77e      	b.n	8400 <__aeabi_fadd+0x98>
    8502:	0033      	movs	r3, r6
    8504:	4a60      	ldr	r2, [pc, #384]	; (8688 <__aeabi_fadd+0x320>)
    8506:	1a24      	subs	r4, r4, r0
    8508:	4013      	ands	r3, r2
    850a:	e768      	b.n	83de <__aeabi_fadd+0x76>
    850c:	2900      	cmp	r1, #0
    850e:	d163      	bne.n	85d8 <__aeabi_fadd+0x270>
    8510:	1c61      	adds	r1, r4, #1
    8512:	b2c8      	uxtb	r0, r1
    8514:	2801      	cmp	r0, #1
    8516:	dd4e      	ble.n	85b6 <__aeabi_fadd+0x24e>
    8518:	29ff      	cmp	r1, #255	; 0xff
    851a:	d049      	beq.n	85b0 <__aeabi_fadd+0x248>
    851c:	4463      	add	r3, ip
    851e:	085b      	lsrs	r3, r3, #1
    8520:	000c      	movs	r4, r1
    8522:	e75c      	b.n	83de <__aeabi_fadd+0x76>
    8524:	2aff      	cmp	r2, #255	; 0xff
    8526:	d041      	beq.n	85ac <__aeabi_fadd+0x244>
    8528:	000a      	movs	r2, r1
    852a:	e779      	b.n	8420 <__aeabi_fadd+0xb8>
    852c:	2201      	movs	r2, #1
    852e:	1a9b      	subs	r3, r3, r2
    8530:	e784      	b.n	843c <__aeabi_fadd+0xd4>
    8532:	2c00      	cmp	r4, #0
    8534:	d01d      	beq.n	8572 <__aeabi_fadd+0x20a>
    8536:	28ff      	cmp	r0, #255	; 0xff
    8538:	d022      	beq.n	8580 <__aeabi_fadd+0x218>
    853a:	2480      	movs	r4, #128	; 0x80
    853c:	04e4      	lsls	r4, r4, #19
    853e:	4252      	negs	r2, r2
    8540:	4323      	orrs	r3, r4
    8542:	2a1b      	cmp	r2, #27
    8544:	dd00      	ble.n	8548 <__aeabi_fadd+0x1e0>
    8546:	e08a      	b.n	865e <__aeabi_fadd+0x2f6>
    8548:	001c      	movs	r4, r3
    854a:	2520      	movs	r5, #32
    854c:	40d4      	lsrs	r4, r2
    854e:	1aaa      	subs	r2, r5, r2
    8550:	4093      	lsls	r3, r2
    8552:	1e5a      	subs	r2, r3, #1
    8554:	4193      	sbcs	r3, r2
    8556:	4323      	orrs	r3, r4
    8558:	4662      	mov	r2, ip
    855a:	0004      	movs	r4, r0
    855c:	1ad3      	subs	r3, r2, r3
    855e:	000d      	movs	r5, r1
    8560:	e725      	b.n	83ae <__aeabi_fadd+0x46>
    8562:	2e00      	cmp	r6, #0
    8564:	d000      	beq.n	8568 <__aeabi_fadd+0x200>
    8566:	e726      	b.n	83b6 <__aeabi_fadd+0x4e>
    8568:	2200      	movs	r2, #0
    856a:	2400      	movs	r4, #0
    856c:	e7a9      	b.n	84c2 <__aeabi_fadd+0x15a>
    856e:	000c      	movs	r4, r1
    8570:	e735      	b.n	83de <__aeabi_fadd+0x76>
    8572:	2b00      	cmp	r3, #0
    8574:	d04d      	beq.n	8612 <__aeabi_fadd+0x2aa>
    8576:	43d2      	mvns	r2, r2
    8578:	2a00      	cmp	r2, #0
    857a:	d0ed      	beq.n	8558 <__aeabi_fadd+0x1f0>
    857c:	28ff      	cmp	r0, #255	; 0xff
    857e:	d1e0      	bne.n	8542 <__aeabi_fadd+0x1da>
    8580:	4663      	mov	r3, ip
    8582:	24ff      	movs	r4, #255	; 0xff
    8584:	000d      	movs	r5, r1
    8586:	e72a      	b.n	83de <__aeabi_fadd+0x76>
    8588:	29ff      	cmp	r1, #255	; 0xff
    858a:	d00f      	beq.n	85ac <__aeabi_fadd+0x244>
    858c:	0001      	movs	r1, r0
    858e:	e773      	b.n	8478 <__aeabi_fadd+0x110>
    8590:	2b00      	cmp	r3, #0
    8592:	d061      	beq.n	8658 <__aeabi_fadd+0x2f0>
    8594:	24ff      	movs	r4, #255	; 0xff
    8596:	2f00      	cmp	r7, #0
    8598:	d100      	bne.n	859c <__aeabi_fadd+0x234>
    859a:	e720      	b.n	83de <__aeabi_fadd+0x76>
    859c:	2280      	movs	r2, #128	; 0x80
    859e:	4641      	mov	r1, r8
    85a0:	03d2      	lsls	r2, r2, #15
    85a2:	4211      	tst	r1, r2
    85a4:	d002      	beq.n	85ac <__aeabi_fadd+0x244>
    85a6:	4216      	tst	r6, r2
    85a8:	d100      	bne.n	85ac <__aeabi_fadd+0x244>
    85aa:	003b      	movs	r3, r7
    85ac:	24ff      	movs	r4, #255	; 0xff
    85ae:	e716      	b.n	83de <__aeabi_fadd+0x76>
    85b0:	24ff      	movs	r4, #255	; 0xff
    85b2:	2300      	movs	r3, #0
    85b4:	e724      	b.n	8400 <__aeabi_fadd+0x98>
    85b6:	2c00      	cmp	r4, #0
    85b8:	d1ea      	bne.n	8590 <__aeabi_fadd+0x228>
    85ba:	2b00      	cmp	r3, #0
    85bc:	d058      	beq.n	8670 <__aeabi_fadd+0x308>
    85be:	2f00      	cmp	r7, #0
    85c0:	d100      	bne.n	85c4 <__aeabi_fadd+0x25c>
    85c2:	e70c      	b.n	83de <__aeabi_fadd+0x76>
    85c4:	4463      	add	r3, ip
    85c6:	015a      	lsls	r2, r3, #5
    85c8:	d400      	bmi.n	85cc <__aeabi_fadd+0x264>
    85ca:	e739      	b.n	8440 <__aeabi_fadd+0xd8>
    85cc:	4a2e      	ldr	r2, [pc, #184]	; (8688 <__aeabi_fadd+0x320>)
    85ce:	000c      	movs	r4, r1
    85d0:	4013      	ands	r3, r2
    85d2:	e704      	b.n	83de <__aeabi_fadd+0x76>
    85d4:	2101      	movs	r1, #1
    85d6:	e75c      	b.n	8492 <__aeabi_fadd+0x12a>
    85d8:	2c00      	cmp	r4, #0
    85da:	d11e      	bne.n	861a <__aeabi_fadd+0x2b2>
    85dc:	2b00      	cmp	r3, #0
    85de:	d040      	beq.n	8662 <__aeabi_fadd+0x2fa>
    85e0:	43c9      	mvns	r1, r1
    85e2:	2900      	cmp	r1, #0
    85e4:	d00b      	beq.n	85fe <__aeabi_fadd+0x296>
    85e6:	28ff      	cmp	r0, #255	; 0xff
    85e8:	d036      	beq.n	8658 <__aeabi_fadd+0x2f0>
    85ea:	291b      	cmp	r1, #27
    85ec:	dc47      	bgt.n	867e <__aeabi_fadd+0x316>
    85ee:	001c      	movs	r4, r3
    85f0:	2620      	movs	r6, #32
    85f2:	40cc      	lsrs	r4, r1
    85f4:	1a71      	subs	r1, r6, r1
    85f6:	408b      	lsls	r3, r1
    85f8:	1e59      	subs	r1, r3, #1
    85fa:	418b      	sbcs	r3, r1
    85fc:	4323      	orrs	r3, r4
    85fe:	4463      	add	r3, ip
    8600:	0004      	movs	r4, r0
    8602:	e747      	b.n	8494 <__aeabi_fadd+0x12c>
    8604:	2b00      	cmp	r3, #0
    8606:	d118      	bne.n	863a <__aeabi_fadd+0x2d2>
    8608:	1e3b      	subs	r3, r7, #0
    860a:	d02d      	beq.n	8668 <__aeabi_fadd+0x300>
    860c:	000d      	movs	r5, r1
    860e:	24ff      	movs	r4, #255	; 0xff
    8610:	e6e5      	b.n	83de <__aeabi_fadd+0x76>
    8612:	003b      	movs	r3, r7
    8614:	0004      	movs	r4, r0
    8616:	000d      	movs	r5, r1
    8618:	e6e1      	b.n	83de <__aeabi_fadd+0x76>
    861a:	28ff      	cmp	r0, #255	; 0xff
    861c:	d01c      	beq.n	8658 <__aeabi_fadd+0x2f0>
    861e:	2480      	movs	r4, #128	; 0x80
    8620:	04e4      	lsls	r4, r4, #19
    8622:	4249      	negs	r1, r1
    8624:	4323      	orrs	r3, r4
    8626:	e7e0      	b.n	85ea <__aeabi_fadd+0x282>
    8628:	2f00      	cmp	r7, #0
    862a:	d100      	bne.n	862e <__aeabi_fadd+0x2c6>
    862c:	e6d7      	b.n	83de <__aeabi_fadd+0x76>
    862e:	1bde      	subs	r6, r3, r7
    8630:	0172      	lsls	r2, r6, #5
    8632:	d51f      	bpl.n	8674 <__aeabi_fadd+0x30c>
    8634:	1afb      	subs	r3, r7, r3
    8636:	000d      	movs	r5, r1
    8638:	e6d1      	b.n	83de <__aeabi_fadd+0x76>
    863a:	24ff      	movs	r4, #255	; 0xff
    863c:	2f00      	cmp	r7, #0
    863e:	d100      	bne.n	8642 <__aeabi_fadd+0x2da>
    8640:	e6cd      	b.n	83de <__aeabi_fadd+0x76>
    8642:	2280      	movs	r2, #128	; 0x80
    8644:	4640      	mov	r0, r8
    8646:	03d2      	lsls	r2, r2, #15
    8648:	4210      	tst	r0, r2
    864a:	d0af      	beq.n	85ac <__aeabi_fadd+0x244>
    864c:	4216      	tst	r6, r2
    864e:	d1ad      	bne.n	85ac <__aeabi_fadd+0x244>
    8650:	003b      	movs	r3, r7
    8652:	000d      	movs	r5, r1
    8654:	24ff      	movs	r4, #255	; 0xff
    8656:	e6c2      	b.n	83de <__aeabi_fadd+0x76>
    8658:	4663      	mov	r3, ip
    865a:	24ff      	movs	r4, #255	; 0xff
    865c:	e6bf      	b.n	83de <__aeabi_fadd+0x76>
    865e:	2301      	movs	r3, #1
    8660:	e77a      	b.n	8558 <__aeabi_fadd+0x1f0>
    8662:	003b      	movs	r3, r7
    8664:	0004      	movs	r4, r0
    8666:	e6ba      	b.n	83de <__aeabi_fadd+0x76>
    8668:	2680      	movs	r6, #128	; 0x80
    866a:	2200      	movs	r2, #0
    866c:	03f6      	lsls	r6, r6, #15
    866e:	e6f0      	b.n	8452 <__aeabi_fadd+0xea>
    8670:	003b      	movs	r3, r7
    8672:	e6b4      	b.n	83de <__aeabi_fadd+0x76>
    8674:	1e33      	subs	r3, r6, #0
    8676:	d000      	beq.n	867a <__aeabi_fadd+0x312>
    8678:	e6e2      	b.n	8440 <__aeabi_fadd+0xd8>
    867a:	2200      	movs	r2, #0
    867c:	e721      	b.n	84c2 <__aeabi_fadd+0x15a>
    867e:	2301      	movs	r3, #1
    8680:	e7bd      	b.n	85fe <__aeabi_fadd+0x296>
    8682:	46c0      	nop			; (mov r8, r8)
    8684:	7dffffff 	.word	0x7dffffff
    8688:	fbffffff 	.word	0xfbffffff

0000868c <__aeabi_fdiv>:
    868c:	b5f0      	push	{r4, r5, r6, r7, lr}
    868e:	4657      	mov	r7, sl
    8690:	464e      	mov	r6, r9
    8692:	46de      	mov	lr, fp
    8694:	4645      	mov	r5, r8
    8696:	b5e0      	push	{r5, r6, r7, lr}
    8698:	0244      	lsls	r4, r0, #9
    869a:	0043      	lsls	r3, r0, #1
    869c:	0fc6      	lsrs	r6, r0, #31
    869e:	b083      	sub	sp, #12
    86a0:	1c0f      	adds	r7, r1, #0
    86a2:	0a64      	lsrs	r4, r4, #9
    86a4:	0e1b      	lsrs	r3, r3, #24
    86a6:	46b2      	mov	sl, r6
    86a8:	d053      	beq.n	8752 <__aeabi_fdiv+0xc6>
    86aa:	2bff      	cmp	r3, #255	; 0xff
    86ac:	d027      	beq.n	86fe <__aeabi_fdiv+0x72>
    86ae:	2280      	movs	r2, #128	; 0x80
    86b0:	00e4      	lsls	r4, r4, #3
    86b2:	04d2      	lsls	r2, r2, #19
    86b4:	4314      	orrs	r4, r2
    86b6:	227f      	movs	r2, #127	; 0x7f
    86b8:	4252      	negs	r2, r2
    86ba:	4690      	mov	r8, r2
    86bc:	4498      	add	r8, r3
    86be:	2300      	movs	r3, #0
    86c0:	4699      	mov	r9, r3
    86c2:	469b      	mov	fp, r3
    86c4:	027d      	lsls	r5, r7, #9
    86c6:	0078      	lsls	r0, r7, #1
    86c8:	0ffb      	lsrs	r3, r7, #31
    86ca:	0a6d      	lsrs	r5, r5, #9
    86cc:	0e00      	lsrs	r0, r0, #24
    86ce:	9300      	str	r3, [sp, #0]
    86d0:	d024      	beq.n	871c <__aeabi_fdiv+0x90>
    86d2:	28ff      	cmp	r0, #255	; 0xff
    86d4:	d046      	beq.n	8764 <__aeabi_fdiv+0xd8>
    86d6:	2380      	movs	r3, #128	; 0x80
    86d8:	2100      	movs	r1, #0
    86da:	00ed      	lsls	r5, r5, #3
    86dc:	04db      	lsls	r3, r3, #19
    86de:	431d      	orrs	r5, r3
    86e0:	387f      	subs	r0, #127	; 0x7f
    86e2:	4647      	mov	r7, r8
    86e4:	1a38      	subs	r0, r7, r0
    86e6:	464f      	mov	r7, r9
    86e8:	430f      	orrs	r7, r1
    86ea:	00bf      	lsls	r7, r7, #2
    86ec:	46b9      	mov	r9, r7
    86ee:	0033      	movs	r3, r6
    86f0:	9a00      	ldr	r2, [sp, #0]
    86f2:	4f87      	ldr	r7, [pc, #540]	; (8910 <__aeabi_fdiv+0x284>)
    86f4:	4053      	eors	r3, r2
    86f6:	464a      	mov	r2, r9
    86f8:	58ba      	ldr	r2, [r7, r2]
    86fa:	9301      	str	r3, [sp, #4]
    86fc:	4697      	mov	pc, r2
    86fe:	2c00      	cmp	r4, #0
    8700:	d14e      	bne.n	87a0 <__aeabi_fdiv+0x114>
    8702:	2308      	movs	r3, #8
    8704:	4699      	mov	r9, r3
    8706:	33f7      	adds	r3, #247	; 0xf7
    8708:	4698      	mov	r8, r3
    870a:	3bfd      	subs	r3, #253	; 0xfd
    870c:	469b      	mov	fp, r3
    870e:	027d      	lsls	r5, r7, #9
    8710:	0078      	lsls	r0, r7, #1
    8712:	0ffb      	lsrs	r3, r7, #31
    8714:	0a6d      	lsrs	r5, r5, #9
    8716:	0e00      	lsrs	r0, r0, #24
    8718:	9300      	str	r3, [sp, #0]
    871a:	d1da      	bne.n	86d2 <__aeabi_fdiv+0x46>
    871c:	2d00      	cmp	r5, #0
    871e:	d126      	bne.n	876e <__aeabi_fdiv+0xe2>
    8720:	2000      	movs	r0, #0
    8722:	2101      	movs	r1, #1
    8724:	0033      	movs	r3, r6
    8726:	9a00      	ldr	r2, [sp, #0]
    8728:	4f7a      	ldr	r7, [pc, #488]	; (8914 <__aeabi_fdiv+0x288>)
    872a:	4053      	eors	r3, r2
    872c:	4642      	mov	r2, r8
    872e:	1a10      	subs	r0, r2, r0
    8730:	464a      	mov	r2, r9
    8732:	430a      	orrs	r2, r1
    8734:	0092      	lsls	r2, r2, #2
    8736:	58ba      	ldr	r2, [r7, r2]
    8738:	001d      	movs	r5, r3
    873a:	4697      	mov	pc, r2
    873c:	9b00      	ldr	r3, [sp, #0]
    873e:	002c      	movs	r4, r5
    8740:	469a      	mov	sl, r3
    8742:	468b      	mov	fp, r1
    8744:	465b      	mov	r3, fp
    8746:	2b02      	cmp	r3, #2
    8748:	d131      	bne.n	87ae <__aeabi_fdiv+0x122>
    874a:	4653      	mov	r3, sl
    874c:	21ff      	movs	r1, #255	; 0xff
    874e:	2400      	movs	r4, #0
    8750:	e038      	b.n	87c4 <__aeabi_fdiv+0x138>
    8752:	2c00      	cmp	r4, #0
    8754:	d117      	bne.n	8786 <__aeabi_fdiv+0xfa>
    8756:	2304      	movs	r3, #4
    8758:	4699      	mov	r9, r3
    875a:	2300      	movs	r3, #0
    875c:	4698      	mov	r8, r3
    875e:	3301      	adds	r3, #1
    8760:	469b      	mov	fp, r3
    8762:	e7af      	b.n	86c4 <__aeabi_fdiv+0x38>
    8764:	20ff      	movs	r0, #255	; 0xff
    8766:	2d00      	cmp	r5, #0
    8768:	d10b      	bne.n	8782 <__aeabi_fdiv+0xf6>
    876a:	2102      	movs	r1, #2
    876c:	e7da      	b.n	8724 <__aeabi_fdiv+0x98>
    876e:	0028      	movs	r0, r5
    8770:	f002 f970 	bl	aa54 <__clzsi2>
    8774:	1f43      	subs	r3, r0, #5
    8776:	409d      	lsls	r5, r3
    8778:	2376      	movs	r3, #118	; 0x76
    877a:	425b      	negs	r3, r3
    877c:	1a18      	subs	r0, r3, r0
    877e:	2100      	movs	r1, #0
    8780:	e7af      	b.n	86e2 <__aeabi_fdiv+0x56>
    8782:	2103      	movs	r1, #3
    8784:	e7ad      	b.n	86e2 <__aeabi_fdiv+0x56>
    8786:	0020      	movs	r0, r4
    8788:	f002 f964 	bl	aa54 <__clzsi2>
    878c:	1f43      	subs	r3, r0, #5
    878e:	409c      	lsls	r4, r3
    8790:	2376      	movs	r3, #118	; 0x76
    8792:	425b      	negs	r3, r3
    8794:	1a1b      	subs	r3, r3, r0
    8796:	4698      	mov	r8, r3
    8798:	2300      	movs	r3, #0
    879a:	4699      	mov	r9, r3
    879c:	469b      	mov	fp, r3
    879e:	e791      	b.n	86c4 <__aeabi_fdiv+0x38>
    87a0:	230c      	movs	r3, #12
    87a2:	4699      	mov	r9, r3
    87a4:	33f3      	adds	r3, #243	; 0xf3
    87a6:	4698      	mov	r8, r3
    87a8:	3bfc      	subs	r3, #252	; 0xfc
    87aa:	469b      	mov	fp, r3
    87ac:	e78a      	b.n	86c4 <__aeabi_fdiv+0x38>
    87ae:	2b03      	cmp	r3, #3
    87b0:	d100      	bne.n	87b4 <__aeabi_fdiv+0x128>
    87b2:	e0a5      	b.n	8900 <__aeabi_fdiv+0x274>
    87b4:	4655      	mov	r5, sl
    87b6:	2b01      	cmp	r3, #1
    87b8:	d000      	beq.n	87bc <__aeabi_fdiv+0x130>
    87ba:	e081      	b.n	88c0 <__aeabi_fdiv+0x234>
    87bc:	2301      	movs	r3, #1
    87be:	2100      	movs	r1, #0
    87c0:	2400      	movs	r4, #0
    87c2:	402b      	ands	r3, r5
    87c4:	0264      	lsls	r4, r4, #9
    87c6:	05c9      	lsls	r1, r1, #23
    87c8:	0a60      	lsrs	r0, r4, #9
    87ca:	07db      	lsls	r3, r3, #31
    87cc:	4308      	orrs	r0, r1
    87ce:	4318      	orrs	r0, r3
    87d0:	b003      	add	sp, #12
    87d2:	bc3c      	pop	{r2, r3, r4, r5}
    87d4:	4690      	mov	r8, r2
    87d6:	4699      	mov	r9, r3
    87d8:	46a2      	mov	sl, r4
    87da:	46ab      	mov	fp, r5
    87dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    87de:	2480      	movs	r4, #128	; 0x80
    87e0:	2300      	movs	r3, #0
    87e2:	03e4      	lsls	r4, r4, #15
    87e4:	21ff      	movs	r1, #255	; 0xff
    87e6:	e7ed      	b.n	87c4 <__aeabi_fdiv+0x138>
    87e8:	21ff      	movs	r1, #255	; 0xff
    87ea:	2400      	movs	r4, #0
    87ec:	e7ea      	b.n	87c4 <__aeabi_fdiv+0x138>
    87ee:	2301      	movs	r3, #1
    87f0:	1a59      	subs	r1, r3, r1
    87f2:	291b      	cmp	r1, #27
    87f4:	dd66      	ble.n	88c4 <__aeabi_fdiv+0x238>
    87f6:	9a01      	ldr	r2, [sp, #4]
    87f8:	4013      	ands	r3, r2
    87fa:	2100      	movs	r1, #0
    87fc:	2400      	movs	r4, #0
    87fe:	e7e1      	b.n	87c4 <__aeabi_fdiv+0x138>
    8800:	2380      	movs	r3, #128	; 0x80
    8802:	03db      	lsls	r3, r3, #15
    8804:	421c      	tst	r4, r3
    8806:	d038      	beq.n	887a <__aeabi_fdiv+0x1ee>
    8808:	421d      	tst	r5, r3
    880a:	d051      	beq.n	88b0 <__aeabi_fdiv+0x224>
    880c:	431c      	orrs	r4, r3
    880e:	0264      	lsls	r4, r4, #9
    8810:	0a64      	lsrs	r4, r4, #9
    8812:	0033      	movs	r3, r6
    8814:	21ff      	movs	r1, #255	; 0xff
    8816:	e7d5      	b.n	87c4 <__aeabi_fdiv+0x138>
    8818:	0163      	lsls	r3, r4, #5
    881a:	016c      	lsls	r4, r5, #5
    881c:	42a3      	cmp	r3, r4
    881e:	d23b      	bcs.n	8898 <__aeabi_fdiv+0x20c>
    8820:	261b      	movs	r6, #27
    8822:	2100      	movs	r1, #0
    8824:	3801      	subs	r0, #1
    8826:	2501      	movs	r5, #1
    8828:	001f      	movs	r7, r3
    882a:	0049      	lsls	r1, r1, #1
    882c:	005b      	lsls	r3, r3, #1
    882e:	2f00      	cmp	r7, #0
    8830:	db01      	blt.n	8836 <__aeabi_fdiv+0x1aa>
    8832:	429c      	cmp	r4, r3
    8834:	d801      	bhi.n	883a <__aeabi_fdiv+0x1ae>
    8836:	1b1b      	subs	r3, r3, r4
    8838:	4329      	orrs	r1, r5
    883a:	3e01      	subs	r6, #1
    883c:	2e00      	cmp	r6, #0
    883e:	d1f3      	bne.n	8828 <__aeabi_fdiv+0x19c>
    8840:	001c      	movs	r4, r3
    8842:	1e63      	subs	r3, r4, #1
    8844:	419c      	sbcs	r4, r3
    8846:	430c      	orrs	r4, r1
    8848:	0001      	movs	r1, r0
    884a:	317f      	adds	r1, #127	; 0x7f
    884c:	2900      	cmp	r1, #0
    884e:	ddce      	ble.n	87ee <__aeabi_fdiv+0x162>
    8850:	0763      	lsls	r3, r4, #29
    8852:	d004      	beq.n	885e <__aeabi_fdiv+0x1d2>
    8854:	230f      	movs	r3, #15
    8856:	4023      	ands	r3, r4
    8858:	2b04      	cmp	r3, #4
    885a:	d000      	beq.n	885e <__aeabi_fdiv+0x1d2>
    885c:	3404      	adds	r4, #4
    885e:	0123      	lsls	r3, r4, #4
    8860:	d503      	bpl.n	886a <__aeabi_fdiv+0x1de>
    8862:	0001      	movs	r1, r0
    8864:	4b2c      	ldr	r3, [pc, #176]	; (8918 <__aeabi_fdiv+0x28c>)
    8866:	3180      	adds	r1, #128	; 0x80
    8868:	401c      	ands	r4, r3
    886a:	29fe      	cmp	r1, #254	; 0xfe
    886c:	dd0d      	ble.n	888a <__aeabi_fdiv+0x1fe>
    886e:	2301      	movs	r3, #1
    8870:	9a01      	ldr	r2, [sp, #4]
    8872:	21ff      	movs	r1, #255	; 0xff
    8874:	4013      	ands	r3, r2
    8876:	2400      	movs	r4, #0
    8878:	e7a4      	b.n	87c4 <__aeabi_fdiv+0x138>
    887a:	2380      	movs	r3, #128	; 0x80
    887c:	03db      	lsls	r3, r3, #15
    887e:	431c      	orrs	r4, r3
    8880:	0264      	lsls	r4, r4, #9
    8882:	0a64      	lsrs	r4, r4, #9
    8884:	0033      	movs	r3, r6
    8886:	21ff      	movs	r1, #255	; 0xff
    8888:	e79c      	b.n	87c4 <__aeabi_fdiv+0x138>
    888a:	2301      	movs	r3, #1
    888c:	9a01      	ldr	r2, [sp, #4]
    888e:	01a4      	lsls	r4, r4, #6
    8890:	0a64      	lsrs	r4, r4, #9
    8892:	b2c9      	uxtb	r1, r1
    8894:	4013      	ands	r3, r2
    8896:	e795      	b.n	87c4 <__aeabi_fdiv+0x138>
    8898:	1b1b      	subs	r3, r3, r4
    889a:	261a      	movs	r6, #26
    889c:	2101      	movs	r1, #1
    889e:	e7c2      	b.n	8826 <__aeabi_fdiv+0x19a>
    88a0:	9b00      	ldr	r3, [sp, #0]
    88a2:	468b      	mov	fp, r1
    88a4:	469a      	mov	sl, r3
    88a6:	2400      	movs	r4, #0
    88a8:	e74c      	b.n	8744 <__aeabi_fdiv+0xb8>
    88aa:	0263      	lsls	r3, r4, #9
    88ac:	d5e5      	bpl.n	887a <__aeabi_fdiv+0x1ee>
    88ae:	2500      	movs	r5, #0
    88b0:	2480      	movs	r4, #128	; 0x80
    88b2:	03e4      	lsls	r4, r4, #15
    88b4:	432c      	orrs	r4, r5
    88b6:	0264      	lsls	r4, r4, #9
    88b8:	0a64      	lsrs	r4, r4, #9
    88ba:	9b00      	ldr	r3, [sp, #0]
    88bc:	21ff      	movs	r1, #255	; 0xff
    88be:	e781      	b.n	87c4 <__aeabi_fdiv+0x138>
    88c0:	9501      	str	r5, [sp, #4]
    88c2:	e7c1      	b.n	8848 <__aeabi_fdiv+0x1bc>
    88c4:	0023      	movs	r3, r4
    88c6:	2020      	movs	r0, #32
    88c8:	40cb      	lsrs	r3, r1
    88ca:	1a41      	subs	r1, r0, r1
    88cc:	408c      	lsls	r4, r1
    88ce:	1e61      	subs	r1, r4, #1
    88d0:	418c      	sbcs	r4, r1
    88d2:	431c      	orrs	r4, r3
    88d4:	0763      	lsls	r3, r4, #29
    88d6:	d004      	beq.n	88e2 <__aeabi_fdiv+0x256>
    88d8:	230f      	movs	r3, #15
    88da:	4023      	ands	r3, r4
    88dc:	2b04      	cmp	r3, #4
    88de:	d000      	beq.n	88e2 <__aeabi_fdiv+0x256>
    88e0:	3404      	adds	r4, #4
    88e2:	0163      	lsls	r3, r4, #5
    88e4:	d505      	bpl.n	88f2 <__aeabi_fdiv+0x266>
    88e6:	2301      	movs	r3, #1
    88e8:	9a01      	ldr	r2, [sp, #4]
    88ea:	2101      	movs	r1, #1
    88ec:	4013      	ands	r3, r2
    88ee:	2400      	movs	r4, #0
    88f0:	e768      	b.n	87c4 <__aeabi_fdiv+0x138>
    88f2:	2301      	movs	r3, #1
    88f4:	9a01      	ldr	r2, [sp, #4]
    88f6:	01a4      	lsls	r4, r4, #6
    88f8:	0a64      	lsrs	r4, r4, #9
    88fa:	4013      	ands	r3, r2
    88fc:	2100      	movs	r1, #0
    88fe:	e761      	b.n	87c4 <__aeabi_fdiv+0x138>
    8900:	2380      	movs	r3, #128	; 0x80
    8902:	03db      	lsls	r3, r3, #15
    8904:	431c      	orrs	r4, r3
    8906:	0264      	lsls	r4, r4, #9
    8908:	0a64      	lsrs	r4, r4, #9
    890a:	4653      	mov	r3, sl
    890c:	21ff      	movs	r1, #255	; 0xff
    890e:	e759      	b.n	87c4 <__aeabi_fdiv+0x138>
    8910:	0000aef8 	.word	0x0000aef8
    8914:	0000af38 	.word	0x0000af38
    8918:	f7ffffff 	.word	0xf7ffffff

0000891c <__eqsf2>:
    891c:	b570      	push	{r4, r5, r6, lr}
    891e:	0042      	lsls	r2, r0, #1
    8920:	0245      	lsls	r5, r0, #9
    8922:	024e      	lsls	r6, r1, #9
    8924:	004c      	lsls	r4, r1, #1
    8926:	0fc3      	lsrs	r3, r0, #31
    8928:	0a6d      	lsrs	r5, r5, #9
    892a:	0e12      	lsrs	r2, r2, #24
    892c:	0a76      	lsrs	r6, r6, #9
    892e:	0e24      	lsrs	r4, r4, #24
    8930:	0fc9      	lsrs	r1, r1, #31
    8932:	2001      	movs	r0, #1
    8934:	2aff      	cmp	r2, #255	; 0xff
    8936:	d006      	beq.n	8946 <__eqsf2+0x2a>
    8938:	2cff      	cmp	r4, #255	; 0xff
    893a:	d003      	beq.n	8944 <__eqsf2+0x28>
    893c:	42a2      	cmp	r2, r4
    893e:	d101      	bne.n	8944 <__eqsf2+0x28>
    8940:	42b5      	cmp	r5, r6
    8942:	d006      	beq.n	8952 <__eqsf2+0x36>
    8944:	bd70      	pop	{r4, r5, r6, pc}
    8946:	2d00      	cmp	r5, #0
    8948:	d1fc      	bne.n	8944 <__eqsf2+0x28>
    894a:	2cff      	cmp	r4, #255	; 0xff
    894c:	d1fa      	bne.n	8944 <__eqsf2+0x28>
    894e:	2e00      	cmp	r6, #0
    8950:	d1f8      	bne.n	8944 <__eqsf2+0x28>
    8952:	428b      	cmp	r3, r1
    8954:	d006      	beq.n	8964 <__eqsf2+0x48>
    8956:	2001      	movs	r0, #1
    8958:	2a00      	cmp	r2, #0
    895a:	d1f3      	bne.n	8944 <__eqsf2+0x28>
    895c:	0028      	movs	r0, r5
    895e:	1e45      	subs	r5, r0, #1
    8960:	41a8      	sbcs	r0, r5
    8962:	e7ef      	b.n	8944 <__eqsf2+0x28>
    8964:	2000      	movs	r0, #0
    8966:	e7ed      	b.n	8944 <__eqsf2+0x28>

00008968 <__gesf2>:
    8968:	b5f0      	push	{r4, r5, r6, r7, lr}
    896a:	0042      	lsls	r2, r0, #1
    896c:	0245      	lsls	r5, r0, #9
    896e:	024c      	lsls	r4, r1, #9
    8970:	0fc3      	lsrs	r3, r0, #31
    8972:	0048      	lsls	r0, r1, #1
    8974:	0a6d      	lsrs	r5, r5, #9
    8976:	0e12      	lsrs	r2, r2, #24
    8978:	0a64      	lsrs	r4, r4, #9
    897a:	0e00      	lsrs	r0, r0, #24
    897c:	0fc9      	lsrs	r1, r1, #31
    897e:	2aff      	cmp	r2, #255	; 0xff
    8980:	d01e      	beq.n	89c0 <__gesf2+0x58>
    8982:	28ff      	cmp	r0, #255	; 0xff
    8984:	d021      	beq.n	89ca <__gesf2+0x62>
    8986:	2a00      	cmp	r2, #0
    8988:	d10a      	bne.n	89a0 <__gesf2+0x38>
    898a:	426e      	negs	r6, r5
    898c:	416e      	adcs	r6, r5
    898e:	b2f6      	uxtb	r6, r6
    8990:	2800      	cmp	r0, #0
    8992:	d10f      	bne.n	89b4 <__gesf2+0x4c>
    8994:	2c00      	cmp	r4, #0
    8996:	d10d      	bne.n	89b4 <__gesf2+0x4c>
    8998:	2000      	movs	r0, #0
    899a:	2d00      	cmp	r5, #0
    899c:	d009      	beq.n	89b2 <__gesf2+0x4a>
    899e:	e005      	b.n	89ac <__gesf2+0x44>
    89a0:	2800      	cmp	r0, #0
    89a2:	d101      	bne.n	89a8 <__gesf2+0x40>
    89a4:	2c00      	cmp	r4, #0
    89a6:	d001      	beq.n	89ac <__gesf2+0x44>
    89a8:	428b      	cmp	r3, r1
    89aa:	d011      	beq.n	89d0 <__gesf2+0x68>
    89ac:	2101      	movs	r1, #1
    89ae:	4258      	negs	r0, r3
    89b0:	4308      	orrs	r0, r1
    89b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89b4:	2e00      	cmp	r6, #0
    89b6:	d0f7      	beq.n	89a8 <__gesf2+0x40>
    89b8:	2001      	movs	r0, #1
    89ba:	3901      	subs	r1, #1
    89bc:	4308      	orrs	r0, r1
    89be:	e7f8      	b.n	89b2 <__gesf2+0x4a>
    89c0:	2d00      	cmp	r5, #0
    89c2:	d0de      	beq.n	8982 <__gesf2+0x1a>
    89c4:	2002      	movs	r0, #2
    89c6:	4240      	negs	r0, r0
    89c8:	e7f3      	b.n	89b2 <__gesf2+0x4a>
    89ca:	2c00      	cmp	r4, #0
    89cc:	d0db      	beq.n	8986 <__gesf2+0x1e>
    89ce:	e7f9      	b.n	89c4 <__gesf2+0x5c>
    89d0:	4282      	cmp	r2, r0
    89d2:	dceb      	bgt.n	89ac <__gesf2+0x44>
    89d4:	db04      	blt.n	89e0 <__gesf2+0x78>
    89d6:	42a5      	cmp	r5, r4
    89d8:	d8e8      	bhi.n	89ac <__gesf2+0x44>
    89da:	2000      	movs	r0, #0
    89dc:	42a5      	cmp	r5, r4
    89de:	d2e8      	bcs.n	89b2 <__gesf2+0x4a>
    89e0:	2101      	movs	r1, #1
    89e2:	1e58      	subs	r0, r3, #1
    89e4:	4308      	orrs	r0, r1
    89e6:	e7e4      	b.n	89b2 <__gesf2+0x4a>

000089e8 <__lesf2>:
    89e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    89ea:	0042      	lsls	r2, r0, #1
    89ec:	024d      	lsls	r5, r1, #9
    89ee:	004c      	lsls	r4, r1, #1
    89f0:	0246      	lsls	r6, r0, #9
    89f2:	0a76      	lsrs	r6, r6, #9
    89f4:	0e12      	lsrs	r2, r2, #24
    89f6:	0fc3      	lsrs	r3, r0, #31
    89f8:	0a6d      	lsrs	r5, r5, #9
    89fa:	0e24      	lsrs	r4, r4, #24
    89fc:	0fc9      	lsrs	r1, r1, #31
    89fe:	2aff      	cmp	r2, #255	; 0xff
    8a00:	d016      	beq.n	8a30 <__lesf2+0x48>
    8a02:	2cff      	cmp	r4, #255	; 0xff
    8a04:	d018      	beq.n	8a38 <__lesf2+0x50>
    8a06:	2a00      	cmp	r2, #0
    8a08:	d10a      	bne.n	8a20 <__lesf2+0x38>
    8a0a:	4270      	negs	r0, r6
    8a0c:	4170      	adcs	r0, r6
    8a0e:	b2c0      	uxtb	r0, r0
    8a10:	2c00      	cmp	r4, #0
    8a12:	d015      	beq.n	8a40 <__lesf2+0x58>
    8a14:	2800      	cmp	r0, #0
    8a16:	d005      	beq.n	8a24 <__lesf2+0x3c>
    8a18:	2001      	movs	r0, #1
    8a1a:	3901      	subs	r1, #1
    8a1c:	4308      	orrs	r0, r1
    8a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a20:	2c00      	cmp	r4, #0
    8a22:	d013      	beq.n	8a4c <__lesf2+0x64>
    8a24:	4299      	cmp	r1, r3
    8a26:	d014      	beq.n	8a52 <__lesf2+0x6a>
    8a28:	2001      	movs	r0, #1
    8a2a:	425b      	negs	r3, r3
    8a2c:	4318      	orrs	r0, r3
    8a2e:	e7f6      	b.n	8a1e <__lesf2+0x36>
    8a30:	2002      	movs	r0, #2
    8a32:	2e00      	cmp	r6, #0
    8a34:	d1f3      	bne.n	8a1e <__lesf2+0x36>
    8a36:	e7e4      	b.n	8a02 <__lesf2+0x1a>
    8a38:	2002      	movs	r0, #2
    8a3a:	2d00      	cmp	r5, #0
    8a3c:	d1ef      	bne.n	8a1e <__lesf2+0x36>
    8a3e:	e7e2      	b.n	8a06 <__lesf2+0x1e>
    8a40:	2d00      	cmp	r5, #0
    8a42:	d1e7      	bne.n	8a14 <__lesf2+0x2c>
    8a44:	2000      	movs	r0, #0
    8a46:	2e00      	cmp	r6, #0
    8a48:	d0e9      	beq.n	8a1e <__lesf2+0x36>
    8a4a:	e7ed      	b.n	8a28 <__lesf2+0x40>
    8a4c:	2d00      	cmp	r5, #0
    8a4e:	d1e9      	bne.n	8a24 <__lesf2+0x3c>
    8a50:	e7ea      	b.n	8a28 <__lesf2+0x40>
    8a52:	42a2      	cmp	r2, r4
    8a54:	dc06      	bgt.n	8a64 <__lesf2+0x7c>
    8a56:	dbdf      	blt.n	8a18 <__lesf2+0x30>
    8a58:	42ae      	cmp	r6, r5
    8a5a:	d803      	bhi.n	8a64 <__lesf2+0x7c>
    8a5c:	2000      	movs	r0, #0
    8a5e:	42ae      	cmp	r6, r5
    8a60:	d3da      	bcc.n	8a18 <__lesf2+0x30>
    8a62:	e7dc      	b.n	8a1e <__lesf2+0x36>
    8a64:	2001      	movs	r0, #1
    8a66:	4249      	negs	r1, r1
    8a68:	4308      	orrs	r0, r1
    8a6a:	e7d8      	b.n	8a1e <__lesf2+0x36>

00008a6c <__aeabi_fmul>:
    8a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8a6e:	4657      	mov	r7, sl
    8a70:	464e      	mov	r6, r9
    8a72:	4645      	mov	r5, r8
    8a74:	46de      	mov	lr, fp
    8a76:	b5e0      	push	{r5, r6, r7, lr}
    8a78:	0247      	lsls	r7, r0, #9
    8a7a:	0046      	lsls	r6, r0, #1
    8a7c:	4688      	mov	r8, r1
    8a7e:	0a7f      	lsrs	r7, r7, #9
    8a80:	0e36      	lsrs	r6, r6, #24
    8a82:	0fc4      	lsrs	r4, r0, #31
    8a84:	2e00      	cmp	r6, #0
    8a86:	d047      	beq.n	8b18 <__aeabi_fmul+0xac>
    8a88:	2eff      	cmp	r6, #255	; 0xff
    8a8a:	d024      	beq.n	8ad6 <__aeabi_fmul+0x6a>
    8a8c:	00fb      	lsls	r3, r7, #3
    8a8e:	2780      	movs	r7, #128	; 0x80
    8a90:	04ff      	lsls	r7, r7, #19
    8a92:	431f      	orrs	r7, r3
    8a94:	2300      	movs	r3, #0
    8a96:	4699      	mov	r9, r3
    8a98:	469a      	mov	sl, r3
    8a9a:	3e7f      	subs	r6, #127	; 0x7f
    8a9c:	4643      	mov	r3, r8
    8a9e:	025d      	lsls	r5, r3, #9
    8aa0:	0058      	lsls	r0, r3, #1
    8aa2:	0fdb      	lsrs	r3, r3, #31
    8aa4:	0a6d      	lsrs	r5, r5, #9
    8aa6:	0e00      	lsrs	r0, r0, #24
    8aa8:	4698      	mov	r8, r3
    8aaa:	d043      	beq.n	8b34 <__aeabi_fmul+0xc8>
    8aac:	28ff      	cmp	r0, #255	; 0xff
    8aae:	d03b      	beq.n	8b28 <__aeabi_fmul+0xbc>
    8ab0:	00eb      	lsls	r3, r5, #3
    8ab2:	2580      	movs	r5, #128	; 0x80
    8ab4:	2200      	movs	r2, #0
    8ab6:	04ed      	lsls	r5, r5, #19
    8ab8:	431d      	orrs	r5, r3
    8aba:	387f      	subs	r0, #127	; 0x7f
    8abc:	1836      	adds	r6, r6, r0
    8abe:	1c73      	adds	r3, r6, #1
    8ac0:	4641      	mov	r1, r8
    8ac2:	469b      	mov	fp, r3
    8ac4:	464b      	mov	r3, r9
    8ac6:	4061      	eors	r1, r4
    8ac8:	4313      	orrs	r3, r2
    8aca:	2b0f      	cmp	r3, #15
    8acc:	d864      	bhi.n	8b98 <__aeabi_fmul+0x12c>
    8ace:	4875      	ldr	r0, [pc, #468]	; (8ca4 <__aeabi_fmul+0x238>)
    8ad0:	009b      	lsls	r3, r3, #2
    8ad2:	58c3      	ldr	r3, [r0, r3]
    8ad4:	469f      	mov	pc, r3
    8ad6:	2f00      	cmp	r7, #0
    8ad8:	d142      	bne.n	8b60 <__aeabi_fmul+0xf4>
    8ada:	2308      	movs	r3, #8
    8adc:	4699      	mov	r9, r3
    8ade:	3b06      	subs	r3, #6
    8ae0:	26ff      	movs	r6, #255	; 0xff
    8ae2:	469a      	mov	sl, r3
    8ae4:	e7da      	b.n	8a9c <__aeabi_fmul+0x30>
    8ae6:	4641      	mov	r1, r8
    8ae8:	2a02      	cmp	r2, #2
    8aea:	d028      	beq.n	8b3e <__aeabi_fmul+0xd2>
    8aec:	2a03      	cmp	r2, #3
    8aee:	d100      	bne.n	8af2 <__aeabi_fmul+0x86>
    8af0:	e0ce      	b.n	8c90 <__aeabi_fmul+0x224>
    8af2:	2a01      	cmp	r2, #1
    8af4:	d000      	beq.n	8af8 <__aeabi_fmul+0x8c>
    8af6:	e0ac      	b.n	8c52 <__aeabi_fmul+0x1e6>
    8af8:	4011      	ands	r1, r2
    8afa:	2000      	movs	r0, #0
    8afc:	2200      	movs	r2, #0
    8afe:	b2cc      	uxtb	r4, r1
    8b00:	0240      	lsls	r0, r0, #9
    8b02:	05d2      	lsls	r2, r2, #23
    8b04:	0a40      	lsrs	r0, r0, #9
    8b06:	07e4      	lsls	r4, r4, #31
    8b08:	4310      	orrs	r0, r2
    8b0a:	4320      	orrs	r0, r4
    8b0c:	bc3c      	pop	{r2, r3, r4, r5}
    8b0e:	4690      	mov	r8, r2
    8b10:	4699      	mov	r9, r3
    8b12:	46a2      	mov	sl, r4
    8b14:	46ab      	mov	fp, r5
    8b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8b18:	2f00      	cmp	r7, #0
    8b1a:	d115      	bne.n	8b48 <__aeabi_fmul+0xdc>
    8b1c:	2304      	movs	r3, #4
    8b1e:	4699      	mov	r9, r3
    8b20:	3b03      	subs	r3, #3
    8b22:	2600      	movs	r6, #0
    8b24:	469a      	mov	sl, r3
    8b26:	e7b9      	b.n	8a9c <__aeabi_fmul+0x30>
    8b28:	20ff      	movs	r0, #255	; 0xff
    8b2a:	2202      	movs	r2, #2
    8b2c:	2d00      	cmp	r5, #0
    8b2e:	d0c5      	beq.n	8abc <__aeabi_fmul+0x50>
    8b30:	2203      	movs	r2, #3
    8b32:	e7c3      	b.n	8abc <__aeabi_fmul+0x50>
    8b34:	2d00      	cmp	r5, #0
    8b36:	d119      	bne.n	8b6c <__aeabi_fmul+0x100>
    8b38:	2000      	movs	r0, #0
    8b3a:	2201      	movs	r2, #1
    8b3c:	e7be      	b.n	8abc <__aeabi_fmul+0x50>
    8b3e:	2401      	movs	r4, #1
    8b40:	22ff      	movs	r2, #255	; 0xff
    8b42:	400c      	ands	r4, r1
    8b44:	2000      	movs	r0, #0
    8b46:	e7db      	b.n	8b00 <__aeabi_fmul+0x94>
    8b48:	0038      	movs	r0, r7
    8b4a:	f001 ff83 	bl	aa54 <__clzsi2>
    8b4e:	2676      	movs	r6, #118	; 0x76
    8b50:	1f43      	subs	r3, r0, #5
    8b52:	409f      	lsls	r7, r3
    8b54:	2300      	movs	r3, #0
    8b56:	4276      	negs	r6, r6
    8b58:	1a36      	subs	r6, r6, r0
    8b5a:	4699      	mov	r9, r3
    8b5c:	469a      	mov	sl, r3
    8b5e:	e79d      	b.n	8a9c <__aeabi_fmul+0x30>
    8b60:	230c      	movs	r3, #12
    8b62:	4699      	mov	r9, r3
    8b64:	3b09      	subs	r3, #9
    8b66:	26ff      	movs	r6, #255	; 0xff
    8b68:	469a      	mov	sl, r3
    8b6a:	e797      	b.n	8a9c <__aeabi_fmul+0x30>
    8b6c:	0028      	movs	r0, r5
    8b6e:	f001 ff71 	bl	aa54 <__clzsi2>
    8b72:	1f43      	subs	r3, r0, #5
    8b74:	409d      	lsls	r5, r3
    8b76:	2376      	movs	r3, #118	; 0x76
    8b78:	425b      	negs	r3, r3
    8b7a:	1a18      	subs	r0, r3, r0
    8b7c:	2200      	movs	r2, #0
    8b7e:	e79d      	b.n	8abc <__aeabi_fmul+0x50>
    8b80:	2080      	movs	r0, #128	; 0x80
    8b82:	2400      	movs	r4, #0
    8b84:	03c0      	lsls	r0, r0, #15
    8b86:	22ff      	movs	r2, #255	; 0xff
    8b88:	e7ba      	b.n	8b00 <__aeabi_fmul+0x94>
    8b8a:	003d      	movs	r5, r7
    8b8c:	4652      	mov	r2, sl
    8b8e:	e7ab      	b.n	8ae8 <__aeabi_fmul+0x7c>
    8b90:	003d      	movs	r5, r7
    8b92:	0021      	movs	r1, r4
    8b94:	4652      	mov	r2, sl
    8b96:	e7a7      	b.n	8ae8 <__aeabi_fmul+0x7c>
    8b98:	0c3b      	lsrs	r3, r7, #16
    8b9a:	469c      	mov	ip, r3
    8b9c:	042a      	lsls	r2, r5, #16
    8b9e:	0c12      	lsrs	r2, r2, #16
    8ba0:	0c2b      	lsrs	r3, r5, #16
    8ba2:	0014      	movs	r4, r2
    8ba4:	4660      	mov	r0, ip
    8ba6:	4665      	mov	r5, ip
    8ba8:	043f      	lsls	r7, r7, #16
    8baa:	0c3f      	lsrs	r7, r7, #16
    8bac:	437c      	muls	r4, r7
    8bae:	4342      	muls	r2, r0
    8bb0:	435d      	muls	r5, r3
    8bb2:	437b      	muls	r3, r7
    8bb4:	0c27      	lsrs	r7, r4, #16
    8bb6:	189b      	adds	r3, r3, r2
    8bb8:	18ff      	adds	r7, r7, r3
    8bba:	42ba      	cmp	r2, r7
    8bbc:	d903      	bls.n	8bc6 <__aeabi_fmul+0x15a>
    8bbe:	2380      	movs	r3, #128	; 0x80
    8bc0:	025b      	lsls	r3, r3, #9
    8bc2:	469c      	mov	ip, r3
    8bc4:	4465      	add	r5, ip
    8bc6:	0424      	lsls	r4, r4, #16
    8bc8:	043a      	lsls	r2, r7, #16
    8bca:	0c24      	lsrs	r4, r4, #16
    8bcc:	1912      	adds	r2, r2, r4
    8bce:	0193      	lsls	r3, r2, #6
    8bd0:	1e5c      	subs	r4, r3, #1
    8bd2:	41a3      	sbcs	r3, r4
    8bd4:	0c3f      	lsrs	r7, r7, #16
    8bd6:	0e92      	lsrs	r2, r2, #26
    8bd8:	197d      	adds	r5, r7, r5
    8bda:	431a      	orrs	r2, r3
    8bdc:	01ad      	lsls	r5, r5, #6
    8bde:	4315      	orrs	r5, r2
    8be0:	012b      	lsls	r3, r5, #4
    8be2:	d504      	bpl.n	8bee <__aeabi_fmul+0x182>
    8be4:	2301      	movs	r3, #1
    8be6:	465e      	mov	r6, fp
    8be8:	086a      	lsrs	r2, r5, #1
    8bea:	401d      	ands	r5, r3
    8bec:	4315      	orrs	r5, r2
    8bee:	0032      	movs	r2, r6
    8bf0:	327f      	adds	r2, #127	; 0x7f
    8bf2:	2a00      	cmp	r2, #0
    8bf4:	dd25      	ble.n	8c42 <__aeabi_fmul+0x1d6>
    8bf6:	076b      	lsls	r3, r5, #29
    8bf8:	d004      	beq.n	8c04 <__aeabi_fmul+0x198>
    8bfa:	230f      	movs	r3, #15
    8bfc:	402b      	ands	r3, r5
    8bfe:	2b04      	cmp	r3, #4
    8c00:	d000      	beq.n	8c04 <__aeabi_fmul+0x198>
    8c02:	3504      	adds	r5, #4
    8c04:	012b      	lsls	r3, r5, #4
    8c06:	d503      	bpl.n	8c10 <__aeabi_fmul+0x1a4>
    8c08:	0032      	movs	r2, r6
    8c0a:	4b27      	ldr	r3, [pc, #156]	; (8ca8 <__aeabi_fmul+0x23c>)
    8c0c:	3280      	adds	r2, #128	; 0x80
    8c0e:	401d      	ands	r5, r3
    8c10:	2afe      	cmp	r2, #254	; 0xfe
    8c12:	dc94      	bgt.n	8b3e <__aeabi_fmul+0xd2>
    8c14:	2401      	movs	r4, #1
    8c16:	01a8      	lsls	r0, r5, #6
    8c18:	0a40      	lsrs	r0, r0, #9
    8c1a:	b2d2      	uxtb	r2, r2
    8c1c:	400c      	ands	r4, r1
    8c1e:	e76f      	b.n	8b00 <__aeabi_fmul+0x94>
    8c20:	2080      	movs	r0, #128	; 0x80
    8c22:	03c0      	lsls	r0, r0, #15
    8c24:	4207      	tst	r7, r0
    8c26:	d007      	beq.n	8c38 <__aeabi_fmul+0x1cc>
    8c28:	4205      	tst	r5, r0
    8c2a:	d105      	bne.n	8c38 <__aeabi_fmul+0x1cc>
    8c2c:	4328      	orrs	r0, r5
    8c2e:	0240      	lsls	r0, r0, #9
    8c30:	0a40      	lsrs	r0, r0, #9
    8c32:	4644      	mov	r4, r8
    8c34:	22ff      	movs	r2, #255	; 0xff
    8c36:	e763      	b.n	8b00 <__aeabi_fmul+0x94>
    8c38:	4338      	orrs	r0, r7
    8c3a:	0240      	lsls	r0, r0, #9
    8c3c:	0a40      	lsrs	r0, r0, #9
    8c3e:	22ff      	movs	r2, #255	; 0xff
    8c40:	e75e      	b.n	8b00 <__aeabi_fmul+0x94>
    8c42:	2401      	movs	r4, #1
    8c44:	1aa3      	subs	r3, r4, r2
    8c46:	2b1b      	cmp	r3, #27
    8c48:	dd05      	ble.n	8c56 <__aeabi_fmul+0x1ea>
    8c4a:	400c      	ands	r4, r1
    8c4c:	2200      	movs	r2, #0
    8c4e:	2000      	movs	r0, #0
    8c50:	e756      	b.n	8b00 <__aeabi_fmul+0x94>
    8c52:	465e      	mov	r6, fp
    8c54:	e7cb      	b.n	8bee <__aeabi_fmul+0x182>
    8c56:	002a      	movs	r2, r5
    8c58:	2020      	movs	r0, #32
    8c5a:	40da      	lsrs	r2, r3
    8c5c:	1ac3      	subs	r3, r0, r3
    8c5e:	409d      	lsls	r5, r3
    8c60:	002b      	movs	r3, r5
    8c62:	1e5d      	subs	r5, r3, #1
    8c64:	41ab      	sbcs	r3, r5
    8c66:	4313      	orrs	r3, r2
    8c68:	075a      	lsls	r2, r3, #29
    8c6a:	d004      	beq.n	8c76 <__aeabi_fmul+0x20a>
    8c6c:	220f      	movs	r2, #15
    8c6e:	401a      	ands	r2, r3
    8c70:	2a04      	cmp	r2, #4
    8c72:	d000      	beq.n	8c76 <__aeabi_fmul+0x20a>
    8c74:	3304      	adds	r3, #4
    8c76:	015a      	lsls	r2, r3, #5
    8c78:	d504      	bpl.n	8c84 <__aeabi_fmul+0x218>
    8c7a:	2401      	movs	r4, #1
    8c7c:	2201      	movs	r2, #1
    8c7e:	400c      	ands	r4, r1
    8c80:	2000      	movs	r0, #0
    8c82:	e73d      	b.n	8b00 <__aeabi_fmul+0x94>
    8c84:	2401      	movs	r4, #1
    8c86:	019b      	lsls	r3, r3, #6
    8c88:	0a58      	lsrs	r0, r3, #9
    8c8a:	400c      	ands	r4, r1
    8c8c:	2200      	movs	r2, #0
    8c8e:	e737      	b.n	8b00 <__aeabi_fmul+0x94>
    8c90:	2080      	movs	r0, #128	; 0x80
    8c92:	2401      	movs	r4, #1
    8c94:	03c0      	lsls	r0, r0, #15
    8c96:	4328      	orrs	r0, r5
    8c98:	0240      	lsls	r0, r0, #9
    8c9a:	0a40      	lsrs	r0, r0, #9
    8c9c:	400c      	ands	r4, r1
    8c9e:	22ff      	movs	r2, #255	; 0xff
    8ca0:	e72e      	b.n	8b00 <__aeabi_fmul+0x94>
    8ca2:	46c0      	nop			; (mov r8, r8)
    8ca4:	0000af78 	.word	0x0000af78
    8ca8:	f7ffffff 	.word	0xf7ffffff

00008cac <__aeabi_i2f>:
    8cac:	b570      	push	{r4, r5, r6, lr}
    8cae:	2800      	cmp	r0, #0
    8cb0:	d030      	beq.n	8d14 <__aeabi_i2f+0x68>
    8cb2:	17c3      	asrs	r3, r0, #31
    8cb4:	18c4      	adds	r4, r0, r3
    8cb6:	405c      	eors	r4, r3
    8cb8:	0fc5      	lsrs	r5, r0, #31
    8cba:	0020      	movs	r0, r4
    8cbc:	f001 feca 	bl	aa54 <__clzsi2>
    8cc0:	239e      	movs	r3, #158	; 0x9e
    8cc2:	1a1b      	subs	r3, r3, r0
    8cc4:	2b96      	cmp	r3, #150	; 0x96
    8cc6:	dc0d      	bgt.n	8ce4 <__aeabi_i2f+0x38>
    8cc8:	2296      	movs	r2, #150	; 0x96
    8cca:	1ad2      	subs	r2, r2, r3
    8ccc:	4094      	lsls	r4, r2
    8cce:	002a      	movs	r2, r5
    8cd0:	0264      	lsls	r4, r4, #9
    8cd2:	0a64      	lsrs	r4, r4, #9
    8cd4:	b2db      	uxtb	r3, r3
    8cd6:	0264      	lsls	r4, r4, #9
    8cd8:	05db      	lsls	r3, r3, #23
    8cda:	0a60      	lsrs	r0, r4, #9
    8cdc:	07d2      	lsls	r2, r2, #31
    8cde:	4318      	orrs	r0, r3
    8ce0:	4310      	orrs	r0, r2
    8ce2:	bd70      	pop	{r4, r5, r6, pc}
    8ce4:	2b99      	cmp	r3, #153	; 0x99
    8ce6:	dc19      	bgt.n	8d1c <__aeabi_i2f+0x70>
    8ce8:	2299      	movs	r2, #153	; 0x99
    8cea:	1ad2      	subs	r2, r2, r3
    8cec:	2a00      	cmp	r2, #0
    8cee:	dd29      	ble.n	8d44 <__aeabi_i2f+0x98>
    8cf0:	4094      	lsls	r4, r2
    8cf2:	0022      	movs	r2, r4
    8cf4:	4c14      	ldr	r4, [pc, #80]	; (8d48 <__aeabi_i2f+0x9c>)
    8cf6:	4014      	ands	r4, r2
    8cf8:	0751      	lsls	r1, r2, #29
    8cfa:	d004      	beq.n	8d06 <__aeabi_i2f+0x5a>
    8cfc:	210f      	movs	r1, #15
    8cfe:	400a      	ands	r2, r1
    8d00:	2a04      	cmp	r2, #4
    8d02:	d000      	beq.n	8d06 <__aeabi_i2f+0x5a>
    8d04:	3404      	adds	r4, #4
    8d06:	0162      	lsls	r2, r4, #5
    8d08:	d413      	bmi.n	8d32 <__aeabi_i2f+0x86>
    8d0a:	01a4      	lsls	r4, r4, #6
    8d0c:	0a64      	lsrs	r4, r4, #9
    8d0e:	b2db      	uxtb	r3, r3
    8d10:	002a      	movs	r2, r5
    8d12:	e7e0      	b.n	8cd6 <__aeabi_i2f+0x2a>
    8d14:	2200      	movs	r2, #0
    8d16:	2300      	movs	r3, #0
    8d18:	2400      	movs	r4, #0
    8d1a:	e7dc      	b.n	8cd6 <__aeabi_i2f+0x2a>
    8d1c:	2205      	movs	r2, #5
    8d1e:	0021      	movs	r1, r4
    8d20:	1a12      	subs	r2, r2, r0
    8d22:	40d1      	lsrs	r1, r2
    8d24:	22b9      	movs	r2, #185	; 0xb9
    8d26:	1ad2      	subs	r2, r2, r3
    8d28:	4094      	lsls	r4, r2
    8d2a:	1e62      	subs	r2, r4, #1
    8d2c:	4194      	sbcs	r4, r2
    8d2e:	430c      	orrs	r4, r1
    8d30:	e7da      	b.n	8ce8 <__aeabi_i2f+0x3c>
    8d32:	4b05      	ldr	r3, [pc, #20]	; (8d48 <__aeabi_i2f+0x9c>)
    8d34:	002a      	movs	r2, r5
    8d36:	401c      	ands	r4, r3
    8d38:	239f      	movs	r3, #159	; 0x9f
    8d3a:	01a4      	lsls	r4, r4, #6
    8d3c:	1a1b      	subs	r3, r3, r0
    8d3e:	0a64      	lsrs	r4, r4, #9
    8d40:	b2db      	uxtb	r3, r3
    8d42:	e7c8      	b.n	8cd6 <__aeabi_i2f+0x2a>
    8d44:	0022      	movs	r2, r4
    8d46:	e7d5      	b.n	8cf4 <__aeabi_i2f+0x48>
    8d48:	fbffffff 	.word	0xfbffffff

00008d4c <__aeabi_dadd>:
    8d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d4e:	4645      	mov	r5, r8
    8d50:	46de      	mov	lr, fp
    8d52:	4657      	mov	r7, sl
    8d54:	464e      	mov	r6, r9
    8d56:	030c      	lsls	r4, r1, #12
    8d58:	b5e0      	push	{r5, r6, r7, lr}
    8d5a:	004e      	lsls	r6, r1, #1
    8d5c:	0fc9      	lsrs	r1, r1, #31
    8d5e:	4688      	mov	r8, r1
    8d60:	000d      	movs	r5, r1
    8d62:	0a61      	lsrs	r1, r4, #9
    8d64:	0f44      	lsrs	r4, r0, #29
    8d66:	430c      	orrs	r4, r1
    8d68:	00c7      	lsls	r7, r0, #3
    8d6a:	0319      	lsls	r1, r3, #12
    8d6c:	0058      	lsls	r0, r3, #1
    8d6e:	0fdb      	lsrs	r3, r3, #31
    8d70:	469b      	mov	fp, r3
    8d72:	0a4b      	lsrs	r3, r1, #9
    8d74:	0f51      	lsrs	r1, r2, #29
    8d76:	430b      	orrs	r3, r1
    8d78:	0d76      	lsrs	r6, r6, #21
    8d7a:	0d40      	lsrs	r0, r0, #21
    8d7c:	0019      	movs	r1, r3
    8d7e:	00d2      	lsls	r2, r2, #3
    8d80:	45d8      	cmp	r8, fp
    8d82:	d100      	bne.n	8d86 <__aeabi_dadd+0x3a>
    8d84:	e0ae      	b.n	8ee4 <__aeabi_dadd+0x198>
    8d86:	1a35      	subs	r5, r6, r0
    8d88:	2d00      	cmp	r5, #0
    8d8a:	dc00      	bgt.n	8d8e <__aeabi_dadd+0x42>
    8d8c:	e0f6      	b.n	8f7c <__aeabi_dadd+0x230>
    8d8e:	2800      	cmp	r0, #0
    8d90:	d10f      	bne.n	8db2 <__aeabi_dadd+0x66>
    8d92:	4313      	orrs	r3, r2
    8d94:	d100      	bne.n	8d98 <__aeabi_dadd+0x4c>
    8d96:	e0db      	b.n	8f50 <__aeabi_dadd+0x204>
    8d98:	1e6b      	subs	r3, r5, #1
    8d9a:	2b00      	cmp	r3, #0
    8d9c:	d000      	beq.n	8da0 <__aeabi_dadd+0x54>
    8d9e:	e137      	b.n	9010 <__aeabi_dadd+0x2c4>
    8da0:	1aba      	subs	r2, r7, r2
    8da2:	4297      	cmp	r7, r2
    8da4:	41bf      	sbcs	r7, r7
    8da6:	1a64      	subs	r4, r4, r1
    8da8:	427f      	negs	r7, r7
    8daa:	1be4      	subs	r4, r4, r7
    8dac:	2601      	movs	r6, #1
    8dae:	0017      	movs	r7, r2
    8db0:	e024      	b.n	8dfc <__aeabi_dadd+0xb0>
    8db2:	4bc6      	ldr	r3, [pc, #792]	; (90cc <__aeabi_dadd+0x380>)
    8db4:	429e      	cmp	r6, r3
    8db6:	d04d      	beq.n	8e54 <__aeabi_dadd+0x108>
    8db8:	2380      	movs	r3, #128	; 0x80
    8dba:	041b      	lsls	r3, r3, #16
    8dbc:	4319      	orrs	r1, r3
    8dbe:	2d38      	cmp	r5, #56	; 0x38
    8dc0:	dd00      	ble.n	8dc4 <__aeabi_dadd+0x78>
    8dc2:	e107      	b.n	8fd4 <__aeabi_dadd+0x288>
    8dc4:	2d1f      	cmp	r5, #31
    8dc6:	dd00      	ble.n	8dca <__aeabi_dadd+0x7e>
    8dc8:	e138      	b.n	903c <__aeabi_dadd+0x2f0>
    8dca:	2020      	movs	r0, #32
    8dcc:	1b43      	subs	r3, r0, r5
    8dce:	469a      	mov	sl, r3
    8dd0:	000b      	movs	r3, r1
    8dd2:	4650      	mov	r0, sl
    8dd4:	4083      	lsls	r3, r0
    8dd6:	4699      	mov	r9, r3
    8dd8:	0013      	movs	r3, r2
    8dda:	4648      	mov	r0, r9
    8ddc:	40eb      	lsrs	r3, r5
    8dde:	4318      	orrs	r0, r3
    8de0:	0003      	movs	r3, r0
    8de2:	4650      	mov	r0, sl
    8de4:	4082      	lsls	r2, r0
    8de6:	1e50      	subs	r0, r2, #1
    8de8:	4182      	sbcs	r2, r0
    8dea:	40e9      	lsrs	r1, r5
    8dec:	431a      	orrs	r2, r3
    8dee:	1aba      	subs	r2, r7, r2
    8df0:	1a61      	subs	r1, r4, r1
    8df2:	4297      	cmp	r7, r2
    8df4:	41a4      	sbcs	r4, r4
    8df6:	0017      	movs	r7, r2
    8df8:	4264      	negs	r4, r4
    8dfa:	1b0c      	subs	r4, r1, r4
    8dfc:	0223      	lsls	r3, r4, #8
    8dfe:	d562      	bpl.n	8ec6 <__aeabi_dadd+0x17a>
    8e00:	0264      	lsls	r4, r4, #9
    8e02:	0a65      	lsrs	r5, r4, #9
    8e04:	2d00      	cmp	r5, #0
    8e06:	d100      	bne.n	8e0a <__aeabi_dadd+0xbe>
    8e08:	e0df      	b.n	8fca <__aeabi_dadd+0x27e>
    8e0a:	0028      	movs	r0, r5
    8e0c:	f001 fe22 	bl	aa54 <__clzsi2>
    8e10:	0003      	movs	r3, r0
    8e12:	3b08      	subs	r3, #8
    8e14:	2b1f      	cmp	r3, #31
    8e16:	dd00      	ble.n	8e1a <__aeabi_dadd+0xce>
    8e18:	e0d2      	b.n	8fc0 <__aeabi_dadd+0x274>
    8e1a:	2220      	movs	r2, #32
    8e1c:	003c      	movs	r4, r7
    8e1e:	1ad2      	subs	r2, r2, r3
    8e20:	409d      	lsls	r5, r3
    8e22:	40d4      	lsrs	r4, r2
    8e24:	409f      	lsls	r7, r3
    8e26:	4325      	orrs	r5, r4
    8e28:	429e      	cmp	r6, r3
    8e2a:	dd00      	ble.n	8e2e <__aeabi_dadd+0xe2>
    8e2c:	e0c4      	b.n	8fb8 <__aeabi_dadd+0x26c>
    8e2e:	1b9e      	subs	r6, r3, r6
    8e30:	1c73      	adds	r3, r6, #1
    8e32:	2b1f      	cmp	r3, #31
    8e34:	dd00      	ble.n	8e38 <__aeabi_dadd+0xec>
    8e36:	e0f1      	b.n	901c <__aeabi_dadd+0x2d0>
    8e38:	2220      	movs	r2, #32
    8e3a:	0038      	movs	r0, r7
    8e3c:	0029      	movs	r1, r5
    8e3e:	1ad2      	subs	r2, r2, r3
    8e40:	40d8      	lsrs	r0, r3
    8e42:	4091      	lsls	r1, r2
    8e44:	4097      	lsls	r7, r2
    8e46:	002c      	movs	r4, r5
    8e48:	4301      	orrs	r1, r0
    8e4a:	1e78      	subs	r0, r7, #1
    8e4c:	4187      	sbcs	r7, r0
    8e4e:	40dc      	lsrs	r4, r3
    8e50:	2600      	movs	r6, #0
    8e52:	430f      	orrs	r7, r1
    8e54:	077b      	lsls	r3, r7, #29
    8e56:	d009      	beq.n	8e6c <__aeabi_dadd+0x120>
    8e58:	230f      	movs	r3, #15
    8e5a:	403b      	ands	r3, r7
    8e5c:	2b04      	cmp	r3, #4
    8e5e:	d005      	beq.n	8e6c <__aeabi_dadd+0x120>
    8e60:	1d3b      	adds	r3, r7, #4
    8e62:	42bb      	cmp	r3, r7
    8e64:	41bf      	sbcs	r7, r7
    8e66:	427f      	negs	r7, r7
    8e68:	19e4      	adds	r4, r4, r7
    8e6a:	001f      	movs	r7, r3
    8e6c:	0223      	lsls	r3, r4, #8
    8e6e:	d52c      	bpl.n	8eca <__aeabi_dadd+0x17e>
    8e70:	4b96      	ldr	r3, [pc, #600]	; (90cc <__aeabi_dadd+0x380>)
    8e72:	3601      	adds	r6, #1
    8e74:	429e      	cmp	r6, r3
    8e76:	d100      	bne.n	8e7a <__aeabi_dadd+0x12e>
    8e78:	e09a      	b.n	8fb0 <__aeabi_dadd+0x264>
    8e7a:	4645      	mov	r5, r8
    8e7c:	4b94      	ldr	r3, [pc, #592]	; (90d0 <__aeabi_dadd+0x384>)
    8e7e:	08ff      	lsrs	r7, r7, #3
    8e80:	401c      	ands	r4, r3
    8e82:	0760      	lsls	r0, r4, #29
    8e84:	0576      	lsls	r6, r6, #21
    8e86:	0264      	lsls	r4, r4, #9
    8e88:	4307      	orrs	r7, r0
    8e8a:	0b24      	lsrs	r4, r4, #12
    8e8c:	0d76      	lsrs	r6, r6, #21
    8e8e:	2100      	movs	r1, #0
    8e90:	0324      	lsls	r4, r4, #12
    8e92:	0b23      	lsrs	r3, r4, #12
    8e94:	0d0c      	lsrs	r4, r1, #20
    8e96:	4a8f      	ldr	r2, [pc, #572]	; (90d4 <__aeabi_dadd+0x388>)
    8e98:	0524      	lsls	r4, r4, #20
    8e9a:	431c      	orrs	r4, r3
    8e9c:	4014      	ands	r4, r2
    8e9e:	0533      	lsls	r3, r6, #20
    8ea0:	4323      	orrs	r3, r4
    8ea2:	005b      	lsls	r3, r3, #1
    8ea4:	07ed      	lsls	r5, r5, #31
    8ea6:	085b      	lsrs	r3, r3, #1
    8ea8:	432b      	orrs	r3, r5
    8eaa:	0038      	movs	r0, r7
    8eac:	0019      	movs	r1, r3
    8eae:	bc3c      	pop	{r2, r3, r4, r5}
    8eb0:	4690      	mov	r8, r2
    8eb2:	4699      	mov	r9, r3
    8eb4:	46a2      	mov	sl, r4
    8eb6:	46ab      	mov	fp, r5
    8eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8eba:	4664      	mov	r4, ip
    8ebc:	4304      	orrs	r4, r0
    8ebe:	d100      	bne.n	8ec2 <__aeabi_dadd+0x176>
    8ec0:	e211      	b.n	92e6 <__aeabi_dadd+0x59a>
    8ec2:	0004      	movs	r4, r0
    8ec4:	4667      	mov	r7, ip
    8ec6:	077b      	lsls	r3, r7, #29
    8ec8:	d1c6      	bne.n	8e58 <__aeabi_dadd+0x10c>
    8eca:	4645      	mov	r5, r8
    8ecc:	0760      	lsls	r0, r4, #29
    8ece:	08ff      	lsrs	r7, r7, #3
    8ed0:	4307      	orrs	r7, r0
    8ed2:	08e4      	lsrs	r4, r4, #3
    8ed4:	4b7d      	ldr	r3, [pc, #500]	; (90cc <__aeabi_dadd+0x380>)
    8ed6:	429e      	cmp	r6, r3
    8ed8:	d030      	beq.n	8f3c <__aeabi_dadd+0x1f0>
    8eda:	0324      	lsls	r4, r4, #12
    8edc:	0576      	lsls	r6, r6, #21
    8ede:	0b24      	lsrs	r4, r4, #12
    8ee0:	0d76      	lsrs	r6, r6, #21
    8ee2:	e7d4      	b.n	8e8e <__aeabi_dadd+0x142>
    8ee4:	1a33      	subs	r3, r6, r0
    8ee6:	469a      	mov	sl, r3
    8ee8:	2b00      	cmp	r3, #0
    8eea:	dd78      	ble.n	8fde <__aeabi_dadd+0x292>
    8eec:	2800      	cmp	r0, #0
    8eee:	d031      	beq.n	8f54 <__aeabi_dadd+0x208>
    8ef0:	4876      	ldr	r0, [pc, #472]	; (90cc <__aeabi_dadd+0x380>)
    8ef2:	4286      	cmp	r6, r0
    8ef4:	d0ae      	beq.n	8e54 <__aeabi_dadd+0x108>
    8ef6:	2080      	movs	r0, #128	; 0x80
    8ef8:	0400      	lsls	r0, r0, #16
    8efa:	4301      	orrs	r1, r0
    8efc:	4653      	mov	r3, sl
    8efe:	2b38      	cmp	r3, #56	; 0x38
    8f00:	dc00      	bgt.n	8f04 <__aeabi_dadd+0x1b8>
    8f02:	e0e9      	b.n	90d8 <__aeabi_dadd+0x38c>
    8f04:	430a      	orrs	r2, r1
    8f06:	1e51      	subs	r1, r2, #1
    8f08:	418a      	sbcs	r2, r1
    8f0a:	2100      	movs	r1, #0
    8f0c:	19d2      	adds	r2, r2, r7
    8f0e:	42ba      	cmp	r2, r7
    8f10:	41bf      	sbcs	r7, r7
    8f12:	1909      	adds	r1, r1, r4
    8f14:	427c      	negs	r4, r7
    8f16:	0017      	movs	r7, r2
    8f18:	190c      	adds	r4, r1, r4
    8f1a:	0223      	lsls	r3, r4, #8
    8f1c:	d5d3      	bpl.n	8ec6 <__aeabi_dadd+0x17a>
    8f1e:	4b6b      	ldr	r3, [pc, #428]	; (90cc <__aeabi_dadd+0x380>)
    8f20:	3601      	adds	r6, #1
    8f22:	429e      	cmp	r6, r3
    8f24:	d100      	bne.n	8f28 <__aeabi_dadd+0x1dc>
    8f26:	e13a      	b.n	919e <__aeabi_dadd+0x452>
    8f28:	2001      	movs	r0, #1
    8f2a:	4b69      	ldr	r3, [pc, #420]	; (90d0 <__aeabi_dadd+0x384>)
    8f2c:	401c      	ands	r4, r3
    8f2e:	087b      	lsrs	r3, r7, #1
    8f30:	4007      	ands	r7, r0
    8f32:	431f      	orrs	r7, r3
    8f34:	07e0      	lsls	r0, r4, #31
    8f36:	4307      	orrs	r7, r0
    8f38:	0864      	lsrs	r4, r4, #1
    8f3a:	e78b      	b.n	8e54 <__aeabi_dadd+0x108>
    8f3c:	0023      	movs	r3, r4
    8f3e:	433b      	orrs	r3, r7
    8f40:	d100      	bne.n	8f44 <__aeabi_dadd+0x1f8>
    8f42:	e1cb      	b.n	92dc <__aeabi_dadd+0x590>
    8f44:	2280      	movs	r2, #128	; 0x80
    8f46:	0312      	lsls	r2, r2, #12
    8f48:	4314      	orrs	r4, r2
    8f4a:	0324      	lsls	r4, r4, #12
    8f4c:	0b24      	lsrs	r4, r4, #12
    8f4e:	e79e      	b.n	8e8e <__aeabi_dadd+0x142>
    8f50:	002e      	movs	r6, r5
    8f52:	e77f      	b.n	8e54 <__aeabi_dadd+0x108>
    8f54:	0008      	movs	r0, r1
    8f56:	4310      	orrs	r0, r2
    8f58:	d100      	bne.n	8f5c <__aeabi_dadd+0x210>
    8f5a:	e0b4      	b.n	90c6 <__aeabi_dadd+0x37a>
    8f5c:	1e58      	subs	r0, r3, #1
    8f5e:	2800      	cmp	r0, #0
    8f60:	d000      	beq.n	8f64 <__aeabi_dadd+0x218>
    8f62:	e0de      	b.n	9122 <__aeabi_dadd+0x3d6>
    8f64:	18ba      	adds	r2, r7, r2
    8f66:	42ba      	cmp	r2, r7
    8f68:	419b      	sbcs	r3, r3
    8f6a:	1864      	adds	r4, r4, r1
    8f6c:	425b      	negs	r3, r3
    8f6e:	18e4      	adds	r4, r4, r3
    8f70:	0017      	movs	r7, r2
    8f72:	2601      	movs	r6, #1
    8f74:	0223      	lsls	r3, r4, #8
    8f76:	d5a6      	bpl.n	8ec6 <__aeabi_dadd+0x17a>
    8f78:	2602      	movs	r6, #2
    8f7a:	e7d5      	b.n	8f28 <__aeabi_dadd+0x1dc>
    8f7c:	2d00      	cmp	r5, #0
    8f7e:	d16e      	bne.n	905e <__aeabi_dadd+0x312>
    8f80:	1c70      	adds	r0, r6, #1
    8f82:	0540      	lsls	r0, r0, #21
    8f84:	0d40      	lsrs	r0, r0, #21
    8f86:	2801      	cmp	r0, #1
    8f88:	dc00      	bgt.n	8f8c <__aeabi_dadd+0x240>
    8f8a:	e0f9      	b.n	9180 <__aeabi_dadd+0x434>
    8f8c:	1ab8      	subs	r0, r7, r2
    8f8e:	4684      	mov	ip, r0
    8f90:	4287      	cmp	r7, r0
    8f92:	4180      	sbcs	r0, r0
    8f94:	1ae5      	subs	r5, r4, r3
    8f96:	4240      	negs	r0, r0
    8f98:	1a2d      	subs	r5, r5, r0
    8f9a:	0228      	lsls	r0, r5, #8
    8f9c:	d400      	bmi.n	8fa0 <__aeabi_dadd+0x254>
    8f9e:	e089      	b.n	90b4 <__aeabi_dadd+0x368>
    8fa0:	1bd7      	subs	r7, r2, r7
    8fa2:	42ba      	cmp	r2, r7
    8fa4:	4192      	sbcs	r2, r2
    8fa6:	1b1c      	subs	r4, r3, r4
    8fa8:	4252      	negs	r2, r2
    8faa:	1aa5      	subs	r5, r4, r2
    8fac:	46d8      	mov	r8, fp
    8fae:	e729      	b.n	8e04 <__aeabi_dadd+0xb8>
    8fb0:	4645      	mov	r5, r8
    8fb2:	2400      	movs	r4, #0
    8fb4:	2700      	movs	r7, #0
    8fb6:	e76a      	b.n	8e8e <__aeabi_dadd+0x142>
    8fb8:	4c45      	ldr	r4, [pc, #276]	; (90d0 <__aeabi_dadd+0x384>)
    8fba:	1af6      	subs	r6, r6, r3
    8fbc:	402c      	ands	r4, r5
    8fbe:	e749      	b.n	8e54 <__aeabi_dadd+0x108>
    8fc0:	003d      	movs	r5, r7
    8fc2:	3828      	subs	r0, #40	; 0x28
    8fc4:	4085      	lsls	r5, r0
    8fc6:	2700      	movs	r7, #0
    8fc8:	e72e      	b.n	8e28 <__aeabi_dadd+0xdc>
    8fca:	0038      	movs	r0, r7
    8fcc:	f001 fd42 	bl	aa54 <__clzsi2>
    8fd0:	3020      	adds	r0, #32
    8fd2:	e71d      	b.n	8e10 <__aeabi_dadd+0xc4>
    8fd4:	430a      	orrs	r2, r1
    8fd6:	1e51      	subs	r1, r2, #1
    8fd8:	418a      	sbcs	r2, r1
    8fda:	2100      	movs	r1, #0
    8fdc:	e707      	b.n	8dee <__aeabi_dadd+0xa2>
    8fde:	2b00      	cmp	r3, #0
    8fe0:	d000      	beq.n	8fe4 <__aeabi_dadd+0x298>
    8fe2:	e0f3      	b.n	91cc <__aeabi_dadd+0x480>
    8fe4:	1c70      	adds	r0, r6, #1
    8fe6:	0543      	lsls	r3, r0, #21
    8fe8:	0d5b      	lsrs	r3, r3, #21
    8fea:	2b01      	cmp	r3, #1
    8fec:	dc00      	bgt.n	8ff0 <__aeabi_dadd+0x2a4>
    8fee:	e0ad      	b.n	914c <__aeabi_dadd+0x400>
    8ff0:	4b36      	ldr	r3, [pc, #216]	; (90cc <__aeabi_dadd+0x380>)
    8ff2:	4298      	cmp	r0, r3
    8ff4:	d100      	bne.n	8ff8 <__aeabi_dadd+0x2ac>
    8ff6:	e0d1      	b.n	919c <__aeabi_dadd+0x450>
    8ff8:	18ba      	adds	r2, r7, r2
    8ffa:	42ba      	cmp	r2, r7
    8ffc:	41bf      	sbcs	r7, r7
    8ffe:	1864      	adds	r4, r4, r1
    9000:	427f      	negs	r7, r7
    9002:	19e4      	adds	r4, r4, r7
    9004:	07e7      	lsls	r7, r4, #31
    9006:	0852      	lsrs	r2, r2, #1
    9008:	4317      	orrs	r7, r2
    900a:	0864      	lsrs	r4, r4, #1
    900c:	0006      	movs	r6, r0
    900e:	e721      	b.n	8e54 <__aeabi_dadd+0x108>
    9010:	482e      	ldr	r0, [pc, #184]	; (90cc <__aeabi_dadd+0x380>)
    9012:	4285      	cmp	r5, r0
    9014:	d100      	bne.n	9018 <__aeabi_dadd+0x2cc>
    9016:	e093      	b.n	9140 <__aeabi_dadd+0x3f4>
    9018:	001d      	movs	r5, r3
    901a:	e6d0      	b.n	8dbe <__aeabi_dadd+0x72>
    901c:	0029      	movs	r1, r5
    901e:	3e1f      	subs	r6, #31
    9020:	40f1      	lsrs	r1, r6
    9022:	2b20      	cmp	r3, #32
    9024:	d100      	bne.n	9028 <__aeabi_dadd+0x2dc>
    9026:	e08d      	b.n	9144 <__aeabi_dadd+0x3f8>
    9028:	2240      	movs	r2, #64	; 0x40
    902a:	1ad3      	subs	r3, r2, r3
    902c:	409d      	lsls	r5, r3
    902e:	432f      	orrs	r7, r5
    9030:	1e7d      	subs	r5, r7, #1
    9032:	41af      	sbcs	r7, r5
    9034:	2400      	movs	r4, #0
    9036:	430f      	orrs	r7, r1
    9038:	2600      	movs	r6, #0
    903a:	e744      	b.n	8ec6 <__aeabi_dadd+0x17a>
    903c:	002b      	movs	r3, r5
    903e:	0008      	movs	r0, r1
    9040:	3b20      	subs	r3, #32
    9042:	40d8      	lsrs	r0, r3
    9044:	0003      	movs	r3, r0
    9046:	2d20      	cmp	r5, #32
    9048:	d100      	bne.n	904c <__aeabi_dadd+0x300>
    904a:	e07d      	b.n	9148 <__aeabi_dadd+0x3fc>
    904c:	2040      	movs	r0, #64	; 0x40
    904e:	1b45      	subs	r5, r0, r5
    9050:	40a9      	lsls	r1, r5
    9052:	430a      	orrs	r2, r1
    9054:	1e51      	subs	r1, r2, #1
    9056:	418a      	sbcs	r2, r1
    9058:	2100      	movs	r1, #0
    905a:	431a      	orrs	r2, r3
    905c:	e6c7      	b.n	8dee <__aeabi_dadd+0xa2>
    905e:	2e00      	cmp	r6, #0
    9060:	d050      	beq.n	9104 <__aeabi_dadd+0x3b8>
    9062:	4e1a      	ldr	r6, [pc, #104]	; (90cc <__aeabi_dadd+0x380>)
    9064:	42b0      	cmp	r0, r6
    9066:	d057      	beq.n	9118 <__aeabi_dadd+0x3cc>
    9068:	2680      	movs	r6, #128	; 0x80
    906a:	426b      	negs	r3, r5
    906c:	4699      	mov	r9, r3
    906e:	0436      	lsls	r6, r6, #16
    9070:	4334      	orrs	r4, r6
    9072:	464b      	mov	r3, r9
    9074:	2b38      	cmp	r3, #56	; 0x38
    9076:	dd00      	ble.n	907a <__aeabi_dadd+0x32e>
    9078:	e0d6      	b.n	9228 <__aeabi_dadd+0x4dc>
    907a:	2b1f      	cmp	r3, #31
    907c:	dd00      	ble.n	9080 <__aeabi_dadd+0x334>
    907e:	e135      	b.n	92ec <__aeabi_dadd+0x5a0>
    9080:	2620      	movs	r6, #32
    9082:	1af5      	subs	r5, r6, r3
    9084:	0026      	movs	r6, r4
    9086:	40ae      	lsls	r6, r5
    9088:	46b2      	mov	sl, r6
    908a:	003e      	movs	r6, r7
    908c:	40de      	lsrs	r6, r3
    908e:	46ac      	mov	ip, r5
    9090:	0035      	movs	r5, r6
    9092:	4656      	mov	r6, sl
    9094:	432e      	orrs	r6, r5
    9096:	4665      	mov	r5, ip
    9098:	40af      	lsls	r7, r5
    909a:	1e7d      	subs	r5, r7, #1
    909c:	41af      	sbcs	r7, r5
    909e:	40dc      	lsrs	r4, r3
    90a0:	4337      	orrs	r7, r6
    90a2:	1bd7      	subs	r7, r2, r7
    90a4:	42ba      	cmp	r2, r7
    90a6:	4192      	sbcs	r2, r2
    90a8:	1b0c      	subs	r4, r1, r4
    90aa:	4252      	negs	r2, r2
    90ac:	1aa4      	subs	r4, r4, r2
    90ae:	0006      	movs	r6, r0
    90b0:	46d8      	mov	r8, fp
    90b2:	e6a3      	b.n	8dfc <__aeabi_dadd+0xb0>
    90b4:	4664      	mov	r4, ip
    90b6:	4667      	mov	r7, ip
    90b8:	432c      	orrs	r4, r5
    90ba:	d000      	beq.n	90be <__aeabi_dadd+0x372>
    90bc:	e6a2      	b.n	8e04 <__aeabi_dadd+0xb8>
    90be:	2500      	movs	r5, #0
    90c0:	2600      	movs	r6, #0
    90c2:	2700      	movs	r7, #0
    90c4:	e706      	b.n	8ed4 <__aeabi_dadd+0x188>
    90c6:	001e      	movs	r6, r3
    90c8:	e6c4      	b.n	8e54 <__aeabi_dadd+0x108>
    90ca:	46c0      	nop			; (mov r8, r8)
    90cc:	000007ff 	.word	0x000007ff
    90d0:	ff7fffff 	.word	0xff7fffff
    90d4:	800fffff 	.word	0x800fffff
    90d8:	2b1f      	cmp	r3, #31
    90da:	dc63      	bgt.n	91a4 <__aeabi_dadd+0x458>
    90dc:	2020      	movs	r0, #32
    90de:	1ac3      	subs	r3, r0, r3
    90e0:	0008      	movs	r0, r1
    90e2:	4098      	lsls	r0, r3
    90e4:	469c      	mov	ip, r3
    90e6:	4683      	mov	fp, r0
    90e8:	4653      	mov	r3, sl
    90ea:	0010      	movs	r0, r2
    90ec:	40d8      	lsrs	r0, r3
    90ee:	0003      	movs	r3, r0
    90f0:	4658      	mov	r0, fp
    90f2:	4318      	orrs	r0, r3
    90f4:	4663      	mov	r3, ip
    90f6:	409a      	lsls	r2, r3
    90f8:	1e53      	subs	r3, r2, #1
    90fa:	419a      	sbcs	r2, r3
    90fc:	4653      	mov	r3, sl
    90fe:	4302      	orrs	r2, r0
    9100:	40d9      	lsrs	r1, r3
    9102:	e703      	b.n	8f0c <__aeabi_dadd+0x1c0>
    9104:	0026      	movs	r6, r4
    9106:	433e      	orrs	r6, r7
    9108:	d006      	beq.n	9118 <__aeabi_dadd+0x3cc>
    910a:	43eb      	mvns	r3, r5
    910c:	4699      	mov	r9, r3
    910e:	2b00      	cmp	r3, #0
    9110:	d0c7      	beq.n	90a2 <__aeabi_dadd+0x356>
    9112:	4e94      	ldr	r6, [pc, #592]	; (9364 <__aeabi_dadd+0x618>)
    9114:	42b0      	cmp	r0, r6
    9116:	d1ac      	bne.n	9072 <__aeabi_dadd+0x326>
    9118:	000c      	movs	r4, r1
    911a:	0017      	movs	r7, r2
    911c:	0006      	movs	r6, r0
    911e:	46d8      	mov	r8, fp
    9120:	e698      	b.n	8e54 <__aeabi_dadd+0x108>
    9122:	4b90      	ldr	r3, [pc, #576]	; (9364 <__aeabi_dadd+0x618>)
    9124:	459a      	cmp	sl, r3
    9126:	d00b      	beq.n	9140 <__aeabi_dadd+0x3f4>
    9128:	4682      	mov	sl, r0
    912a:	e6e7      	b.n	8efc <__aeabi_dadd+0x1b0>
    912c:	2800      	cmp	r0, #0
    912e:	d000      	beq.n	9132 <__aeabi_dadd+0x3e6>
    9130:	e09e      	b.n	9270 <__aeabi_dadd+0x524>
    9132:	0018      	movs	r0, r3
    9134:	4310      	orrs	r0, r2
    9136:	d100      	bne.n	913a <__aeabi_dadd+0x3ee>
    9138:	e0e9      	b.n	930e <__aeabi_dadd+0x5c2>
    913a:	001c      	movs	r4, r3
    913c:	0017      	movs	r7, r2
    913e:	46d8      	mov	r8, fp
    9140:	4e88      	ldr	r6, [pc, #544]	; (9364 <__aeabi_dadd+0x618>)
    9142:	e687      	b.n	8e54 <__aeabi_dadd+0x108>
    9144:	2500      	movs	r5, #0
    9146:	e772      	b.n	902e <__aeabi_dadd+0x2e2>
    9148:	2100      	movs	r1, #0
    914a:	e782      	b.n	9052 <__aeabi_dadd+0x306>
    914c:	0023      	movs	r3, r4
    914e:	433b      	orrs	r3, r7
    9150:	2e00      	cmp	r6, #0
    9152:	d000      	beq.n	9156 <__aeabi_dadd+0x40a>
    9154:	e0ab      	b.n	92ae <__aeabi_dadd+0x562>
    9156:	2b00      	cmp	r3, #0
    9158:	d100      	bne.n	915c <__aeabi_dadd+0x410>
    915a:	e0e7      	b.n	932c <__aeabi_dadd+0x5e0>
    915c:	000b      	movs	r3, r1
    915e:	4313      	orrs	r3, r2
    9160:	d100      	bne.n	9164 <__aeabi_dadd+0x418>
    9162:	e677      	b.n	8e54 <__aeabi_dadd+0x108>
    9164:	18ba      	adds	r2, r7, r2
    9166:	42ba      	cmp	r2, r7
    9168:	41bf      	sbcs	r7, r7
    916a:	1864      	adds	r4, r4, r1
    916c:	427f      	negs	r7, r7
    916e:	19e4      	adds	r4, r4, r7
    9170:	0223      	lsls	r3, r4, #8
    9172:	d400      	bmi.n	9176 <__aeabi_dadd+0x42a>
    9174:	e0f2      	b.n	935c <__aeabi_dadd+0x610>
    9176:	4b7c      	ldr	r3, [pc, #496]	; (9368 <__aeabi_dadd+0x61c>)
    9178:	0017      	movs	r7, r2
    917a:	401c      	ands	r4, r3
    917c:	0006      	movs	r6, r0
    917e:	e669      	b.n	8e54 <__aeabi_dadd+0x108>
    9180:	0020      	movs	r0, r4
    9182:	4338      	orrs	r0, r7
    9184:	2e00      	cmp	r6, #0
    9186:	d1d1      	bne.n	912c <__aeabi_dadd+0x3e0>
    9188:	2800      	cmp	r0, #0
    918a:	d15b      	bne.n	9244 <__aeabi_dadd+0x4f8>
    918c:	001c      	movs	r4, r3
    918e:	4314      	orrs	r4, r2
    9190:	d100      	bne.n	9194 <__aeabi_dadd+0x448>
    9192:	e0a8      	b.n	92e6 <__aeabi_dadd+0x59a>
    9194:	001c      	movs	r4, r3
    9196:	0017      	movs	r7, r2
    9198:	46d8      	mov	r8, fp
    919a:	e65b      	b.n	8e54 <__aeabi_dadd+0x108>
    919c:	0006      	movs	r6, r0
    919e:	2400      	movs	r4, #0
    91a0:	2700      	movs	r7, #0
    91a2:	e697      	b.n	8ed4 <__aeabi_dadd+0x188>
    91a4:	4650      	mov	r0, sl
    91a6:	000b      	movs	r3, r1
    91a8:	3820      	subs	r0, #32
    91aa:	40c3      	lsrs	r3, r0
    91ac:	4699      	mov	r9, r3
    91ae:	4653      	mov	r3, sl
    91b0:	2b20      	cmp	r3, #32
    91b2:	d100      	bne.n	91b6 <__aeabi_dadd+0x46a>
    91b4:	e095      	b.n	92e2 <__aeabi_dadd+0x596>
    91b6:	2340      	movs	r3, #64	; 0x40
    91b8:	4650      	mov	r0, sl
    91ba:	1a1b      	subs	r3, r3, r0
    91bc:	4099      	lsls	r1, r3
    91be:	430a      	orrs	r2, r1
    91c0:	1e51      	subs	r1, r2, #1
    91c2:	418a      	sbcs	r2, r1
    91c4:	464b      	mov	r3, r9
    91c6:	2100      	movs	r1, #0
    91c8:	431a      	orrs	r2, r3
    91ca:	e69f      	b.n	8f0c <__aeabi_dadd+0x1c0>
    91cc:	2e00      	cmp	r6, #0
    91ce:	d130      	bne.n	9232 <__aeabi_dadd+0x4e6>
    91d0:	0026      	movs	r6, r4
    91d2:	433e      	orrs	r6, r7
    91d4:	d067      	beq.n	92a6 <__aeabi_dadd+0x55a>
    91d6:	43db      	mvns	r3, r3
    91d8:	469a      	mov	sl, r3
    91da:	2b00      	cmp	r3, #0
    91dc:	d01c      	beq.n	9218 <__aeabi_dadd+0x4cc>
    91de:	4e61      	ldr	r6, [pc, #388]	; (9364 <__aeabi_dadd+0x618>)
    91e0:	42b0      	cmp	r0, r6
    91e2:	d060      	beq.n	92a6 <__aeabi_dadd+0x55a>
    91e4:	4653      	mov	r3, sl
    91e6:	2b38      	cmp	r3, #56	; 0x38
    91e8:	dd00      	ble.n	91ec <__aeabi_dadd+0x4a0>
    91ea:	e096      	b.n	931a <__aeabi_dadd+0x5ce>
    91ec:	2b1f      	cmp	r3, #31
    91ee:	dd00      	ble.n	91f2 <__aeabi_dadd+0x4a6>
    91f0:	e09f      	b.n	9332 <__aeabi_dadd+0x5e6>
    91f2:	2620      	movs	r6, #32
    91f4:	1af3      	subs	r3, r6, r3
    91f6:	0026      	movs	r6, r4
    91f8:	409e      	lsls	r6, r3
    91fa:	469c      	mov	ip, r3
    91fc:	46b3      	mov	fp, r6
    91fe:	4653      	mov	r3, sl
    9200:	003e      	movs	r6, r7
    9202:	40de      	lsrs	r6, r3
    9204:	0033      	movs	r3, r6
    9206:	465e      	mov	r6, fp
    9208:	431e      	orrs	r6, r3
    920a:	4663      	mov	r3, ip
    920c:	409f      	lsls	r7, r3
    920e:	1e7b      	subs	r3, r7, #1
    9210:	419f      	sbcs	r7, r3
    9212:	4653      	mov	r3, sl
    9214:	40dc      	lsrs	r4, r3
    9216:	4337      	orrs	r7, r6
    9218:	18bf      	adds	r7, r7, r2
    921a:	4297      	cmp	r7, r2
    921c:	4192      	sbcs	r2, r2
    921e:	1864      	adds	r4, r4, r1
    9220:	4252      	negs	r2, r2
    9222:	18a4      	adds	r4, r4, r2
    9224:	0006      	movs	r6, r0
    9226:	e678      	b.n	8f1a <__aeabi_dadd+0x1ce>
    9228:	4327      	orrs	r7, r4
    922a:	1e7c      	subs	r4, r7, #1
    922c:	41a7      	sbcs	r7, r4
    922e:	2400      	movs	r4, #0
    9230:	e737      	b.n	90a2 <__aeabi_dadd+0x356>
    9232:	4e4c      	ldr	r6, [pc, #304]	; (9364 <__aeabi_dadd+0x618>)
    9234:	42b0      	cmp	r0, r6
    9236:	d036      	beq.n	92a6 <__aeabi_dadd+0x55a>
    9238:	2680      	movs	r6, #128	; 0x80
    923a:	425b      	negs	r3, r3
    923c:	0436      	lsls	r6, r6, #16
    923e:	469a      	mov	sl, r3
    9240:	4334      	orrs	r4, r6
    9242:	e7cf      	b.n	91e4 <__aeabi_dadd+0x498>
    9244:	0018      	movs	r0, r3
    9246:	4310      	orrs	r0, r2
    9248:	d100      	bne.n	924c <__aeabi_dadd+0x500>
    924a:	e603      	b.n	8e54 <__aeabi_dadd+0x108>
    924c:	1ab8      	subs	r0, r7, r2
    924e:	4684      	mov	ip, r0
    9250:	4567      	cmp	r7, ip
    9252:	41ad      	sbcs	r5, r5
    9254:	1ae0      	subs	r0, r4, r3
    9256:	426d      	negs	r5, r5
    9258:	1b40      	subs	r0, r0, r5
    925a:	0205      	lsls	r5, r0, #8
    925c:	d400      	bmi.n	9260 <__aeabi_dadd+0x514>
    925e:	e62c      	b.n	8eba <__aeabi_dadd+0x16e>
    9260:	1bd7      	subs	r7, r2, r7
    9262:	42ba      	cmp	r2, r7
    9264:	4192      	sbcs	r2, r2
    9266:	1b1c      	subs	r4, r3, r4
    9268:	4252      	negs	r2, r2
    926a:	1aa4      	subs	r4, r4, r2
    926c:	46d8      	mov	r8, fp
    926e:	e5f1      	b.n	8e54 <__aeabi_dadd+0x108>
    9270:	0018      	movs	r0, r3
    9272:	4310      	orrs	r0, r2
    9274:	d100      	bne.n	9278 <__aeabi_dadd+0x52c>
    9276:	e763      	b.n	9140 <__aeabi_dadd+0x3f4>
    9278:	08f8      	lsrs	r0, r7, #3
    927a:	0767      	lsls	r7, r4, #29
    927c:	4307      	orrs	r7, r0
    927e:	2080      	movs	r0, #128	; 0x80
    9280:	08e4      	lsrs	r4, r4, #3
    9282:	0300      	lsls	r0, r0, #12
    9284:	4204      	tst	r4, r0
    9286:	d008      	beq.n	929a <__aeabi_dadd+0x54e>
    9288:	08dd      	lsrs	r5, r3, #3
    928a:	4205      	tst	r5, r0
    928c:	d105      	bne.n	929a <__aeabi_dadd+0x54e>
    928e:	08d2      	lsrs	r2, r2, #3
    9290:	0759      	lsls	r1, r3, #29
    9292:	4311      	orrs	r1, r2
    9294:	000f      	movs	r7, r1
    9296:	002c      	movs	r4, r5
    9298:	46d8      	mov	r8, fp
    929a:	0f7b      	lsrs	r3, r7, #29
    929c:	00e4      	lsls	r4, r4, #3
    929e:	431c      	orrs	r4, r3
    92a0:	00ff      	lsls	r7, r7, #3
    92a2:	4e30      	ldr	r6, [pc, #192]	; (9364 <__aeabi_dadd+0x618>)
    92a4:	e5d6      	b.n	8e54 <__aeabi_dadd+0x108>
    92a6:	000c      	movs	r4, r1
    92a8:	0017      	movs	r7, r2
    92aa:	0006      	movs	r6, r0
    92ac:	e5d2      	b.n	8e54 <__aeabi_dadd+0x108>
    92ae:	2b00      	cmp	r3, #0
    92b0:	d038      	beq.n	9324 <__aeabi_dadd+0x5d8>
    92b2:	000b      	movs	r3, r1
    92b4:	4313      	orrs	r3, r2
    92b6:	d100      	bne.n	92ba <__aeabi_dadd+0x56e>
    92b8:	e742      	b.n	9140 <__aeabi_dadd+0x3f4>
    92ba:	08f8      	lsrs	r0, r7, #3
    92bc:	0767      	lsls	r7, r4, #29
    92be:	4307      	orrs	r7, r0
    92c0:	2080      	movs	r0, #128	; 0x80
    92c2:	08e4      	lsrs	r4, r4, #3
    92c4:	0300      	lsls	r0, r0, #12
    92c6:	4204      	tst	r4, r0
    92c8:	d0e7      	beq.n	929a <__aeabi_dadd+0x54e>
    92ca:	08cb      	lsrs	r3, r1, #3
    92cc:	4203      	tst	r3, r0
    92ce:	d1e4      	bne.n	929a <__aeabi_dadd+0x54e>
    92d0:	08d2      	lsrs	r2, r2, #3
    92d2:	0749      	lsls	r1, r1, #29
    92d4:	4311      	orrs	r1, r2
    92d6:	000f      	movs	r7, r1
    92d8:	001c      	movs	r4, r3
    92da:	e7de      	b.n	929a <__aeabi_dadd+0x54e>
    92dc:	2700      	movs	r7, #0
    92de:	2400      	movs	r4, #0
    92e0:	e5d5      	b.n	8e8e <__aeabi_dadd+0x142>
    92e2:	2100      	movs	r1, #0
    92e4:	e76b      	b.n	91be <__aeabi_dadd+0x472>
    92e6:	2500      	movs	r5, #0
    92e8:	2700      	movs	r7, #0
    92ea:	e5f3      	b.n	8ed4 <__aeabi_dadd+0x188>
    92ec:	464e      	mov	r6, r9
    92ee:	0025      	movs	r5, r4
    92f0:	3e20      	subs	r6, #32
    92f2:	40f5      	lsrs	r5, r6
    92f4:	464b      	mov	r3, r9
    92f6:	002e      	movs	r6, r5
    92f8:	2b20      	cmp	r3, #32
    92fa:	d02d      	beq.n	9358 <__aeabi_dadd+0x60c>
    92fc:	2540      	movs	r5, #64	; 0x40
    92fe:	1aed      	subs	r5, r5, r3
    9300:	40ac      	lsls	r4, r5
    9302:	4327      	orrs	r7, r4
    9304:	1e7c      	subs	r4, r7, #1
    9306:	41a7      	sbcs	r7, r4
    9308:	2400      	movs	r4, #0
    930a:	4337      	orrs	r7, r6
    930c:	e6c9      	b.n	90a2 <__aeabi_dadd+0x356>
    930e:	2480      	movs	r4, #128	; 0x80
    9310:	2500      	movs	r5, #0
    9312:	0324      	lsls	r4, r4, #12
    9314:	4e13      	ldr	r6, [pc, #76]	; (9364 <__aeabi_dadd+0x618>)
    9316:	2700      	movs	r7, #0
    9318:	e5dc      	b.n	8ed4 <__aeabi_dadd+0x188>
    931a:	4327      	orrs	r7, r4
    931c:	1e7c      	subs	r4, r7, #1
    931e:	41a7      	sbcs	r7, r4
    9320:	2400      	movs	r4, #0
    9322:	e779      	b.n	9218 <__aeabi_dadd+0x4cc>
    9324:	000c      	movs	r4, r1
    9326:	0017      	movs	r7, r2
    9328:	4e0e      	ldr	r6, [pc, #56]	; (9364 <__aeabi_dadd+0x618>)
    932a:	e593      	b.n	8e54 <__aeabi_dadd+0x108>
    932c:	000c      	movs	r4, r1
    932e:	0017      	movs	r7, r2
    9330:	e590      	b.n	8e54 <__aeabi_dadd+0x108>
    9332:	4656      	mov	r6, sl
    9334:	0023      	movs	r3, r4
    9336:	3e20      	subs	r6, #32
    9338:	40f3      	lsrs	r3, r6
    933a:	4699      	mov	r9, r3
    933c:	4653      	mov	r3, sl
    933e:	2b20      	cmp	r3, #32
    9340:	d00e      	beq.n	9360 <__aeabi_dadd+0x614>
    9342:	2340      	movs	r3, #64	; 0x40
    9344:	4656      	mov	r6, sl
    9346:	1b9b      	subs	r3, r3, r6
    9348:	409c      	lsls	r4, r3
    934a:	4327      	orrs	r7, r4
    934c:	1e7c      	subs	r4, r7, #1
    934e:	41a7      	sbcs	r7, r4
    9350:	464b      	mov	r3, r9
    9352:	2400      	movs	r4, #0
    9354:	431f      	orrs	r7, r3
    9356:	e75f      	b.n	9218 <__aeabi_dadd+0x4cc>
    9358:	2400      	movs	r4, #0
    935a:	e7d2      	b.n	9302 <__aeabi_dadd+0x5b6>
    935c:	0017      	movs	r7, r2
    935e:	e5b2      	b.n	8ec6 <__aeabi_dadd+0x17a>
    9360:	2400      	movs	r4, #0
    9362:	e7f2      	b.n	934a <__aeabi_dadd+0x5fe>
    9364:	000007ff 	.word	0x000007ff
    9368:	ff7fffff 	.word	0xff7fffff

0000936c <__aeabi_ddiv>:
    936c:	b5f0      	push	{r4, r5, r6, r7, lr}
    936e:	4657      	mov	r7, sl
    9370:	4645      	mov	r5, r8
    9372:	46de      	mov	lr, fp
    9374:	464e      	mov	r6, r9
    9376:	b5e0      	push	{r5, r6, r7, lr}
    9378:	004c      	lsls	r4, r1, #1
    937a:	030e      	lsls	r6, r1, #12
    937c:	b087      	sub	sp, #28
    937e:	4683      	mov	fp, r0
    9380:	4692      	mov	sl, r2
    9382:	001d      	movs	r5, r3
    9384:	4680      	mov	r8, r0
    9386:	0b36      	lsrs	r6, r6, #12
    9388:	0d64      	lsrs	r4, r4, #21
    938a:	0fcf      	lsrs	r7, r1, #31
    938c:	2c00      	cmp	r4, #0
    938e:	d04f      	beq.n	9430 <__aeabi_ddiv+0xc4>
    9390:	4b6f      	ldr	r3, [pc, #444]	; (9550 <__aeabi_ddiv+0x1e4>)
    9392:	429c      	cmp	r4, r3
    9394:	d035      	beq.n	9402 <__aeabi_ddiv+0x96>
    9396:	2380      	movs	r3, #128	; 0x80
    9398:	0f42      	lsrs	r2, r0, #29
    939a:	041b      	lsls	r3, r3, #16
    939c:	00f6      	lsls	r6, r6, #3
    939e:	4313      	orrs	r3, r2
    93a0:	4333      	orrs	r3, r6
    93a2:	4699      	mov	r9, r3
    93a4:	00c3      	lsls	r3, r0, #3
    93a6:	4698      	mov	r8, r3
    93a8:	4b6a      	ldr	r3, [pc, #424]	; (9554 <__aeabi_ddiv+0x1e8>)
    93aa:	2600      	movs	r6, #0
    93ac:	469c      	mov	ip, r3
    93ae:	2300      	movs	r3, #0
    93b0:	4464      	add	r4, ip
    93b2:	9303      	str	r3, [sp, #12]
    93b4:	032b      	lsls	r3, r5, #12
    93b6:	0b1b      	lsrs	r3, r3, #12
    93b8:	469b      	mov	fp, r3
    93ba:	006b      	lsls	r3, r5, #1
    93bc:	0fed      	lsrs	r5, r5, #31
    93be:	4650      	mov	r0, sl
    93c0:	0d5b      	lsrs	r3, r3, #21
    93c2:	9501      	str	r5, [sp, #4]
    93c4:	d05e      	beq.n	9484 <__aeabi_ddiv+0x118>
    93c6:	4a62      	ldr	r2, [pc, #392]	; (9550 <__aeabi_ddiv+0x1e4>)
    93c8:	4293      	cmp	r3, r2
    93ca:	d053      	beq.n	9474 <__aeabi_ddiv+0x108>
    93cc:	465a      	mov	r2, fp
    93ce:	00d1      	lsls	r1, r2, #3
    93d0:	2280      	movs	r2, #128	; 0x80
    93d2:	0f40      	lsrs	r0, r0, #29
    93d4:	0412      	lsls	r2, r2, #16
    93d6:	4302      	orrs	r2, r0
    93d8:	430a      	orrs	r2, r1
    93da:	4693      	mov	fp, r2
    93dc:	4652      	mov	r2, sl
    93de:	00d1      	lsls	r1, r2, #3
    93e0:	4a5c      	ldr	r2, [pc, #368]	; (9554 <__aeabi_ddiv+0x1e8>)
    93e2:	4694      	mov	ip, r2
    93e4:	2200      	movs	r2, #0
    93e6:	4463      	add	r3, ip
    93e8:	0038      	movs	r0, r7
    93ea:	4068      	eors	r0, r5
    93ec:	4684      	mov	ip, r0
    93ee:	9002      	str	r0, [sp, #8]
    93f0:	1ae4      	subs	r4, r4, r3
    93f2:	4316      	orrs	r6, r2
    93f4:	2e0f      	cmp	r6, #15
    93f6:	d900      	bls.n	93fa <__aeabi_ddiv+0x8e>
    93f8:	e0b4      	b.n	9564 <__aeabi_ddiv+0x1f8>
    93fa:	4b57      	ldr	r3, [pc, #348]	; (9558 <__aeabi_ddiv+0x1ec>)
    93fc:	00b6      	lsls	r6, r6, #2
    93fe:	599b      	ldr	r3, [r3, r6]
    9400:	469f      	mov	pc, r3
    9402:	0003      	movs	r3, r0
    9404:	4333      	orrs	r3, r6
    9406:	4699      	mov	r9, r3
    9408:	d16c      	bne.n	94e4 <__aeabi_ddiv+0x178>
    940a:	2300      	movs	r3, #0
    940c:	4698      	mov	r8, r3
    940e:	3302      	adds	r3, #2
    9410:	2608      	movs	r6, #8
    9412:	9303      	str	r3, [sp, #12]
    9414:	e7ce      	b.n	93b4 <__aeabi_ddiv+0x48>
    9416:	46cb      	mov	fp, r9
    9418:	4641      	mov	r1, r8
    941a:	9a03      	ldr	r2, [sp, #12]
    941c:	9701      	str	r7, [sp, #4]
    941e:	2a02      	cmp	r2, #2
    9420:	d165      	bne.n	94ee <__aeabi_ddiv+0x182>
    9422:	9b01      	ldr	r3, [sp, #4]
    9424:	4c4a      	ldr	r4, [pc, #296]	; (9550 <__aeabi_ddiv+0x1e4>)
    9426:	469c      	mov	ip, r3
    9428:	2300      	movs	r3, #0
    942a:	2200      	movs	r2, #0
    942c:	4698      	mov	r8, r3
    942e:	e06b      	b.n	9508 <__aeabi_ddiv+0x19c>
    9430:	0003      	movs	r3, r0
    9432:	4333      	orrs	r3, r6
    9434:	4699      	mov	r9, r3
    9436:	d04e      	beq.n	94d6 <__aeabi_ddiv+0x16a>
    9438:	2e00      	cmp	r6, #0
    943a:	d100      	bne.n	943e <__aeabi_ddiv+0xd2>
    943c:	e1bc      	b.n	97b8 <__aeabi_ddiv+0x44c>
    943e:	0030      	movs	r0, r6
    9440:	f001 fb08 	bl	aa54 <__clzsi2>
    9444:	0003      	movs	r3, r0
    9446:	3b0b      	subs	r3, #11
    9448:	2b1c      	cmp	r3, #28
    944a:	dd00      	ble.n	944e <__aeabi_ddiv+0xe2>
    944c:	e1ac      	b.n	97a8 <__aeabi_ddiv+0x43c>
    944e:	221d      	movs	r2, #29
    9450:	1ad3      	subs	r3, r2, r3
    9452:	465a      	mov	r2, fp
    9454:	0001      	movs	r1, r0
    9456:	40da      	lsrs	r2, r3
    9458:	3908      	subs	r1, #8
    945a:	408e      	lsls	r6, r1
    945c:	0013      	movs	r3, r2
    945e:	4333      	orrs	r3, r6
    9460:	4699      	mov	r9, r3
    9462:	465b      	mov	r3, fp
    9464:	408b      	lsls	r3, r1
    9466:	4698      	mov	r8, r3
    9468:	2300      	movs	r3, #0
    946a:	4c3c      	ldr	r4, [pc, #240]	; (955c <__aeabi_ddiv+0x1f0>)
    946c:	2600      	movs	r6, #0
    946e:	1a24      	subs	r4, r4, r0
    9470:	9303      	str	r3, [sp, #12]
    9472:	e79f      	b.n	93b4 <__aeabi_ddiv+0x48>
    9474:	4651      	mov	r1, sl
    9476:	465a      	mov	r2, fp
    9478:	4311      	orrs	r1, r2
    947a:	d129      	bne.n	94d0 <__aeabi_ddiv+0x164>
    947c:	2200      	movs	r2, #0
    947e:	4693      	mov	fp, r2
    9480:	3202      	adds	r2, #2
    9482:	e7b1      	b.n	93e8 <__aeabi_ddiv+0x7c>
    9484:	4659      	mov	r1, fp
    9486:	4301      	orrs	r1, r0
    9488:	d01e      	beq.n	94c8 <__aeabi_ddiv+0x15c>
    948a:	465b      	mov	r3, fp
    948c:	2b00      	cmp	r3, #0
    948e:	d100      	bne.n	9492 <__aeabi_ddiv+0x126>
    9490:	e19e      	b.n	97d0 <__aeabi_ddiv+0x464>
    9492:	4658      	mov	r0, fp
    9494:	f001 fade 	bl	aa54 <__clzsi2>
    9498:	0003      	movs	r3, r0
    949a:	3b0b      	subs	r3, #11
    949c:	2b1c      	cmp	r3, #28
    949e:	dd00      	ble.n	94a2 <__aeabi_ddiv+0x136>
    94a0:	e18f      	b.n	97c2 <__aeabi_ddiv+0x456>
    94a2:	0002      	movs	r2, r0
    94a4:	4659      	mov	r1, fp
    94a6:	3a08      	subs	r2, #8
    94a8:	4091      	lsls	r1, r2
    94aa:	468b      	mov	fp, r1
    94ac:	211d      	movs	r1, #29
    94ae:	1acb      	subs	r3, r1, r3
    94b0:	4651      	mov	r1, sl
    94b2:	40d9      	lsrs	r1, r3
    94b4:	000b      	movs	r3, r1
    94b6:	4659      	mov	r1, fp
    94b8:	430b      	orrs	r3, r1
    94ba:	4651      	mov	r1, sl
    94bc:	469b      	mov	fp, r3
    94be:	4091      	lsls	r1, r2
    94c0:	4b26      	ldr	r3, [pc, #152]	; (955c <__aeabi_ddiv+0x1f0>)
    94c2:	2200      	movs	r2, #0
    94c4:	1a1b      	subs	r3, r3, r0
    94c6:	e78f      	b.n	93e8 <__aeabi_ddiv+0x7c>
    94c8:	2300      	movs	r3, #0
    94ca:	2201      	movs	r2, #1
    94cc:	469b      	mov	fp, r3
    94ce:	e78b      	b.n	93e8 <__aeabi_ddiv+0x7c>
    94d0:	4651      	mov	r1, sl
    94d2:	2203      	movs	r2, #3
    94d4:	e788      	b.n	93e8 <__aeabi_ddiv+0x7c>
    94d6:	2300      	movs	r3, #0
    94d8:	4698      	mov	r8, r3
    94da:	3301      	adds	r3, #1
    94dc:	2604      	movs	r6, #4
    94de:	2400      	movs	r4, #0
    94e0:	9303      	str	r3, [sp, #12]
    94e2:	e767      	b.n	93b4 <__aeabi_ddiv+0x48>
    94e4:	2303      	movs	r3, #3
    94e6:	46b1      	mov	r9, r6
    94e8:	9303      	str	r3, [sp, #12]
    94ea:	260c      	movs	r6, #12
    94ec:	e762      	b.n	93b4 <__aeabi_ddiv+0x48>
    94ee:	2a03      	cmp	r2, #3
    94f0:	d100      	bne.n	94f4 <__aeabi_ddiv+0x188>
    94f2:	e25c      	b.n	99ae <__aeabi_ddiv+0x642>
    94f4:	9b01      	ldr	r3, [sp, #4]
    94f6:	2a01      	cmp	r2, #1
    94f8:	d000      	beq.n	94fc <__aeabi_ddiv+0x190>
    94fa:	e1e4      	b.n	98c6 <__aeabi_ddiv+0x55a>
    94fc:	4013      	ands	r3, r2
    94fe:	469c      	mov	ip, r3
    9500:	2300      	movs	r3, #0
    9502:	2400      	movs	r4, #0
    9504:	2200      	movs	r2, #0
    9506:	4698      	mov	r8, r3
    9508:	2100      	movs	r1, #0
    950a:	0312      	lsls	r2, r2, #12
    950c:	0b13      	lsrs	r3, r2, #12
    950e:	0d0a      	lsrs	r2, r1, #20
    9510:	0512      	lsls	r2, r2, #20
    9512:	431a      	orrs	r2, r3
    9514:	0523      	lsls	r3, r4, #20
    9516:	4c12      	ldr	r4, [pc, #72]	; (9560 <__aeabi_ddiv+0x1f4>)
    9518:	4640      	mov	r0, r8
    951a:	4022      	ands	r2, r4
    951c:	4313      	orrs	r3, r2
    951e:	4662      	mov	r2, ip
    9520:	005b      	lsls	r3, r3, #1
    9522:	07d2      	lsls	r2, r2, #31
    9524:	085b      	lsrs	r3, r3, #1
    9526:	4313      	orrs	r3, r2
    9528:	0019      	movs	r1, r3
    952a:	b007      	add	sp, #28
    952c:	bc3c      	pop	{r2, r3, r4, r5}
    952e:	4690      	mov	r8, r2
    9530:	4699      	mov	r9, r3
    9532:	46a2      	mov	sl, r4
    9534:	46ab      	mov	fp, r5
    9536:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9538:	2300      	movs	r3, #0
    953a:	2280      	movs	r2, #128	; 0x80
    953c:	469c      	mov	ip, r3
    953e:	0312      	lsls	r2, r2, #12
    9540:	4698      	mov	r8, r3
    9542:	4c03      	ldr	r4, [pc, #12]	; (9550 <__aeabi_ddiv+0x1e4>)
    9544:	e7e0      	b.n	9508 <__aeabi_ddiv+0x19c>
    9546:	2300      	movs	r3, #0
    9548:	4c01      	ldr	r4, [pc, #4]	; (9550 <__aeabi_ddiv+0x1e4>)
    954a:	2200      	movs	r2, #0
    954c:	4698      	mov	r8, r3
    954e:	e7db      	b.n	9508 <__aeabi_ddiv+0x19c>
    9550:	000007ff 	.word	0x000007ff
    9554:	fffffc01 	.word	0xfffffc01
    9558:	0000afb8 	.word	0x0000afb8
    955c:	fffffc0d 	.word	0xfffffc0d
    9560:	800fffff 	.word	0x800fffff
    9564:	45d9      	cmp	r9, fp
    9566:	d900      	bls.n	956a <__aeabi_ddiv+0x1fe>
    9568:	e139      	b.n	97de <__aeabi_ddiv+0x472>
    956a:	d100      	bne.n	956e <__aeabi_ddiv+0x202>
    956c:	e134      	b.n	97d8 <__aeabi_ddiv+0x46c>
    956e:	2300      	movs	r3, #0
    9570:	4646      	mov	r6, r8
    9572:	464d      	mov	r5, r9
    9574:	469a      	mov	sl, r3
    9576:	3c01      	subs	r4, #1
    9578:	465b      	mov	r3, fp
    957a:	0e0a      	lsrs	r2, r1, #24
    957c:	021b      	lsls	r3, r3, #8
    957e:	431a      	orrs	r2, r3
    9580:	020b      	lsls	r3, r1, #8
    9582:	0c17      	lsrs	r7, r2, #16
    9584:	9303      	str	r3, [sp, #12]
    9586:	0413      	lsls	r3, r2, #16
    9588:	0c1b      	lsrs	r3, r3, #16
    958a:	0039      	movs	r1, r7
    958c:	0028      	movs	r0, r5
    958e:	4690      	mov	r8, r2
    9590:	9301      	str	r3, [sp, #4]
    9592:	f7fe fcd1 	bl	7f38 <__udivsi3>
    9596:	0002      	movs	r2, r0
    9598:	9b01      	ldr	r3, [sp, #4]
    959a:	4683      	mov	fp, r0
    959c:	435a      	muls	r2, r3
    959e:	0028      	movs	r0, r5
    95a0:	0039      	movs	r1, r7
    95a2:	4691      	mov	r9, r2
    95a4:	f7fe fd4e 	bl	8044 <__aeabi_uidivmod>
    95a8:	0c35      	lsrs	r5, r6, #16
    95aa:	0409      	lsls	r1, r1, #16
    95ac:	430d      	orrs	r5, r1
    95ae:	45a9      	cmp	r9, r5
    95b0:	d90d      	bls.n	95ce <__aeabi_ddiv+0x262>
    95b2:	465b      	mov	r3, fp
    95b4:	4445      	add	r5, r8
    95b6:	3b01      	subs	r3, #1
    95b8:	45a8      	cmp	r8, r5
    95ba:	d900      	bls.n	95be <__aeabi_ddiv+0x252>
    95bc:	e13a      	b.n	9834 <__aeabi_ddiv+0x4c8>
    95be:	45a9      	cmp	r9, r5
    95c0:	d800      	bhi.n	95c4 <__aeabi_ddiv+0x258>
    95c2:	e137      	b.n	9834 <__aeabi_ddiv+0x4c8>
    95c4:	2302      	movs	r3, #2
    95c6:	425b      	negs	r3, r3
    95c8:	469c      	mov	ip, r3
    95ca:	4445      	add	r5, r8
    95cc:	44e3      	add	fp, ip
    95ce:	464b      	mov	r3, r9
    95d0:	1aeb      	subs	r3, r5, r3
    95d2:	0039      	movs	r1, r7
    95d4:	0018      	movs	r0, r3
    95d6:	9304      	str	r3, [sp, #16]
    95d8:	f7fe fcae 	bl	7f38 <__udivsi3>
    95dc:	9b01      	ldr	r3, [sp, #4]
    95de:	0005      	movs	r5, r0
    95e0:	4343      	muls	r3, r0
    95e2:	0039      	movs	r1, r7
    95e4:	9804      	ldr	r0, [sp, #16]
    95e6:	4699      	mov	r9, r3
    95e8:	f7fe fd2c 	bl	8044 <__aeabi_uidivmod>
    95ec:	0433      	lsls	r3, r6, #16
    95ee:	0409      	lsls	r1, r1, #16
    95f0:	0c1b      	lsrs	r3, r3, #16
    95f2:	430b      	orrs	r3, r1
    95f4:	4599      	cmp	r9, r3
    95f6:	d909      	bls.n	960c <__aeabi_ddiv+0x2a0>
    95f8:	4443      	add	r3, r8
    95fa:	1e6a      	subs	r2, r5, #1
    95fc:	4598      	cmp	r8, r3
    95fe:	d900      	bls.n	9602 <__aeabi_ddiv+0x296>
    9600:	e11a      	b.n	9838 <__aeabi_ddiv+0x4cc>
    9602:	4599      	cmp	r9, r3
    9604:	d800      	bhi.n	9608 <__aeabi_ddiv+0x29c>
    9606:	e117      	b.n	9838 <__aeabi_ddiv+0x4cc>
    9608:	3d02      	subs	r5, #2
    960a:	4443      	add	r3, r8
    960c:	464a      	mov	r2, r9
    960e:	1a9b      	subs	r3, r3, r2
    9610:	465a      	mov	r2, fp
    9612:	0412      	lsls	r2, r2, #16
    9614:	432a      	orrs	r2, r5
    9616:	9903      	ldr	r1, [sp, #12]
    9618:	4693      	mov	fp, r2
    961a:	0c10      	lsrs	r0, r2, #16
    961c:	0c0a      	lsrs	r2, r1, #16
    961e:	4691      	mov	r9, r2
    9620:	0409      	lsls	r1, r1, #16
    9622:	465a      	mov	r2, fp
    9624:	0c09      	lsrs	r1, r1, #16
    9626:	464e      	mov	r6, r9
    9628:	000d      	movs	r5, r1
    962a:	0412      	lsls	r2, r2, #16
    962c:	0c12      	lsrs	r2, r2, #16
    962e:	4345      	muls	r5, r0
    9630:	9105      	str	r1, [sp, #20]
    9632:	4351      	muls	r1, r2
    9634:	4372      	muls	r2, r6
    9636:	4370      	muls	r0, r6
    9638:	1952      	adds	r2, r2, r5
    963a:	0c0e      	lsrs	r6, r1, #16
    963c:	18b2      	adds	r2, r6, r2
    963e:	4295      	cmp	r5, r2
    9640:	d903      	bls.n	964a <__aeabi_ddiv+0x2de>
    9642:	2580      	movs	r5, #128	; 0x80
    9644:	026d      	lsls	r5, r5, #9
    9646:	46ac      	mov	ip, r5
    9648:	4460      	add	r0, ip
    964a:	0c15      	lsrs	r5, r2, #16
    964c:	0409      	lsls	r1, r1, #16
    964e:	0412      	lsls	r2, r2, #16
    9650:	0c09      	lsrs	r1, r1, #16
    9652:	1828      	adds	r0, r5, r0
    9654:	1852      	adds	r2, r2, r1
    9656:	4283      	cmp	r3, r0
    9658:	d200      	bcs.n	965c <__aeabi_ddiv+0x2f0>
    965a:	e0ce      	b.n	97fa <__aeabi_ddiv+0x48e>
    965c:	d100      	bne.n	9660 <__aeabi_ddiv+0x2f4>
    965e:	e0c8      	b.n	97f2 <__aeabi_ddiv+0x486>
    9660:	1a1d      	subs	r5, r3, r0
    9662:	4653      	mov	r3, sl
    9664:	1a9e      	subs	r6, r3, r2
    9666:	45b2      	cmp	sl, r6
    9668:	4192      	sbcs	r2, r2
    966a:	4252      	negs	r2, r2
    966c:	1aab      	subs	r3, r5, r2
    966e:	469a      	mov	sl, r3
    9670:	4598      	cmp	r8, r3
    9672:	d100      	bne.n	9676 <__aeabi_ddiv+0x30a>
    9674:	e117      	b.n	98a6 <__aeabi_ddiv+0x53a>
    9676:	0039      	movs	r1, r7
    9678:	0018      	movs	r0, r3
    967a:	f7fe fc5d 	bl	7f38 <__udivsi3>
    967e:	9b01      	ldr	r3, [sp, #4]
    9680:	0005      	movs	r5, r0
    9682:	4343      	muls	r3, r0
    9684:	0039      	movs	r1, r7
    9686:	4650      	mov	r0, sl
    9688:	9304      	str	r3, [sp, #16]
    968a:	f7fe fcdb 	bl	8044 <__aeabi_uidivmod>
    968e:	9804      	ldr	r0, [sp, #16]
    9690:	040b      	lsls	r3, r1, #16
    9692:	0c31      	lsrs	r1, r6, #16
    9694:	4319      	orrs	r1, r3
    9696:	4288      	cmp	r0, r1
    9698:	d909      	bls.n	96ae <__aeabi_ddiv+0x342>
    969a:	4441      	add	r1, r8
    969c:	1e6b      	subs	r3, r5, #1
    969e:	4588      	cmp	r8, r1
    96a0:	d900      	bls.n	96a4 <__aeabi_ddiv+0x338>
    96a2:	e107      	b.n	98b4 <__aeabi_ddiv+0x548>
    96a4:	4288      	cmp	r0, r1
    96a6:	d800      	bhi.n	96aa <__aeabi_ddiv+0x33e>
    96a8:	e104      	b.n	98b4 <__aeabi_ddiv+0x548>
    96aa:	3d02      	subs	r5, #2
    96ac:	4441      	add	r1, r8
    96ae:	9b04      	ldr	r3, [sp, #16]
    96b0:	1acb      	subs	r3, r1, r3
    96b2:	0018      	movs	r0, r3
    96b4:	0039      	movs	r1, r7
    96b6:	9304      	str	r3, [sp, #16]
    96b8:	f7fe fc3e 	bl	7f38 <__udivsi3>
    96bc:	9b01      	ldr	r3, [sp, #4]
    96be:	4682      	mov	sl, r0
    96c0:	4343      	muls	r3, r0
    96c2:	0039      	movs	r1, r7
    96c4:	9804      	ldr	r0, [sp, #16]
    96c6:	9301      	str	r3, [sp, #4]
    96c8:	f7fe fcbc 	bl	8044 <__aeabi_uidivmod>
    96cc:	9801      	ldr	r0, [sp, #4]
    96ce:	040b      	lsls	r3, r1, #16
    96d0:	0431      	lsls	r1, r6, #16
    96d2:	0c09      	lsrs	r1, r1, #16
    96d4:	4319      	orrs	r1, r3
    96d6:	4288      	cmp	r0, r1
    96d8:	d90d      	bls.n	96f6 <__aeabi_ddiv+0x38a>
    96da:	4653      	mov	r3, sl
    96dc:	4441      	add	r1, r8
    96de:	3b01      	subs	r3, #1
    96e0:	4588      	cmp	r8, r1
    96e2:	d900      	bls.n	96e6 <__aeabi_ddiv+0x37a>
    96e4:	e0e8      	b.n	98b8 <__aeabi_ddiv+0x54c>
    96e6:	4288      	cmp	r0, r1
    96e8:	d800      	bhi.n	96ec <__aeabi_ddiv+0x380>
    96ea:	e0e5      	b.n	98b8 <__aeabi_ddiv+0x54c>
    96ec:	2302      	movs	r3, #2
    96ee:	425b      	negs	r3, r3
    96f0:	469c      	mov	ip, r3
    96f2:	4441      	add	r1, r8
    96f4:	44e2      	add	sl, ip
    96f6:	9b01      	ldr	r3, [sp, #4]
    96f8:	042d      	lsls	r5, r5, #16
    96fa:	1ace      	subs	r6, r1, r3
    96fc:	4651      	mov	r1, sl
    96fe:	4329      	orrs	r1, r5
    9700:	9d05      	ldr	r5, [sp, #20]
    9702:	464f      	mov	r7, r9
    9704:	002a      	movs	r2, r5
    9706:	040b      	lsls	r3, r1, #16
    9708:	0c08      	lsrs	r0, r1, #16
    970a:	0c1b      	lsrs	r3, r3, #16
    970c:	435a      	muls	r2, r3
    970e:	4345      	muls	r5, r0
    9710:	437b      	muls	r3, r7
    9712:	4378      	muls	r0, r7
    9714:	195b      	adds	r3, r3, r5
    9716:	0c17      	lsrs	r7, r2, #16
    9718:	18fb      	adds	r3, r7, r3
    971a:	429d      	cmp	r5, r3
    971c:	d903      	bls.n	9726 <__aeabi_ddiv+0x3ba>
    971e:	2580      	movs	r5, #128	; 0x80
    9720:	026d      	lsls	r5, r5, #9
    9722:	46ac      	mov	ip, r5
    9724:	4460      	add	r0, ip
    9726:	0c1d      	lsrs	r5, r3, #16
    9728:	0412      	lsls	r2, r2, #16
    972a:	041b      	lsls	r3, r3, #16
    972c:	0c12      	lsrs	r2, r2, #16
    972e:	1828      	adds	r0, r5, r0
    9730:	189b      	adds	r3, r3, r2
    9732:	4286      	cmp	r6, r0
    9734:	d200      	bcs.n	9738 <__aeabi_ddiv+0x3cc>
    9736:	e093      	b.n	9860 <__aeabi_ddiv+0x4f4>
    9738:	d100      	bne.n	973c <__aeabi_ddiv+0x3d0>
    973a:	e08e      	b.n	985a <__aeabi_ddiv+0x4ee>
    973c:	2301      	movs	r3, #1
    973e:	4319      	orrs	r1, r3
    9740:	4ba0      	ldr	r3, [pc, #640]	; (99c4 <__aeabi_ddiv+0x658>)
    9742:	18e3      	adds	r3, r4, r3
    9744:	2b00      	cmp	r3, #0
    9746:	dc00      	bgt.n	974a <__aeabi_ddiv+0x3de>
    9748:	e099      	b.n	987e <__aeabi_ddiv+0x512>
    974a:	074a      	lsls	r2, r1, #29
    974c:	d000      	beq.n	9750 <__aeabi_ddiv+0x3e4>
    974e:	e09e      	b.n	988e <__aeabi_ddiv+0x522>
    9750:	465a      	mov	r2, fp
    9752:	01d2      	lsls	r2, r2, #7
    9754:	d506      	bpl.n	9764 <__aeabi_ddiv+0x3f8>
    9756:	465a      	mov	r2, fp
    9758:	4b9b      	ldr	r3, [pc, #620]	; (99c8 <__aeabi_ddiv+0x65c>)
    975a:	401a      	ands	r2, r3
    975c:	2380      	movs	r3, #128	; 0x80
    975e:	4693      	mov	fp, r2
    9760:	00db      	lsls	r3, r3, #3
    9762:	18e3      	adds	r3, r4, r3
    9764:	4a99      	ldr	r2, [pc, #612]	; (99cc <__aeabi_ddiv+0x660>)
    9766:	4293      	cmp	r3, r2
    9768:	dd68      	ble.n	983c <__aeabi_ddiv+0x4d0>
    976a:	2301      	movs	r3, #1
    976c:	9a02      	ldr	r2, [sp, #8]
    976e:	4c98      	ldr	r4, [pc, #608]	; (99d0 <__aeabi_ddiv+0x664>)
    9770:	401a      	ands	r2, r3
    9772:	2300      	movs	r3, #0
    9774:	4694      	mov	ip, r2
    9776:	4698      	mov	r8, r3
    9778:	2200      	movs	r2, #0
    977a:	e6c5      	b.n	9508 <__aeabi_ddiv+0x19c>
    977c:	2280      	movs	r2, #128	; 0x80
    977e:	464b      	mov	r3, r9
    9780:	0312      	lsls	r2, r2, #12
    9782:	4213      	tst	r3, r2
    9784:	d00a      	beq.n	979c <__aeabi_ddiv+0x430>
    9786:	465b      	mov	r3, fp
    9788:	4213      	tst	r3, r2
    978a:	d106      	bne.n	979a <__aeabi_ddiv+0x42e>
    978c:	431a      	orrs	r2, r3
    978e:	0312      	lsls	r2, r2, #12
    9790:	0b12      	lsrs	r2, r2, #12
    9792:	46ac      	mov	ip, r5
    9794:	4688      	mov	r8, r1
    9796:	4c8e      	ldr	r4, [pc, #568]	; (99d0 <__aeabi_ddiv+0x664>)
    9798:	e6b6      	b.n	9508 <__aeabi_ddiv+0x19c>
    979a:	464b      	mov	r3, r9
    979c:	431a      	orrs	r2, r3
    979e:	0312      	lsls	r2, r2, #12
    97a0:	0b12      	lsrs	r2, r2, #12
    97a2:	46bc      	mov	ip, r7
    97a4:	4c8a      	ldr	r4, [pc, #552]	; (99d0 <__aeabi_ddiv+0x664>)
    97a6:	e6af      	b.n	9508 <__aeabi_ddiv+0x19c>
    97a8:	0003      	movs	r3, r0
    97aa:	465a      	mov	r2, fp
    97ac:	3b28      	subs	r3, #40	; 0x28
    97ae:	409a      	lsls	r2, r3
    97b0:	2300      	movs	r3, #0
    97b2:	4691      	mov	r9, r2
    97b4:	4698      	mov	r8, r3
    97b6:	e657      	b.n	9468 <__aeabi_ddiv+0xfc>
    97b8:	4658      	mov	r0, fp
    97ba:	f001 f94b 	bl	aa54 <__clzsi2>
    97be:	3020      	adds	r0, #32
    97c0:	e640      	b.n	9444 <__aeabi_ddiv+0xd8>
    97c2:	0003      	movs	r3, r0
    97c4:	4652      	mov	r2, sl
    97c6:	3b28      	subs	r3, #40	; 0x28
    97c8:	409a      	lsls	r2, r3
    97ca:	2100      	movs	r1, #0
    97cc:	4693      	mov	fp, r2
    97ce:	e677      	b.n	94c0 <__aeabi_ddiv+0x154>
    97d0:	f001 f940 	bl	aa54 <__clzsi2>
    97d4:	3020      	adds	r0, #32
    97d6:	e65f      	b.n	9498 <__aeabi_ddiv+0x12c>
    97d8:	4588      	cmp	r8, r1
    97da:	d200      	bcs.n	97de <__aeabi_ddiv+0x472>
    97dc:	e6c7      	b.n	956e <__aeabi_ddiv+0x202>
    97de:	464b      	mov	r3, r9
    97e0:	07de      	lsls	r6, r3, #31
    97e2:	085d      	lsrs	r5, r3, #1
    97e4:	4643      	mov	r3, r8
    97e6:	085b      	lsrs	r3, r3, #1
    97e8:	431e      	orrs	r6, r3
    97ea:	4643      	mov	r3, r8
    97ec:	07db      	lsls	r3, r3, #31
    97ee:	469a      	mov	sl, r3
    97f0:	e6c2      	b.n	9578 <__aeabi_ddiv+0x20c>
    97f2:	2500      	movs	r5, #0
    97f4:	4592      	cmp	sl, r2
    97f6:	d300      	bcc.n	97fa <__aeabi_ddiv+0x48e>
    97f8:	e733      	b.n	9662 <__aeabi_ddiv+0x2f6>
    97fa:	9e03      	ldr	r6, [sp, #12]
    97fc:	4659      	mov	r1, fp
    97fe:	46b4      	mov	ip, r6
    9800:	44e2      	add	sl, ip
    9802:	45b2      	cmp	sl, r6
    9804:	41ad      	sbcs	r5, r5
    9806:	426d      	negs	r5, r5
    9808:	4445      	add	r5, r8
    980a:	18eb      	adds	r3, r5, r3
    980c:	3901      	subs	r1, #1
    980e:	4598      	cmp	r8, r3
    9810:	d207      	bcs.n	9822 <__aeabi_ddiv+0x4b6>
    9812:	4298      	cmp	r0, r3
    9814:	d900      	bls.n	9818 <__aeabi_ddiv+0x4ac>
    9816:	e07f      	b.n	9918 <__aeabi_ddiv+0x5ac>
    9818:	d100      	bne.n	981c <__aeabi_ddiv+0x4b0>
    981a:	e0bc      	b.n	9996 <__aeabi_ddiv+0x62a>
    981c:	1a1d      	subs	r5, r3, r0
    981e:	468b      	mov	fp, r1
    9820:	e71f      	b.n	9662 <__aeabi_ddiv+0x2f6>
    9822:	4598      	cmp	r8, r3
    9824:	d1fa      	bne.n	981c <__aeabi_ddiv+0x4b0>
    9826:	9d03      	ldr	r5, [sp, #12]
    9828:	4555      	cmp	r5, sl
    982a:	d9f2      	bls.n	9812 <__aeabi_ddiv+0x4a6>
    982c:	4643      	mov	r3, r8
    982e:	468b      	mov	fp, r1
    9830:	1a1d      	subs	r5, r3, r0
    9832:	e716      	b.n	9662 <__aeabi_ddiv+0x2f6>
    9834:	469b      	mov	fp, r3
    9836:	e6ca      	b.n	95ce <__aeabi_ddiv+0x262>
    9838:	0015      	movs	r5, r2
    983a:	e6e7      	b.n	960c <__aeabi_ddiv+0x2a0>
    983c:	465a      	mov	r2, fp
    983e:	08c9      	lsrs	r1, r1, #3
    9840:	0752      	lsls	r2, r2, #29
    9842:	430a      	orrs	r2, r1
    9844:	055b      	lsls	r3, r3, #21
    9846:	4690      	mov	r8, r2
    9848:	0d5c      	lsrs	r4, r3, #21
    984a:	465a      	mov	r2, fp
    984c:	2301      	movs	r3, #1
    984e:	9902      	ldr	r1, [sp, #8]
    9850:	0252      	lsls	r2, r2, #9
    9852:	4019      	ands	r1, r3
    9854:	0b12      	lsrs	r2, r2, #12
    9856:	468c      	mov	ip, r1
    9858:	e656      	b.n	9508 <__aeabi_ddiv+0x19c>
    985a:	2b00      	cmp	r3, #0
    985c:	d100      	bne.n	9860 <__aeabi_ddiv+0x4f4>
    985e:	e76f      	b.n	9740 <__aeabi_ddiv+0x3d4>
    9860:	4446      	add	r6, r8
    9862:	1e4a      	subs	r2, r1, #1
    9864:	45b0      	cmp	r8, r6
    9866:	d929      	bls.n	98bc <__aeabi_ddiv+0x550>
    9868:	0011      	movs	r1, r2
    986a:	4286      	cmp	r6, r0
    986c:	d000      	beq.n	9870 <__aeabi_ddiv+0x504>
    986e:	e765      	b.n	973c <__aeabi_ddiv+0x3d0>
    9870:	9a03      	ldr	r2, [sp, #12]
    9872:	4293      	cmp	r3, r2
    9874:	d000      	beq.n	9878 <__aeabi_ddiv+0x50c>
    9876:	e761      	b.n	973c <__aeabi_ddiv+0x3d0>
    9878:	e762      	b.n	9740 <__aeabi_ddiv+0x3d4>
    987a:	2101      	movs	r1, #1
    987c:	4249      	negs	r1, r1
    987e:	2001      	movs	r0, #1
    9880:	1ac2      	subs	r2, r0, r3
    9882:	2a38      	cmp	r2, #56	; 0x38
    9884:	dd21      	ble.n	98ca <__aeabi_ddiv+0x55e>
    9886:	9b02      	ldr	r3, [sp, #8]
    9888:	4003      	ands	r3, r0
    988a:	469c      	mov	ip, r3
    988c:	e638      	b.n	9500 <__aeabi_ddiv+0x194>
    988e:	220f      	movs	r2, #15
    9890:	400a      	ands	r2, r1
    9892:	2a04      	cmp	r2, #4
    9894:	d100      	bne.n	9898 <__aeabi_ddiv+0x52c>
    9896:	e75b      	b.n	9750 <__aeabi_ddiv+0x3e4>
    9898:	000a      	movs	r2, r1
    989a:	1d11      	adds	r1, r2, #4
    989c:	4291      	cmp	r1, r2
    989e:	4192      	sbcs	r2, r2
    98a0:	4252      	negs	r2, r2
    98a2:	4493      	add	fp, r2
    98a4:	e754      	b.n	9750 <__aeabi_ddiv+0x3e4>
    98a6:	4b47      	ldr	r3, [pc, #284]	; (99c4 <__aeabi_ddiv+0x658>)
    98a8:	18e3      	adds	r3, r4, r3
    98aa:	2b00      	cmp	r3, #0
    98ac:	dde5      	ble.n	987a <__aeabi_ddiv+0x50e>
    98ae:	2201      	movs	r2, #1
    98b0:	4252      	negs	r2, r2
    98b2:	e7f2      	b.n	989a <__aeabi_ddiv+0x52e>
    98b4:	001d      	movs	r5, r3
    98b6:	e6fa      	b.n	96ae <__aeabi_ddiv+0x342>
    98b8:	469a      	mov	sl, r3
    98ba:	e71c      	b.n	96f6 <__aeabi_ddiv+0x38a>
    98bc:	42b0      	cmp	r0, r6
    98be:	d839      	bhi.n	9934 <__aeabi_ddiv+0x5c8>
    98c0:	d06e      	beq.n	99a0 <__aeabi_ddiv+0x634>
    98c2:	0011      	movs	r1, r2
    98c4:	e73a      	b.n	973c <__aeabi_ddiv+0x3d0>
    98c6:	9302      	str	r3, [sp, #8]
    98c8:	e73a      	b.n	9740 <__aeabi_ddiv+0x3d4>
    98ca:	2a1f      	cmp	r2, #31
    98cc:	dc3c      	bgt.n	9948 <__aeabi_ddiv+0x5dc>
    98ce:	2320      	movs	r3, #32
    98d0:	1a9b      	subs	r3, r3, r2
    98d2:	000c      	movs	r4, r1
    98d4:	4658      	mov	r0, fp
    98d6:	4099      	lsls	r1, r3
    98d8:	4098      	lsls	r0, r3
    98da:	1e4b      	subs	r3, r1, #1
    98dc:	4199      	sbcs	r1, r3
    98de:	465b      	mov	r3, fp
    98e0:	40d4      	lsrs	r4, r2
    98e2:	40d3      	lsrs	r3, r2
    98e4:	4320      	orrs	r0, r4
    98e6:	4308      	orrs	r0, r1
    98e8:	001a      	movs	r2, r3
    98ea:	0743      	lsls	r3, r0, #29
    98ec:	d009      	beq.n	9902 <__aeabi_ddiv+0x596>
    98ee:	230f      	movs	r3, #15
    98f0:	4003      	ands	r3, r0
    98f2:	2b04      	cmp	r3, #4
    98f4:	d005      	beq.n	9902 <__aeabi_ddiv+0x596>
    98f6:	0001      	movs	r1, r0
    98f8:	1d08      	adds	r0, r1, #4
    98fa:	4288      	cmp	r0, r1
    98fc:	419b      	sbcs	r3, r3
    98fe:	425b      	negs	r3, r3
    9900:	18d2      	adds	r2, r2, r3
    9902:	0213      	lsls	r3, r2, #8
    9904:	d53a      	bpl.n	997c <__aeabi_ddiv+0x610>
    9906:	2301      	movs	r3, #1
    9908:	9a02      	ldr	r2, [sp, #8]
    990a:	2401      	movs	r4, #1
    990c:	401a      	ands	r2, r3
    990e:	2300      	movs	r3, #0
    9910:	4694      	mov	ip, r2
    9912:	4698      	mov	r8, r3
    9914:	2200      	movs	r2, #0
    9916:	e5f7      	b.n	9508 <__aeabi_ddiv+0x19c>
    9918:	2102      	movs	r1, #2
    991a:	4249      	negs	r1, r1
    991c:	468c      	mov	ip, r1
    991e:	9d03      	ldr	r5, [sp, #12]
    9920:	44e3      	add	fp, ip
    9922:	46ac      	mov	ip, r5
    9924:	44e2      	add	sl, ip
    9926:	45aa      	cmp	sl, r5
    9928:	41ad      	sbcs	r5, r5
    992a:	426d      	negs	r5, r5
    992c:	4445      	add	r5, r8
    992e:	18ed      	adds	r5, r5, r3
    9930:	1a2d      	subs	r5, r5, r0
    9932:	e696      	b.n	9662 <__aeabi_ddiv+0x2f6>
    9934:	1e8a      	subs	r2, r1, #2
    9936:	9903      	ldr	r1, [sp, #12]
    9938:	004d      	lsls	r5, r1, #1
    993a:	428d      	cmp	r5, r1
    993c:	4189      	sbcs	r1, r1
    993e:	4249      	negs	r1, r1
    9940:	4441      	add	r1, r8
    9942:	1876      	adds	r6, r6, r1
    9944:	9503      	str	r5, [sp, #12]
    9946:	e78f      	b.n	9868 <__aeabi_ddiv+0x4fc>
    9948:	201f      	movs	r0, #31
    994a:	4240      	negs	r0, r0
    994c:	1ac3      	subs	r3, r0, r3
    994e:	4658      	mov	r0, fp
    9950:	40d8      	lsrs	r0, r3
    9952:	0003      	movs	r3, r0
    9954:	2a20      	cmp	r2, #32
    9956:	d028      	beq.n	99aa <__aeabi_ddiv+0x63e>
    9958:	2040      	movs	r0, #64	; 0x40
    995a:	465d      	mov	r5, fp
    995c:	1a82      	subs	r2, r0, r2
    995e:	4095      	lsls	r5, r2
    9960:	4329      	orrs	r1, r5
    9962:	1e4a      	subs	r2, r1, #1
    9964:	4191      	sbcs	r1, r2
    9966:	4319      	orrs	r1, r3
    9968:	2307      	movs	r3, #7
    996a:	2200      	movs	r2, #0
    996c:	400b      	ands	r3, r1
    996e:	d009      	beq.n	9984 <__aeabi_ddiv+0x618>
    9970:	230f      	movs	r3, #15
    9972:	2200      	movs	r2, #0
    9974:	400b      	ands	r3, r1
    9976:	0008      	movs	r0, r1
    9978:	2b04      	cmp	r3, #4
    997a:	d1bd      	bne.n	98f8 <__aeabi_ddiv+0x58c>
    997c:	0001      	movs	r1, r0
    997e:	0753      	lsls	r3, r2, #29
    9980:	0252      	lsls	r2, r2, #9
    9982:	0b12      	lsrs	r2, r2, #12
    9984:	08c9      	lsrs	r1, r1, #3
    9986:	4319      	orrs	r1, r3
    9988:	2301      	movs	r3, #1
    998a:	4688      	mov	r8, r1
    998c:	9902      	ldr	r1, [sp, #8]
    998e:	2400      	movs	r4, #0
    9990:	4019      	ands	r1, r3
    9992:	468c      	mov	ip, r1
    9994:	e5b8      	b.n	9508 <__aeabi_ddiv+0x19c>
    9996:	4552      	cmp	r2, sl
    9998:	d8be      	bhi.n	9918 <__aeabi_ddiv+0x5ac>
    999a:	468b      	mov	fp, r1
    999c:	2500      	movs	r5, #0
    999e:	e660      	b.n	9662 <__aeabi_ddiv+0x2f6>
    99a0:	9d03      	ldr	r5, [sp, #12]
    99a2:	429d      	cmp	r5, r3
    99a4:	d3c6      	bcc.n	9934 <__aeabi_ddiv+0x5c8>
    99a6:	0011      	movs	r1, r2
    99a8:	e762      	b.n	9870 <__aeabi_ddiv+0x504>
    99aa:	2500      	movs	r5, #0
    99ac:	e7d8      	b.n	9960 <__aeabi_ddiv+0x5f4>
    99ae:	2280      	movs	r2, #128	; 0x80
    99b0:	465b      	mov	r3, fp
    99b2:	0312      	lsls	r2, r2, #12
    99b4:	431a      	orrs	r2, r3
    99b6:	9b01      	ldr	r3, [sp, #4]
    99b8:	0312      	lsls	r2, r2, #12
    99ba:	0b12      	lsrs	r2, r2, #12
    99bc:	469c      	mov	ip, r3
    99be:	4688      	mov	r8, r1
    99c0:	4c03      	ldr	r4, [pc, #12]	; (99d0 <__aeabi_ddiv+0x664>)
    99c2:	e5a1      	b.n	9508 <__aeabi_ddiv+0x19c>
    99c4:	000003ff 	.word	0x000003ff
    99c8:	feffffff 	.word	0xfeffffff
    99cc:	000007fe 	.word	0x000007fe
    99d0:	000007ff 	.word	0x000007ff

000099d4 <__eqdf2>:
    99d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    99d6:	464f      	mov	r7, r9
    99d8:	4646      	mov	r6, r8
    99da:	46d6      	mov	lr, sl
    99dc:	005c      	lsls	r4, r3, #1
    99de:	b5c0      	push	{r6, r7, lr}
    99e0:	031f      	lsls	r7, r3, #12
    99e2:	0fdb      	lsrs	r3, r3, #31
    99e4:	469a      	mov	sl, r3
    99e6:	4b17      	ldr	r3, [pc, #92]	; (9a44 <__eqdf2+0x70>)
    99e8:	030e      	lsls	r6, r1, #12
    99ea:	004d      	lsls	r5, r1, #1
    99ec:	4684      	mov	ip, r0
    99ee:	4680      	mov	r8, r0
    99f0:	0b36      	lsrs	r6, r6, #12
    99f2:	0d6d      	lsrs	r5, r5, #21
    99f4:	0fc9      	lsrs	r1, r1, #31
    99f6:	4691      	mov	r9, r2
    99f8:	0b3f      	lsrs	r7, r7, #12
    99fa:	0d64      	lsrs	r4, r4, #21
    99fc:	2001      	movs	r0, #1
    99fe:	429d      	cmp	r5, r3
    9a00:	d008      	beq.n	9a14 <__eqdf2+0x40>
    9a02:	429c      	cmp	r4, r3
    9a04:	d001      	beq.n	9a0a <__eqdf2+0x36>
    9a06:	42a5      	cmp	r5, r4
    9a08:	d00b      	beq.n	9a22 <__eqdf2+0x4e>
    9a0a:	bc1c      	pop	{r2, r3, r4}
    9a0c:	4690      	mov	r8, r2
    9a0e:	4699      	mov	r9, r3
    9a10:	46a2      	mov	sl, r4
    9a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a14:	4663      	mov	r3, ip
    9a16:	4333      	orrs	r3, r6
    9a18:	d1f7      	bne.n	9a0a <__eqdf2+0x36>
    9a1a:	42ac      	cmp	r4, r5
    9a1c:	d1f5      	bne.n	9a0a <__eqdf2+0x36>
    9a1e:	433a      	orrs	r2, r7
    9a20:	d1f3      	bne.n	9a0a <__eqdf2+0x36>
    9a22:	2001      	movs	r0, #1
    9a24:	42be      	cmp	r6, r7
    9a26:	d1f0      	bne.n	9a0a <__eqdf2+0x36>
    9a28:	45c8      	cmp	r8, r9
    9a2a:	d1ee      	bne.n	9a0a <__eqdf2+0x36>
    9a2c:	4551      	cmp	r1, sl
    9a2e:	d007      	beq.n	9a40 <__eqdf2+0x6c>
    9a30:	2d00      	cmp	r5, #0
    9a32:	d1ea      	bne.n	9a0a <__eqdf2+0x36>
    9a34:	4663      	mov	r3, ip
    9a36:	431e      	orrs	r6, r3
    9a38:	0030      	movs	r0, r6
    9a3a:	1e46      	subs	r6, r0, #1
    9a3c:	41b0      	sbcs	r0, r6
    9a3e:	e7e4      	b.n	9a0a <__eqdf2+0x36>
    9a40:	2000      	movs	r0, #0
    9a42:	e7e2      	b.n	9a0a <__eqdf2+0x36>
    9a44:	000007ff 	.word	0x000007ff

00009a48 <__gedf2>:
    9a48:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a4a:	4645      	mov	r5, r8
    9a4c:	46de      	mov	lr, fp
    9a4e:	4657      	mov	r7, sl
    9a50:	464e      	mov	r6, r9
    9a52:	b5e0      	push	{r5, r6, r7, lr}
    9a54:	031f      	lsls	r7, r3, #12
    9a56:	0b3d      	lsrs	r5, r7, #12
    9a58:	4f2c      	ldr	r7, [pc, #176]	; (9b0c <__gedf2+0xc4>)
    9a5a:	030e      	lsls	r6, r1, #12
    9a5c:	004c      	lsls	r4, r1, #1
    9a5e:	46ab      	mov	fp, r5
    9a60:	005d      	lsls	r5, r3, #1
    9a62:	4684      	mov	ip, r0
    9a64:	0b36      	lsrs	r6, r6, #12
    9a66:	0d64      	lsrs	r4, r4, #21
    9a68:	0fc9      	lsrs	r1, r1, #31
    9a6a:	4690      	mov	r8, r2
    9a6c:	0d6d      	lsrs	r5, r5, #21
    9a6e:	0fdb      	lsrs	r3, r3, #31
    9a70:	42bc      	cmp	r4, r7
    9a72:	d02a      	beq.n	9aca <__gedf2+0x82>
    9a74:	4f25      	ldr	r7, [pc, #148]	; (9b0c <__gedf2+0xc4>)
    9a76:	42bd      	cmp	r5, r7
    9a78:	d02d      	beq.n	9ad6 <__gedf2+0x8e>
    9a7a:	2c00      	cmp	r4, #0
    9a7c:	d10f      	bne.n	9a9e <__gedf2+0x56>
    9a7e:	4330      	orrs	r0, r6
    9a80:	0007      	movs	r7, r0
    9a82:	4681      	mov	r9, r0
    9a84:	4278      	negs	r0, r7
    9a86:	4178      	adcs	r0, r7
    9a88:	b2c0      	uxtb	r0, r0
    9a8a:	2d00      	cmp	r5, #0
    9a8c:	d117      	bne.n	9abe <__gedf2+0x76>
    9a8e:	465f      	mov	r7, fp
    9a90:	433a      	orrs	r2, r7
    9a92:	d114      	bne.n	9abe <__gedf2+0x76>
    9a94:	464b      	mov	r3, r9
    9a96:	2000      	movs	r0, #0
    9a98:	2b00      	cmp	r3, #0
    9a9a:	d00a      	beq.n	9ab2 <__gedf2+0x6a>
    9a9c:	e006      	b.n	9aac <__gedf2+0x64>
    9a9e:	2d00      	cmp	r5, #0
    9aa0:	d102      	bne.n	9aa8 <__gedf2+0x60>
    9aa2:	4658      	mov	r0, fp
    9aa4:	4302      	orrs	r2, r0
    9aa6:	d001      	beq.n	9aac <__gedf2+0x64>
    9aa8:	4299      	cmp	r1, r3
    9aaa:	d018      	beq.n	9ade <__gedf2+0x96>
    9aac:	4248      	negs	r0, r1
    9aae:	2101      	movs	r1, #1
    9ab0:	4308      	orrs	r0, r1
    9ab2:	bc3c      	pop	{r2, r3, r4, r5}
    9ab4:	4690      	mov	r8, r2
    9ab6:	4699      	mov	r9, r3
    9ab8:	46a2      	mov	sl, r4
    9aba:	46ab      	mov	fp, r5
    9abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9abe:	2800      	cmp	r0, #0
    9ac0:	d0f2      	beq.n	9aa8 <__gedf2+0x60>
    9ac2:	2001      	movs	r0, #1
    9ac4:	3b01      	subs	r3, #1
    9ac6:	4318      	orrs	r0, r3
    9ac8:	e7f3      	b.n	9ab2 <__gedf2+0x6a>
    9aca:	0037      	movs	r7, r6
    9acc:	4307      	orrs	r7, r0
    9ace:	d0d1      	beq.n	9a74 <__gedf2+0x2c>
    9ad0:	2002      	movs	r0, #2
    9ad2:	4240      	negs	r0, r0
    9ad4:	e7ed      	b.n	9ab2 <__gedf2+0x6a>
    9ad6:	465f      	mov	r7, fp
    9ad8:	4317      	orrs	r7, r2
    9ada:	d0ce      	beq.n	9a7a <__gedf2+0x32>
    9adc:	e7f8      	b.n	9ad0 <__gedf2+0x88>
    9ade:	42ac      	cmp	r4, r5
    9ae0:	dce4      	bgt.n	9aac <__gedf2+0x64>
    9ae2:	da03      	bge.n	9aec <__gedf2+0xa4>
    9ae4:	1e48      	subs	r0, r1, #1
    9ae6:	2101      	movs	r1, #1
    9ae8:	4308      	orrs	r0, r1
    9aea:	e7e2      	b.n	9ab2 <__gedf2+0x6a>
    9aec:	455e      	cmp	r6, fp
    9aee:	d8dd      	bhi.n	9aac <__gedf2+0x64>
    9af0:	d006      	beq.n	9b00 <__gedf2+0xb8>
    9af2:	2000      	movs	r0, #0
    9af4:	455e      	cmp	r6, fp
    9af6:	d2dc      	bcs.n	9ab2 <__gedf2+0x6a>
    9af8:	2301      	movs	r3, #1
    9afa:	1e48      	subs	r0, r1, #1
    9afc:	4318      	orrs	r0, r3
    9afe:	e7d8      	b.n	9ab2 <__gedf2+0x6a>
    9b00:	45c4      	cmp	ip, r8
    9b02:	d8d3      	bhi.n	9aac <__gedf2+0x64>
    9b04:	2000      	movs	r0, #0
    9b06:	45c4      	cmp	ip, r8
    9b08:	d3f6      	bcc.n	9af8 <__gedf2+0xb0>
    9b0a:	e7d2      	b.n	9ab2 <__gedf2+0x6a>
    9b0c:	000007ff 	.word	0x000007ff

00009b10 <__ledf2>:
    9b10:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b12:	464e      	mov	r6, r9
    9b14:	4645      	mov	r5, r8
    9b16:	46de      	mov	lr, fp
    9b18:	4657      	mov	r7, sl
    9b1a:	005c      	lsls	r4, r3, #1
    9b1c:	b5e0      	push	{r5, r6, r7, lr}
    9b1e:	031f      	lsls	r7, r3, #12
    9b20:	0fdb      	lsrs	r3, r3, #31
    9b22:	4699      	mov	r9, r3
    9b24:	4b2a      	ldr	r3, [pc, #168]	; (9bd0 <__ledf2+0xc0>)
    9b26:	030e      	lsls	r6, r1, #12
    9b28:	004d      	lsls	r5, r1, #1
    9b2a:	0fc9      	lsrs	r1, r1, #31
    9b2c:	4684      	mov	ip, r0
    9b2e:	0b36      	lsrs	r6, r6, #12
    9b30:	0d6d      	lsrs	r5, r5, #21
    9b32:	468b      	mov	fp, r1
    9b34:	4690      	mov	r8, r2
    9b36:	0b3f      	lsrs	r7, r7, #12
    9b38:	0d64      	lsrs	r4, r4, #21
    9b3a:	429d      	cmp	r5, r3
    9b3c:	d020      	beq.n	9b80 <__ledf2+0x70>
    9b3e:	4b24      	ldr	r3, [pc, #144]	; (9bd0 <__ledf2+0xc0>)
    9b40:	429c      	cmp	r4, r3
    9b42:	d022      	beq.n	9b8a <__ledf2+0x7a>
    9b44:	2d00      	cmp	r5, #0
    9b46:	d112      	bne.n	9b6e <__ledf2+0x5e>
    9b48:	4330      	orrs	r0, r6
    9b4a:	4243      	negs	r3, r0
    9b4c:	4143      	adcs	r3, r0
    9b4e:	b2db      	uxtb	r3, r3
    9b50:	2c00      	cmp	r4, #0
    9b52:	d01f      	beq.n	9b94 <__ledf2+0x84>
    9b54:	2b00      	cmp	r3, #0
    9b56:	d00c      	beq.n	9b72 <__ledf2+0x62>
    9b58:	464b      	mov	r3, r9
    9b5a:	2001      	movs	r0, #1
    9b5c:	3b01      	subs	r3, #1
    9b5e:	4303      	orrs	r3, r0
    9b60:	0018      	movs	r0, r3
    9b62:	bc3c      	pop	{r2, r3, r4, r5}
    9b64:	4690      	mov	r8, r2
    9b66:	4699      	mov	r9, r3
    9b68:	46a2      	mov	sl, r4
    9b6a:	46ab      	mov	fp, r5
    9b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b6e:	2c00      	cmp	r4, #0
    9b70:	d016      	beq.n	9ba0 <__ledf2+0x90>
    9b72:	45cb      	cmp	fp, r9
    9b74:	d017      	beq.n	9ba6 <__ledf2+0x96>
    9b76:	465b      	mov	r3, fp
    9b78:	4259      	negs	r1, r3
    9b7a:	2301      	movs	r3, #1
    9b7c:	430b      	orrs	r3, r1
    9b7e:	e7ef      	b.n	9b60 <__ledf2+0x50>
    9b80:	0031      	movs	r1, r6
    9b82:	2302      	movs	r3, #2
    9b84:	4301      	orrs	r1, r0
    9b86:	d1eb      	bne.n	9b60 <__ledf2+0x50>
    9b88:	e7d9      	b.n	9b3e <__ledf2+0x2e>
    9b8a:	0039      	movs	r1, r7
    9b8c:	2302      	movs	r3, #2
    9b8e:	4311      	orrs	r1, r2
    9b90:	d1e6      	bne.n	9b60 <__ledf2+0x50>
    9b92:	e7d7      	b.n	9b44 <__ledf2+0x34>
    9b94:	433a      	orrs	r2, r7
    9b96:	d1dd      	bne.n	9b54 <__ledf2+0x44>
    9b98:	2300      	movs	r3, #0
    9b9a:	2800      	cmp	r0, #0
    9b9c:	d0e0      	beq.n	9b60 <__ledf2+0x50>
    9b9e:	e7ea      	b.n	9b76 <__ledf2+0x66>
    9ba0:	433a      	orrs	r2, r7
    9ba2:	d1e6      	bne.n	9b72 <__ledf2+0x62>
    9ba4:	e7e7      	b.n	9b76 <__ledf2+0x66>
    9ba6:	42a5      	cmp	r5, r4
    9ba8:	dce5      	bgt.n	9b76 <__ledf2+0x66>
    9baa:	db05      	blt.n	9bb8 <__ledf2+0xa8>
    9bac:	42be      	cmp	r6, r7
    9bae:	d8e2      	bhi.n	9b76 <__ledf2+0x66>
    9bb0:	d007      	beq.n	9bc2 <__ledf2+0xb2>
    9bb2:	2300      	movs	r3, #0
    9bb4:	42be      	cmp	r6, r7
    9bb6:	d2d3      	bcs.n	9b60 <__ledf2+0x50>
    9bb8:	4659      	mov	r1, fp
    9bba:	2301      	movs	r3, #1
    9bbc:	3901      	subs	r1, #1
    9bbe:	430b      	orrs	r3, r1
    9bc0:	e7ce      	b.n	9b60 <__ledf2+0x50>
    9bc2:	45c4      	cmp	ip, r8
    9bc4:	d8d7      	bhi.n	9b76 <__ledf2+0x66>
    9bc6:	2300      	movs	r3, #0
    9bc8:	45c4      	cmp	ip, r8
    9bca:	d3f5      	bcc.n	9bb8 <__ledf2+0xa8>
    9bcc:	e7c8      	b.n	9b60 <__ledf2+0x50>
    9bce:	46c0      	nop			; (mov r8, r8)
    9bd0:	000007ff 	.word	0x000007ff

00009bd4 <__aeabi_dmul>:
    9bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bd6:	4657      	mov	r7, sl
    9bd8:	4645      	mov	r5, r8
    9bda:	46de      	mov	lr, fp
    9bdc:	464e      	mov	r6, r9
    9bde:	b5e0      	push	{r5, r6, r7, lr}
    9be0:	030c      	lsls	r4, r1, #12
    9be2:	4698      	mov	r8, r3
    9be4:	004e      	lsls	r6, r1, #1
    9be6:	0b23      	lsrs	r3, r4, #12
    9be8:	b087      	sub	sp, #28
    9bea:	0007      	movs	r7, r0
    9bec:	4692      	mov	sl, r2
    9bee:	469b      	mov	fp, r3
    9bf0:	0d76      	lsrs	r6, r6, #21
    9bf2:	0fcd      	lsrs	r5, r1, #31
    9bf4:	2e00      	cmp	r6, #0
    9bf6:	d06b      	beq.n	9cd0 <__aeabi_dmul+0xfc>
    9bf8:	4b6d      	ldr	r3, [pc, #436]	; (9db0 <__aeabi_dmul+0x1dc>)
    9bfa:	429e      	cmp	r6, r3
    9bfc:	d035      	beq.n	9c6a <__aeabi_dmul+0x96>
    9bfe:	2480      	movs	r4, #128	; 0x80
    9c00:	465b      	mov	r3, fp
    9c02:	0f42      	lsrs	r2, r0, #29
    9c04:	0424      	lsls	r4, r4, #16
    9c06:	00db      	lsls	r3, r3, #3
    9c08:	4314      	orrs	r4, r2
    9c0a:	431c      	orrs	r4, r3
    9c0c:	00c3      	lsls	r3, r0, #3
    9c0e:	4699      	mov	r9, r3
    9c10:	4b68      	ldr	r3, [pc, #416]	; (9db4 <__aeabi_dmul+0x1e0>)
    9c12:	46a3      	mov	fp, r4
    9c14:	469c      	mov	ip, r3
    9c16:	2300      	movs	r3, #0
    9c18:	2700      	movs	r7, #0
    9c1a:	4466      	add	r6, ip
    9c1c:	9302      	str	r3, [sp, #8]
    9c1e:	4643      	mov	r3, r8
    9c20:	031c      	lsls	r4, r3, #12
    9c22:	005a      	lsls	r2, r3, #1
    9c24:	0fdb      	lsrs	r3, r3, #31
    9c26:	4650      	mov	r0, sl
    9c28:	0b24      	lsrs	r4, r4, #12
    9c2a:	0d52      	lsrs	r2, r2, #21
    9c2c:	4698      	mov	r8, r3
    9c2e:	d100      	bne.n	9c32 <__aeabi_dmul+0x5e>
    9c30:	e076      	b.n	9d20 <__aeabi_dmul+0x14c>
    9c32:	4b5f      	ldr	r3, [pc, #380]	; (9db0 <__aeabi_dmul+0x1dc>)
    9c34:	429a      	cmp	r2, r3
    9c36:	d06d      	beq.n	9d14 <__aeabi_dmul+0x140>
    9c38:	2380      	movs	r3, #128	; 0x80
    9c3a:	0f41      	lsrs	r1, r0, #29
    9c3c:	041b      	lsls	r3, r3, #16
    9c3e:	430b      	orrs	r3, r1
    9c40:	495c      	ldr	r1, [pc, #368]	; (9db4 <__aeabi_dmul+0x1e0>)
    9c42:	00e4      	lsls	r4, r4, #3
    9c44:	468c      	mov	ip, r1
    9c46:	431c      	orrs	r4, r3
    9c48:	00c3      	lsls	r3, r0, #3
    9c4a:	2000      	movs	r0, #0
    9c4c:	4462      	add	r2, ip
    9c4e:	4641      	mov	r1, r8
    9c50:	18b6      	adds	r6, r6, r2
    9c52:	4069      	eors	r1, r5
    9c54:	1c72      	adds	r2, r6, #1
    9c56:	9101      	str	r1, [sp, #4]
    9c58:	4694      	mov	ip, r2
    9c5a:	4307      	orrs	r7, r0
    9c5c:	2f0f      	cmp	r7, #15
    9c5e:	d900      	bls.n	9c62 <__aeabi_dmul+0x8e>
    9c60:	e0b0      	b.n	9dc4 <__aeabi_dmul+0x1f0>
    9c62:	4a55      	ldr	r2, [pc, #340]	; (9db8 <__aeabi_dmul+0x1e4>)
    9c64:	00bf      	lsls	r7, r7, #2
    9c66:	59d2      	ldr	r2, [r2, r7]
    9c68:	4697      	mov	pc, r2
    9c6a:	465b      	mov	r3, fp
    9c6c:	4303      	orrs	r3, r0
    9c6e:	4699      	mov	r9, r3
    9c70:	d000      	beq.n	9c74 <__aeabi_dmul+0xa0>
    9c72:	e087      	b.n	9d84 <__aeabi_dmul+0x1b0>
    9c74:	2300      	movs	r3, #0
    9c76:	469b      	mov	fp, r3
    9c78:	3302      	adds	r3, #2
    9c7a:	2708      	movs	r7, #8
    9c7c:	9302      	str	r3, [sp, #8]
    9c7e:	e7ce      	b.n	9c1e <__aeabi_dmul+0x4a>
    9c80:	4642      	mov	r2, r8
    9c82:	9201      	str	r2, [sp, #4]
    9c84:	2802      	cmp	r0, #2
    9c86:	d067      	beq.n	9d58 <__aeabi_dmul+0x184>
    9c88:	2803      	cmp	r0, #3
    9c8a:	d100      	bne.n	9c8e <__aeabi_dmul+0xba>
    9c8c:	e20e      	b.n	a0ac <__aeabi_dmul+0x4d8>
    9c8e:	2801      	cmp	r0, #1
    9c90:	d000      	beq.n	9c94 <__aeabi_dmul+0xc0>
    9c92:	e162      	b.n	9f5a <__aeabi_dmul+0x386>
    9c94:	2300      	movs	r3, #0
    9c96:	2400      	movs	r4, #0
    9c98:	2200      	movs	r2, #0
    9c9a:	4699      	mov	r9, r3
    9c9c:	9901      	ldr	r1, [sp, #4]
    9c9e:	4001      	ands	r1, r0
    9ca0:	b2cd      	uxtb	r5, r1
    9ca2:	2100      	movs	r1, #0
    9ca4:	0312      	lsls	r2, r2, #12
    9ca6:	0d0b      	lsrs	r3, r1, #20
    9ca8:	0b12      	lsrs	r2, r2, #12
    9caa:	051b      	lsls	r3, r3, #20
    9cac:	4313      	orrs	r3, r2
    9cae:	4a43      	ldr	r2, [pc, #268]	; (9dbc <__aeabi_dmul+0x1e8>)
    9cb0:	0524      	lsls	r4, r4, #20
    9cb2:	4013      	ands	r3, r2
    9cb4:	431c      	orrs	r4, r3
    9cb6:	0064      	lsls	r4, r4, #1
    9cb8:	07ed      	lsls	r5, r5, #31
    9cba:	0864      	lsrs	r4, r4, #1
    9cbc:	432c      	orrs	r4, r5
    9cbe:	4648      	mov	r0, r9
    9cc0:	0021      	movs	r1, r4
    9cc2:	b007      	add	sp, #28
    9cc4:	bc3c      	pop	{r2, r3, r4, r5}
    9cc6:	4690      	mov	r8, r2
    9cc8:	4699      	mov	r9, r3
    9cca:	46a2      	mov	sl, r4
    9ccc:	46ab      	mov	fp, r5
    9cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9cd0:	4303      	orrs	r3, r0
    9cd2:	4699      	mov	r9, r3
    9cd4:	d04f      	beq.n	9d76 <__aeabi_dmul+0x1a2>
    9cd6:	465b      	mov	r3, fp
    9cd8:	2b00      	cmp	r3, #0
    9cda:	d100      	bne.n	9cde <__aeabi_dmul+0x10a>
    9cdc:	e189      	b.n	9ff2 <__aeabi_dmul+0x41e>
    9cde:	4658      	mov	r0, fp
    9ce0:	f000 feb8 	bl	aa54 <__clzsi2>
    9ce4:	0003      	movs	r3, r0
    9ce6:	3b0b      	subs	r3, #11
    9ce8:	2b1c      	cmp	r3, #28
    9cea:	dd00      	ble.n	9cee <__aeabi_dmul+0x11a>
    9cec:	e17a      	b.n	9fe4 <__aeabi_dmul+0x410>
    9cee:	221d      	movs	r2, #29
    9cf0:	1ad3      	subs	r3, r2, r3
    9cf2:	003a      	movs	r2, r7
    9cf4:	0001      	movs	r1, r0
    9cf6:	465c      	mov	r4, fp
    9cf8:	40da      	lsrs	r2, r3
    9cfa:	3908      	subs	r1, #8
    9cfc:	408c      	lsls	r4, r1
    9cfe:	0013      	movs	r3, r2
    9d00:	408f      	lsls	r7, r1
    9d02:	4323      	orrs	r3, r4
    9d04:	469b      	mov	fp, r3
    9d06:	46b9      	mov	r9, r7
    9d08:	2300      	movs	r3, #0
    9d0a:	4e2d      	ldr	r6, [pc, #180]	; (9dc0 <__aeabi_dmul+0x1ec>)
    9d0c:	2700      	movs	r7, #0
    9d0e:	1a36      	subs	r6, r6, r0
    9d10:	9302      	str	r3, [sp, #8]
    9d12:	e784      	b.n	9c1e <__aeabi_dmul+0x4a>
    9d14:	4653      	mov	r3, sl
    9d16:	4323      	orrs	r3, r4
    9d18:	d12a      	bne.n	9d70 <__aeabi_dmul+0x19c>
    9d1a:	2400      	movs	r4, #0
    9d1c:	2002      	movs	r0, #2
    9d1e:	e796      	b.n	9c4e <__aeabi_dmul+0x7a>
    9d20:	4653      	mov	r3, sl
    9d22:	4323      	orrs	r3, r4
    9d24:	d020      	beq.n	9d68 <__aeabi_dmul+0x194>
    9d26:	2c00      	cmp	r4, #0
    9d28:	d100      	bne.n	9d2c <__aeabi_dmul+0x158>
    9d2a:	e157      	b.n	9fdc <__aeabi_dmul+0x408>
    9d2c:	0020      	movs	r0, r4
    9d2e:	f000 fe91 	bl	aa54 <__clzsi2>
    9d32:	0003      	movs	r3, r0
    9d34:	3b0b      	subs	r3, #11
    9d36:	2b1c      	cmp	r3, #28
    9d38:	dd00      	ble.n	9d3c <__aeabi_dmul+0x168>
    9d3a:	e149      	b.n	9fd0 <__aeabi_dmul+0x3fc>
    9d3c:	211d      	movs	r1, #29
    9d3e:	1acb      	subs	r3, r1, r3
    9d40:	4651      	mov	r1, sl
    9d42:	0002      	movs	r2, r0
    9d44:	40d9      	lsrs	r1, r3
    9d46:	4653      	mov	r3, sl
    9d48:	3a08      	subs	r2, #8
    9d4a:	4094      	lsls	r4, r2
    9d4c:	4093      	lsls	r3, r2
    9d4e:	430c      	orrs	r4, r1
    9d50:	4a1b      	ldr	r2, [pc, #108]	; (9dc0 <__aeabi_dmul+0x1ec>)
    9d52:	1a12      	subs	r2, r2, r0
    9d54:	2000      	movs	r0, #0
    9d56:	e77a      	b.n	9c4e <__aeabi_dmul+0x7a>
    9d58:	2501      	movs	r5, #1
    9d5a:	9b01      	ldr	r3, [sp, #4]
    9d5c:	4c14      	ldr	r4, [pc, #80]	; (9db0 <__aeabi_dmul+0x1dc>)
    9d5e:	401d      	ands	r5, r3
    9d60:	2300      	movs	r3, #0
    9d62:	2200      	movs	r2, #0
    9d64:	4699      	mov	r9, r3
    9d66:	e79c      	b.n	9ca2 <__aeabi_dmul+0xce>
    9d68:	2400      	movs	r4, #0
    9d6a:	2200      	movs	r2, #0
    9d6c:	2001      	movs	r0, #1
    9d6e:	e76e      	b.n	9c4e <__aeabi_dmul+0x7a>
    9d70:	4653      	mov	r3, sl
    9d72:	2003      	movs	r0, #3
    9d74:	e76b      	b.n	9c4e <__aeabi_dmul+0x7a>
    9d76:	2300      	movs	r3, #0
    9d78:	469b      	mov	fp, r3
    9d7a:	3301      	adds	r3, #1
    9d7c:	2704      	movs	r7, #4
    9d7e:	2600      	movs	r6, #0
    9d80:	9302      	str	r3, [sp, #8]
    9d82:	e74c      	b.n	9c1e <__aeabi_dmul+0x4a>
    9d84:	2303      	movs	r3, #3
    9d86:	4681      	mov	r9, r0
    9d88:	270c      	movs	r7, #12
    9d8a:	9302      	str	r3, [sp, #8]
    9d8c:	e747      	b.n	9c1e <__aeabi_dmul+0x4a>
    9d8e:	2280      	movs	r2, #128	; 0x80
    9d90:	2300      	movs	r3, #0
    9d92:	2500      	movs	r5, #0
    9d94:	0312      	lsls	r2, r2, #12
    9d96:	4699      	mov	r9, r3
    9d98:	4c05      	ldr	r4, [pc, #20]	; (9db0 <__aeabi_dmul+0x1dc>)
    9d9a:	e782      	b.n	9ca2 <__aeabi_dmul+0xce>
    9d9c:	465c      	mov	r4, fp
    9d9e:	464b      	mov	r3, r9
    9da0:	9802      	ldr	r0, [sp, #8]
    9da2:	e76f      	b.n	9c84 <__aeabi_dmul+0xb0>
    9da4:	465c      	mov	r4, fp
    9da6:	464b      	mov	r3, r9
    9da8:	9501      	str	r5, [sp, #4]
    9daa:	9802      	ldr	r0, [sp, #8]
    9dac:	e76a      	b.n	9c84 <__aeabi_dmul+0xb0>
    9dae:	46c0      	nop			; (mov r8, r8)
    9db0:	000007ff 	.word	0x000007ff
    9db4:	fffffc01 	.word	0xfffffc01
    9db8:	0000aff8 	.word	0x0000aff8
    9dbc:	800fffff 	.word	0x800fffff
    9dc0:	fffffc0d 	.word	0xfffffc0d
    9dc4:	464a      	mov	r2, r9
    9dc6:	4649      	mov	r1, r9
    9dc8:	0c17      	lsrs	r7, r2, #16
    9dca:	0c1a      	lsrs	r2, r3, #16
    9dcc:	041b      	lsls	r3, r3, #16
    9dce:	0c1b      	lsrs	r3, r3, #16
    9dd0:	0408      	lsls	r0, r1, #16
    9dd2:	0019      	movs	r1, r3
    9dd4:	0c00      	lsrs	r0, r0, #16
    9dd6:	4341      	muls	r1, r0
    9dd8:	0015      	movs	r5, r2
    9dda:	4688      	mov	r8, r1
    9ddc:	0019      	movs	r1, r3
    9dde:	437d      	muls	r5, r7
    9de0:	4379      	muls	r1, r7
    9de2:	9503      	str	r5, [sp, #12]
    9de4:	4689      	mov	r9, r1
    9de6:	0029      	movs	r1, r5
    9de8:	0015      	movs	r5, r2
    9dea:	4345      	muls	r5, r0
    9dec:	444d      	add	r5, r9
    9dee:	9502      	str	r5, [sp, #8]
    9df0:	4645      	mov	r5, r8
    9df2:	0c2d      	lsrs	r5, r5, #16
    9df4:	46aa      	mov	sl, r5
    9df6:	9d02      	ldr	r5, [sp, #8]
    9df8:	4455      	add	r5, sl
    9dfa:	45a9      	cmp	r9, r5
    9dfc:	d906      	bls.n	9e0c <__aeabi_dmul+0x238>
    9dfe:	468a      	mov	sl, r1
    9e00:	2180      	movs	r1, #128	; 0x80
    9e02:	0249      	lsls	r1, r1, #9
    9e04:	4689      	mov	r9, r1
    9e06:	44ca      	add	sl, r9
    9e08:	4651      	mov	r1, sl
    9e0a:	9103      	str	r1, [sp, #12]
    9e0c:	0c29      	lsrs	r1, r5, #16
    9e0e:	9104      	str	r1, [sp, #16]
    9e10:	4641      	mov	r1, r8
    9e12:	0409      	lsls	r1, r1, #16
    9e14:	042d      	lsls	r5, r5, #16
    9e16:	0c09      	lsrs	r1, r1, #16
    9e18:	4688      	mov	r8, r1
    9e1a:	0029      	movs	r1, r5
    9e1c:	0c25      	lsrs	r5, r4, #16
    9e1e:	0424      	lsls	r4, r4, #16
    9e20:	4441      	add	r1, r8
    9e22:	0c24      	lsrs	r4, r4, #16
    9e24:	9105      	str	r1, [sp, #20]
    9e26:	0021      	movs	r1, r4
    9e28:	4341      	muls	r1, r0
    9e2a:	4688      	mov	r8, r1
    9e2c:	0021      	movs	r1, r4
    9e2e:	4379      	muls	r1, r7
    9e30:	468a      	mov	sl, r1
    9e32:	4368      	muls	r0, r5
    9e34:	4641      	mov	r1, r8
    9e36:	4450      	add	r0, sl
    9e38:	4681      	mov	r9, r0
    9e3a:	0c08      	lsrs	r0, r1, #16
    9e3c:	4448      	add	r0, r9
    9e3e:	436f      	muls	r7, r5
    9e40:	4582      	cmp	sl, r0
    9e42:	d903      	bls.n	9e4c <__aeabi_dmul+0x278>
    9e44:	2180      	movs	r1, #128	; 0x80
    9e46:	0249      	lsls	r1, r1, #9
    9e48:	4689      	mov	r9, r1
    9e4a:	444f      	add	r7, r9
    9e4c:	0c01      	lsrs	r1, r0, #16
    9e4e:	4689      	mov	r9, r1
    9e50:	0039      	movs	r1, r7
    9e52:	4449      	add	r1, r9
    9e54:	9102      	str	r1, [sp, #8]
    9e56:	4641      	mov	r1, r8
    9e58:	040f      	lsls	r7, r1, #16
    9e5a:	9904      	ldr	r1, [sp, #16]
    9e5c:	0c3f      	lsrs	r7, r7, #16
    9e5e:	4688      	mov	r8, r1
    9e60:	0400      	lsls	r0, r0, #16
    9e62:	19c0      	adds	r0, r0, r7
    9e64:	4480      	add	r8, r0
    9e66:	4641      	mov	r1, r8
    9e68:	9104      	str	r1, [sp, #16]
    9e6a:	4659      	mov	r1, fp
    9e6c:	0c0f      	lsrs	r7, r1, #16
    9e6e:	0409      	lsls	r1, r1, #16
    9e70:	0c09      	lsrs	r1, r1, #16
    9e72:	4688      	mov	r8, r1
    9e74:	4359      	muls	r1, r3
    9e76:	468a      	mov	sl, r1
    9e78:	0039      	movs	r1, r7
    9e7a:	4351      	muls	r1, r2
    9e7c:	4689      	mov	r9, r1
    9e7e:	4641      	mov	r1, r8
    9e80:	434a      	muls	r2, r1
    9e82:	4651      	mov	r1, sl
    9e84:	0c09      	lsrs	r1, r1, #16
    9e86:	468b      	mov	fp, r1
    9e88:	437b      	muls	r3, r7
    9e8a:	18d2      	adds	r2, r2, r3
    9e8c:	445a      	add	r2, fp
    9e8e:	4293      	cmp	r3, r2
    9e90:	d903      	bls.n	9e9a <__aeabi_dmul+0x2c6>
    9e92:	2380      	movs	r3, #128	; 0x80
    9e94:	025b      	lsls	r3, r3, #9
    9e96:	469b      	mov	fp, r3
    9e98:	44d9      	add	r9, fp
    9e9a:	4651      	mov	r1, sl
    9e9c:	0409      	lsls	r1, r1, #16
    9e9e:	0c09      	lsrs	r1, r1, #16
    9ea0:	468a      	mov	sl, r1
    9ea2:	4641      	mov	r1, r8
    9ea4:	4361      	muls	r1, r4
    9ea6:	437c      	muls	r4, r7
    9ea8:	0c13      	lsrs	r3, r2, #16
    9eaa:	0412      	lsls	r2, r2, #16
    9eac:	444b      	add	r3, r9
    9eae:	4452      	add	r2, sl
    9eb0:	46a1      	mov	r9, r4
    9eb2:	468a      	mov	sl, r1
    9eb4:	003c      	movs	r4, r7
    9eb6:	4641      	mov	r1, r8
    9eb8:	436c      	muls	r4, r5
    9eba:	434d      	muls	r5, r1
    9ebc:	4651      	mov	r1, sl
    9ebe:	444d      	add	r5, r9
    9ec0:	0c0f      	lsrs	r7, r1, #16
    9ec2:	197d      	adds	r5, r7, r5
    9ec4:	45a9      	cmp	r9, r5
    9ec6:	d903      	bls.n	9ed0 <__aeabi_dmul+0x2fc>
    9ec8:	2180      	movs	r1, #128	; 0x80
    9eca:	0249      	lsls	r1, r1, #9
    9ecc:	4688      	mov	r8, r1
    9ece:	4444      	add	r4, r8
    9ed0:	9f04      	ldr	r7, [sp, #16]
    9ed2:	9903      	ldr	r1, [sp, #12]
    9ed4:	46b8      	mov	r8, r7
    9ed6:	4441      	add	r1, r8
    9ed8:	468b      	mov	fp, r1
    9eda:	4583      	cmp	fp, r0
    9edc:	4180      	sbcs	r0, r0
    9ede:	4241      	negs	r1, r0
    9ee0:	4688      	mov	r8, r1
    9ee2:	4651      	mov	r1, sl
    9ee4:	0408      	lsls	r0, r1, #16
    9ee6:	042f      	lsls	r7, r5, #16
    9ee8:	0c00      	lsrs	r0, r0, #16
    9eea:	183f      	adds	r7, r7, r0
    9eec:	4658      	mov	r0, fp
    9eee:	9902      	ldr	r1, [sp, #8]
    9ef0:	1810      	adds	r0, r2, r0
    9ef2:	4689      	mov	r9, r1
    9ef4:	4290      	cmp	r0, r2
    9ef6:	4192      	sbcs	r2, r2
    9ef8:	444f      	add	r7, r9
    9efa:	46ba      	mov	sl, r7
    9efc:	4252      	negs	r2, r2
    9efe:	4699      	mov	r9, r3
    9f00:	4693      	mov	fp, r2
    9f02:	44c2      	add	sl, r8
    9f04:	44d1      	add	r9, sl
    9f06:	44cb      	add	fp, r9
    9f08:	428f      	cmp	r7, r1
    9f0a:	41bf      	sbcs	r7, r7
    9f0c:	45c2      	cmp	sl, r8
    9f0e:	4189      	sbcs	r1, r1
    9f10:	4599      	cmp	r9, r3
    9f12:	419b      	sbcs	r3, r3
    9f14:	4593      	cmp	fp, r2
    9f16:	4192      	sbcs	r2, r2
    9f18:	427f      	negs	r7, r7
    9f1a:	4249      	negs	r1, r1
    9f1c:	0c2d      	lsrs	r5, r5, #16
    9f1e:	4252      	negs	r2, r2
    9f20:	430f      	orrs	r7, r1
    9f22:	425b      	negs	r3, r3
    9f24:	4313      	orrs	r3, r2
    9f26:	197f      	adds	r7, r7, r5
    9f28:	18ff      	adds	r7, r7, r3
    9f2a:	465b      	mov	r3, fp
    9f2c:	193c      	adds	r4, r7, r4
    9f2e:	0ddb      	lsrs	r3, r3, #23
    9f30:	9a05      	ldr	r2, [sp, #20]
    9f32:	0264      	lsls	r4, r4, #9
    9f34:	431c      	orrs	r4, r3
    9f36:	0243      	lsls	r3, r0, #9
    9f38:	4313      	orrs	r3, r2
    9f3a:	1e5d      	subs	r5, r3, #1
    9f3c:	41ab      	sbcs	r3, r5
    9f3e:	465a      	mov	r2, fp
    9f40:	0dc0      	lsrs	r0, r0, #23
    9f42:	4303      	orrs	r3, r0
    9f44:	0252      	lsls	r2, r2, #9
    9f46:	4313      	orrs	r3, r2
    9f48:	01e2      	lsls	r2, r4, #7
    9f4a:	d556      	bpl.n	9ffa <__aeabi_dmul+0x426>
    9f4c:	2001      	movs	r0, #1
    9f4e:	085a      	lsrs	r2, r3, #1
    9f50:	4003      	ands	r3, r0
    9f52:	4313      	orrs	r3, r2
    9f54:	07e2      	lsls	r2, r4, #31
    9f56:	4313      	orrs	r3, r2
    9f58:	0864      	lsrs	r4, r4, #1
    9f5a:	485a      	ldr	r0, [pc, #360]	; (a0c4 <__aeabi_dmul+0x4f0>)
    9f5c:	4460      	add	r0, ip
    9f5e:	2800      	cmp	r0, #0
    9f60:	dd4d      	ble.n	9ffe <__aeabi_dmul+0x42a>
    9f62:	075a      	lsls	r2, r3, #29
    9f64:	d009      	beq.n	9f7a <__aeabi_dmul+0x3a6>
    9f66:	220f      	movs	r2, #15
    9f68:	401a      	ands	r2, r3
    9f6a:	2a04      	cmp	r2, #4
    9f6c:	d005      	beq.n	9f7a <__aeabi_dmul+0x3a6>
    9f6e:	1d1a      	adds	r2, r3, #4
    9f70:	429a      	cmp	r2, r3
    9f72:	419b      	sbcs	r3, r3
    9f74:	425b      	negs	r3, r3
    9f76:	18e4      	adds	r4, r4, r3
    9f78:	0013      	movs	r3, r2
    9f7a:	01e2      	lsls	r2, r4, #7
    9f7c:	d504      	bpl.n	9f88 <__aeabi_dmul+0x3b4>
    9f7e:	2080      	movs	r0, #128	; 0x80
    9f80:	4a51      	ldr	r2, [pc, #324]	; (a0c8 <__aeabi_dmul+0x4f4>)
    9f82:	00c0      	lsls	r0, r0, #3
    9f84:	4014      	ands	r4, r2
    9f86:	4460      	add	r0, ip
    9f88:	4a50      	ldr	r2, [pc, #320]	; (a0cc <__aeabi_dmul+0x4f8>)
    9f8a:	4290      	cmp	r0, r2
    9f8c:	dd00      	ble.n	9f90 <__aeabi_dmul+0x3bc>
    9f8e:	e6e3      	b.n	9d58 <__aeabi_dmul+0x184>
    9f90:	2501      	movs	r5, #1
    9f92:	08db      	lsrs	r3, r3, #3
    9f94:	0762      	lsls	r2, r4, #29
    9f96:	431a      	orrs	r2, r3
    9f98:	0264      	lsls	r4, r4, #9
    9f9a:	9b01      	ldr	r3, [sp, #4]
    9f9c:	4691      	mov	r9, r2
    9f9e:	0b22      	lsrs	r2, r4, #12
    9fa0:	0544      	lsls	r4, r0, #21
    9fa2:	0d64      	lsrs	r4, r4, #21
    9fa4:	401d      	ands	r5, r3
    9fa6:	e67c      	b.n	9ca2 <__aeabi_dmul+0xce>
    9fa8:	2280      	movs	r2, #128	; 0x80
    9faa:	4659      	mov	r1, fp
    9fac:	0312      	lsls	r2, r2, #12
    9fae:	4211      	tst	r1, r2
    9fb0:	d008      	beq.n	9fc4 <__aeabi_dmul+0x3f0>
    9fb2:	4214      	tst	r4, r2
    9fb4:	d106      	bne.n	9fc4 <__aeabi_dmul+0x3f0>
    9fb6:	4322      	orrs	r2, r4
    9fb8:	0312      	lsls	r2, r2, #12
    9fba:	0b12      	lsrs	r2, r2, #12
    9fbc:	4645      	mov	r5, r8
    9fbe:	4699      	mov	r9, r3
    9fc0:	4c43      	ldr	r4, [pc, #268]	; (a0d0 <__aeabi_dmul+0x4fc>)
    9fc2:	e66e      	b.n	9ca2 <__aeabi_dmul+0xce>
    9fc4:	465b      	mov	r3, fp
    9fc6:	431a      	orrs	r2, r3
    9fc8:	0312      	lsls	r2, r2, #12
    9fca:	0b12      	lsrs	r2, r2, #12
    9fcc:	4c40      	ldr	r4, [pc, #256]	; (a0d0 <__aeabi_dmul+0x4fc>)
    9fce:	e668      	b.n	9ca2 <__aeabi_dmul+0xce>
    9fd0:	0003      	movs	r3, r0
    9fd2:	4654      	mov	r4, sl
    9fd4:	3b28      	subs	r3, #40	; 0x28
    9fd6:	409c      	lsls	r4, r3
    9fd8:	2300      	movs	r3, #0
    9fda:	e6b9      	b.n	9d50 <__aeabi_dmul+0x17c>
    9fdc:	f000 fd3a 	bl	aa54 <__clzsi2>
    9fe0:	3020      	adds	r0, #32
    9fe2:	e6a6      	b.n	9d32 <__aeabi_dmul+0x15e>
    9fe4:	0003      	movs	r3, r0
    9fe6:	3b28      	subs	r3, #40	; 0x28
    9fe8:	409f      	lsls	r7, r3
    9fea:	2300      	movs	r3, #0
    9fec:	46bb      	mov	fp, r7
    9fee:	4699      	mov	r9, r3
    9ff0:	e68a      	b.n	9d08 <__aeabi_dmul+0x134>
    9ff2:	f000 fd2f 	bl	aa54 <__clzsi2>
    9ff6:	3020      	adds	r0, #32
    9ff8:	e674      	b.n	9ce4 <__aeabi_dmul+0x110>
    9ffa:	46b4      	mov	ip, r6
    9ffc:	e7ad      	b.n	9f5a <__aeabi_dmul+0x386>
    9ffe:	2501      	movs	r5, #1
    a000:	1a2a      	subs	r2, r5, r0
    a002:	2a38      	cmp	r2, #56	; 0x38
    a004:	dd06      	ble.n	a014 <__aeabi_dmul+0x440>
    a006:	9b01      	ldr	r3, [sp, #4]
    a008:	2400      	movs	r4, #0
    a00a:	401d      	ands	r5, r3
    a00c:	2300      	movs	r3, #0
    a00e:	2200      	movs	r2, #0
    a010:	4699      	mov	r9, r3
    a012:	e646      	b.n	9ca2 <__aeabi_dmul+0xce>
    a014:	2a1f      	cmp	r2, #31
    a016:	dc21      	bgt.n	a05c <__aeabi_dmul+0x488>
    a018:	2520      	movs	r5, #32
    a01a:	0020      	movs	r0, r4
    a01c:	1aad      	subs	r5, r5, r2
    a01e:	001e      	movs	r6, r3
    a020:	40ab      	lsls	r3, r5
    a022:	40a8      	lsls	r0, r5
    a024:	40d6      	lsrs	r6, r2
    a026:	1e5d      	subs	r5, r3, #1
    a028:	41ab      	sbcs	r3, r5
    a02a:	4330      	orrs	r0, r6
    a02c:	4318      	orrs	r0, r3
    a02e:	40d4      	lsrs	r4, r2
    a030:	0743      	lsls	r3, r0, #29
    a032:	d009      	beq.n	a048 <__aeabi_dmul+0x474>
    a034:	230f      	movs	r3, #15
    a036:	4003      	ands	r3, r0
    a038:	2b04      	cmp	r3, #4
    a03a:	d005      	beq.n	a048 <__aeabi_dmul+0x474>
    a03c:	0003      	movs	r3, r0
    a03e:	1d18      	adds	r0, r3, #4
    a040:	4298      	cmp	r0, r3
    a042:	419b      	sbcs	r3, r3
    a044:	425b      	negs	r3, r3
    a046:	18e4      	adds	r4, r4, r3
    a048:	0223      	lsls	r3, r4, #8
    a04a:	d521      	bpl.n	a090 <__aeabi_dmul+0x4bc>
    a04c:	2501      	movs	r5, #1
    a04e:	9b01      	ldr	r3, [sp, #4]
    a050:	2401      	movs	r4, #1
    a052:	401d      	ands	r5, r3
    a054:	2300      	movs	r3, #0
    a056:	2200      	movs	r2, #0
    a058:	4699      	mov	r9, r3
    a05a:	e622      	b.n	9ca2 <__aeabi_dmul+0xce>
    a05c:	251f      	movs	r5, #31
    a05e:	0021      	movs	r1, r4
    a060:	426d      	negs	r5, r5
    a062:	1a28      	subs	r0, r5, r0
    a064:	40c1      	lsrs	r1, r0
    a066:	0008      	movs	r0, r1
    a068:	2a20      	cmp	r2, #32
    a06a:	d01d      	beq.n	a0a8 <__aeabi_dmul+0x4d4>
    a06c:	355f      	adds	r5, #95	; 0x5f
    a06e:	1aaa      	subs	r2, r5, r2
    a070:	4094      	lsls	r4, r2
    a072:	4323      	orrs	r3, r4
    a074:	1e5c      	subs	r4, r3, #1
    a076:	41a3      	sbcs	r3, r4
    a078:	2507      	movs	r5, #7
    a07a:	4303      	orrs	r3, r0
    a07c:	401d      	ands	r5, r3
    a07e:	2200      	movs	r2, #0
    a080:	2d00      	cmp	r5, #0
    a082:	d009      	beq.n	a098 <__aeabi_dmul+0x4c4>
    a084:	220f      	movs	r2, #15
    a086:	2400      	movs	r4, #0
    a088:	401a      	ands	r2, r3
    a08a:	0018      	movs	r0, r3
    a08c:	2a04      	cmp	r2, #4
    a08e:	d1d6      	bne.n	a03e <__aeabi_dmul+0x46a>
    a090:	0003      	movs	r3, r0
    a092:	0765      	lsls	r5, r4, #29
    a094:	0264      	lsls	r4, r4, #9
    a096:	0b22      	lsrs	r2, r4, #12
    a098:	08db      	lsrs	r3, r3, #3
    a09a:	432b      	orrs	r3, r5
    a09c:	2501      	movs	r5, #1
    a09e:	4699      	mov	r9, r3
    a0a0:	9b01      	ldr	r3, [sp, #4]
    a0a2:	2400      	movs	r4, #0
    a0a4:	401d      	ands	r5, r3
    a0a6:	e5fc      	b.n	9ca2 <__aeabi_dmul+0xce>
    a0a8:	2400      	movs	r4, #0
    a0aa:	e7e2      	b.n	a072 <__aeabi_dmul+0x49e>
    a0ac:	2280      	movs	r2, #128	; 0x80
    a0ae:	2501      	movs	r5, #1
    a0b0:	0312      	lsls	r2, r2, #12
    a0b2:	4322      	orrs	r2, r4
    a0b4:	9901      	ldr	r1, [sp, #4]
    a0b6:	0312      	lsls	r2, r2, #12
    a0b8:	0b12      	lsrs	r2, r2, #12
    a0ba:	400d      	ands	r5, r1
    a0bc:	4699      	mov	r9, r3
    a0be:	4c04      	ldr	r4, [pc, #16]	; (a0d0 <__aeabi_dmul+0x4fc>)
    a0c0:	e5ef      	b.n	9ca2 <__aeabi_dmul+0xce>
    a0c2:	46c0      	nop			; (mov r8, r8)
    a0c4:	000003ff 	.word	0x000003ff
    a0c8:	feffffff 	.word	0xfeffffff
    a0cc:	000007fe 	.word	0x000007fe
    a0d0:	000007ff 	.word	0x000007ff

0000a0d4 <__aeabi_dsub>:
    a0d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a0d6:	4646      	mov	r6, r8
    a0d8:	46d6      	mov	lr, sl
    a0da:	464f      	mov	r7, r9
    a0dc:	030c      	lsls	r4, r1, #12
    a0de:	b5c0      	push	{r6, r7, lr}
    a0e0:	0fcd      	lsrs	r5, r1, #31
    a0e2:	004e      	lsls	r6, r1, #1
    a0e4:	0a61      	lsrs	r1, r4, #9
    a0e6:	0f44      	lsrs	r4, r0, #29
    a0e8:	430c      	orrs	r4, r1
    a0ea:	00c1      	lsls	r1, r0, #3
    a0ec:	0058      	lsls	r0, r3, #1
    a0ee:	0d40      	lsrs	r0, r0, #21
    a0f0:	4684      	mov	ip, r0
    a0f2:	468a      	mov	sl, r1
    a0f4:	000f      	movs	r7, r1
    a0f6:	0319      	lsls	r1, r3, #12
    a0f8:	0f50      	lsrs	r0, r2, #29
    a0fa:	0a49      	lsrs	r1, r1, #9
    a0fc:	4301      	orrs	r1, r0
    a0fe:	48c6      	ldr	r0, [pc, #792]	; (a418 <__aeabi_dsub+0x344>)
    a100:	0d76      	lsrs	r6, r6, #21
    a102:	46a8      	mov	r8, r5
    a104:	0fdb      	lsrs	r3, r3, #31
    a106:	00d2      	lsls	r2, r2, #3
    a108:	4584      	cmp	ip, r0
    a10a:	d100      	bne.n	a10e <__aeabi_dsub+0x3a>
    a10c:	e0d8      	b.n	a2c0 <__aeabi_dsub+0x1ec>
    a10e:	2001      	movs	r0, #1
    a110:	4043      	eors	r3, r0
    a112:	42ab      	cmp	r3, r5
    a114:	d100      	bne.n	a118 <__aeabi_dsub+0x44>
    a116:	e0a6      	b.n	a266 <__aeabi_dsub+0x192>
    a118:	4660      	mov	r0, ip
    a11a:	1a35      	subs	r5, r6, r0
    a11c:	2d00      	cmp	r5, #0
    a11e:	dc00      	bgt.n	a122 <__aeabi_dsub+0x4e>
    a120:	e105      	b.n	a32e <__aeabi_dsub+0x25a>
    a122:	2800      	cmp	r0, #0
    a124:	d110      	bne.n	a148 <__aeabi_dsub+0x74>
    a126:	000b      	movs	r3, r1
    a128:	4313      	orrs	r3, r2
    a12a:	d100      	bne.n	a12e <__aeabi_dsub+0x5a>
    a12c:	e0d7      	b.n	a2de <__aeabi_dsub+0x20a>
    a12e:	1e6b      	subs	r3, r5, #1
    a130:	2b00      	cmp	r3, #0
    a132:	d000      	beq.n	a136 <__aeabi_dsub+0x62>
    a134:	e14b      	b.n	a3ce <__aeabi_dsub+0x2fa>
    a136:	4653      	mov	r3, sl
    a138:	1a9f      	subs	r7, r3, r2
    a13a:	45ba      	cmp	sl, r7
    a13c:	4180      	sbcs	r0, r0
    a13e:	1a64      	subs	r4, r4, r1
    a140:	4240      	negs	r0, r0
    a142:	1a24      	subs	r4, r4, r0
    a144:	2601      	movs	r6, #1
    a146:	e01e      	b.n	a186 <__aeabi_dsub+0xb2>
    a148:	4bb3      	ldr	r3, [pc, #716]	; (a418 <__aeabi_dsub+0x344>)
    a14a:	429e      	cmp	r6, r3
    a14c:	d048      	beq.n	a1e0 <__aeabi_dsub+0x10c>
    a14e:	2380      	movs	r3, #128	; 0x80
    a150:	041b      	lsls	r3, r3, #16
    a152:	4319      	orrs	r1, r3
    a154:	2d38      	cmp	r5, #56	; 0x38
    a156:	dd00      	ble.n	a15a <__aeabi_dsub+0x86>
    a158:	e119      	b.n	a38e <__aeabi_dsub+0x2ba>
    a15a:	2d1f      	cmp	r5, #31
    a15c:	dd00      	ble.n	a160 <__aeabi_dsub+0x8c>
    a15e:	e14c      	b.n	a3fa <__aeabi_dsub+0x326>
    a160:	2320      	movs	r3, #32
    a162:	000f      	movs	r7, r1
    a164:	1b5b      	subs	r3, r3, r5
    a166:	0010      	movs	r0, r2
    a168:	409a      	lsls	r2, r3
    a16a:	409f      	lsls	r7, r3
    a16c:	40e8      	lsrs	r0, r5
    a16e:	1e53      	subs	r3, r2, #1
    a170:	419a      	sbcs	r2, r3
    a172:	40e9      	lsrs	r1, r5
    a174:	4307      	orrs	r7, r0
    a176:	4317      	orrs	r7, r2
    a178:	4653      	mov	r3, sl
    a17a:	1bdf      	subs	r7, r3, r7
    a17c:	1a61      	subs	r1, r4, r1
    a17e:	45ba      	cmp	sl, r7
    a180:	41a4      	sbcs	r4, r4
    a182:	4264      	negs	r4, r4
    a184:	1b0c      	subs	r4, r1, r4
    a186:	0223      	lsls	r3, r4, #8
    a188:	d400      	bmi.n	a18c <__aeabi_dsub+0xb8>
    a18a:	e0c5      	b.n	a318 <__aeabi_dsub+0x244>
    a18c:	0264      	lsls	r4, r4, #9
    a18e:	0a65      	lsrs	r5, r4, #9
    a190:	2d00      	cmp	r5, #0
    a192:	d100      	bne.n	a196 <__aeabi_dsub+0xc2>
    a194:	e0f6      	b.n	a384 <__aeabi_dsub+0x2b0>
    a196:	0028      	movs	r0, r5
    a198:	f000 fc5c 	bl	aa54 <__clzsi2>
    a19c:	0003      	movs	r3, r0
    a19e:	3b08      	subs	r3, #8
    a1a0:	2b1f      	cmp	r3, #31
    a1a2:	dd00      	ble.n	a1a6 <__aeabi_dsub+0xd2>
    a1a4:	e0e9      	b.n	a37a <__aeabi_dsub+0x2a6>
    a1a6:	2220      	movs	r2, #32
    a1a8:	003c      	movs	r4, r7
    a1aa:	1ad2      	subs	r2, r2, r3
    a1ac:	409d      	lsls	r5, r3
    a1ae:	40d4      	lsrs	r4, r2
    a1b0:	409f      	lsls	r7, r3
    a1b2:	4325      	orrs	r5, r4
    a1b4:	429e      	cmp	r6, r3
    a1b6:	dd00      	ble.n	a1ba <__aeabi_dsub+0xe6>
    a1b8:	e0db      	b.n	a372 <__aeabi_dsub+0x29e>
    a1ba:	1b9e      	subs	r6, r3, r6
    a1bc:	1c73      	adds	r3, r6, #1
    a1be:	2b1f      	cmp	r3, #31
    a1c0:	dd00      	ble.n	a1c4 <__aeabi_dsub+0xf0>
    a1c2:	e10a      	b.n	a3da <__aeabi_dsub+0x306>
    a1c4:	2220      	movs	r2, #32
    a1c6:	0038      	movs	r0, r7
    a1c8:	1ad2      	subs	r2, r2, r3
    a1ca:	0029      	movs	r1, r5
    a1cc:	4097      	lsls	r7, r2
    a1ce:	002c      	movs	r4, r5
    a1d0:	4091      	lsls	r1, r2
    a1d2:	40d8      	lsrs	r0, r3
    a1d4:	1e7a      	subs	r2, r7, #1
    a1d6:	4197      	sbcs	r7, r2
    a1d8:	40dc      	lsrs	r4, r3
    a1da:	2600      	movs	r6, #0
    a1dc:	4301      	orrs	r1, r0
    a1de:	430f      	orrs	r7, r1
    a1e0:	077b      	lsls	r3, r7, #29
    a1e2:	d009      	beq.n	a1f8 <__aeabi_dsub+0x124>
    a1e4:	230f      	movs	r3, #15
    a1e6:	403b      	ands	r3, r7
    a1e8:	2b04      	cmp	r3, #4
    a1ea:	d005      	beq.n	a1f8 <__aeabi_dsub+0x124>
    a1ec:	1d3b      	adds	r3, r7, #4
    a1ee:	42bb      	cmp	r3, r7
    a1f0:	41bf      	sbcs	r7, r7
    a1f2:	427f      	negs	r7, r7
    a1f4:	19e4      	adds	r4, r4, r7
    a1f6:	001f      	movs	r7, r3
    a1f8:	0223      	lsls	r3, r4, #8
    a1fa:	d525      	bpl.n	a248 <__aeabi_dsub+0x174>
    a1fc:	4b86      	ldr	r3, [pc, #536]	; (a418 <__aeabi_dsub+0x344>)
    a1fe:	3601      	adds	r6, #1
    a200:	429e      	cmp	r6, r3
    a202:	d100      	bne.n	a206 <__aeabi_dsub+0x132>
    a204:	e0af      	b.n	a366 <__aeabi_dsub+0x292>
    a206:	4b85      	ldr	r3, [pc, #532]	; (a41c <__aeabi_dsub+0x348>)
    a208:	2501      	movs	r5, #1
    a20a:	401c      	ands	r4, r3
    a20c:	4643      	mov	r3, r8
    a20e:	0762      	lsls	r2, r4, #29
    a210:	08ff      	lsrs	r7, r7, #3
    a212:	0264      	lsls	r4, r4, #9
    a214:	0576      	lsls	r6, r6, #21
    a216:	4317      	orrs	r7, r2
    a218:	0b24      	lsrs	r4, r4, #12
    a21a:	0d76      	lsrs	r6, r6, #21
    a21c:	401d      	ands	r5, r3
    a21e:	2100      	movs	r1, #0
    a220:	0324      	lsls	r4, r4, #12
    a222:	0b23      	lsrs	r3, r4, #12
    a224:	0d0c      	lsrs	r4, r1, #20
    a226:	4a7e      	ldr	r2, [pc, #504]	; (a420 <__aeabi_dsub+0x34c>)
    a228:	0524      	lsls	r4, r4, #20
    a22a:	431c      	orrs	r4, r3
    a22c:	4014      	ands	r4, r2
    a22e:	0533      	lsls	r3, r6, #20
    a230:	4323      	orrs	r3, r4
    a232:	005b      	lsls	r3, r3, #1
    a234:	07ed      	lsls	r5, r5, #31
    a236:	085b      	lsrs	r3, r3, #1
    a238:	432b      	orrs	r3, r5
    a23a:	0038      	movs	r0, r7
    a23c:	0019      	movs	r1, r3
    a23e:	bc1c      	pop	{r2, r3, r4}
    a240:	4690      	mov	r8, r2
    a242:	4699      	mov	r9, r3
    a244:	46a2      	mov	sl, r4
    a246:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a248:	2501      	movs	r5, #1
    a24a:	4643      	mov	r3, r8
    a24c:	0762      	lsls	r2, r4, #29
    a24e:	08ff      	lsrs	r7, r7, #3
    a250:	4317      	orrs	r7, r2
    a252:	08e4      	lsrs	r4, r4, #3
    a254:	401d      	ands	r5, r3
    a256:	4b70      	ldr	r3, [pc, #448]	; (a418 <__aeabi_dsub+0x344>)
    a258:	429e      	cmp	r6, r3
    a25a:	d036      	beq.n	a2ca <__aeabi_dsub+0x1f6>
    a25c:	0324      	lsls	r4, r4, #12
    a25e:	0576      	lsls	r6, r6, #21
    a260:	0b24      	lsrs	r4, r4, #12
    a262:	0d76      	lsrs	r6, r6, #21
    a264:	e7db      	b.n	a21e <__aeabi_dsub+0x14a>
    a266:	4663      	mov	r3, ip
    a268:	1af3      	subs	r3, r6, r3
    a26a:	2b00      	cmp	r3, #0
    a26c:	dc00      	bgt.n	a270 <__aeabi_dsub+0x19c>
    a26e:	e094      	b.n	a39a <__aeabi_dsub+0x2c6>
    a270:	4660      	mov	r0, ip
    a272:	2800      	cmp	r0, #0
    a274:	d035      	beq.n	a2e2 <__aeabi_dsub+0x20e>
    a276:	4868      	ldr	r0, [pc, #416]	; (a418 <__aeabi_dsub+0x344>)
    a278:	4286      	cmp	r6, r0
    a27a:	d0b1      	beq.n	a1e0 <__aeabi_dsub+0x10c>
    a27c:	2780      	movs	r7, #128	; 0x80
    a27e:	043f      	lsls	r7, r7, #16
    a280:	4339      	orrs	r1, r7
    a282:	2b38      	cmp	r3, #56	; 0x38
    a284:	dc00      	bgt.n	a288 <__aeabi_dsub+0x1b4>
    a286:	e0fd      	b.n	a484 <__aeabi_dsub+0x3b0>
    a288:	430a      	orrs	r2, r1
    a28a:	0017      	movs	r7, r2
    a28c:	2100      	movs	r1, #0
    a28e:	1e7a      	subs	r2, r7, #1
    a290:	4197      	sbcs	r7, r2
    a292:	4457      	add	r7, sl
    a294:	4557      	cmp	r7, sl
    a296:	4180      	sbcs	r0, r0
    a298:	1909      	adds	r1, r1, r4
    a29a:	4244      	negs	r4, r0
    a29c:	190c      	adds	r4, r1, r4
    a29e:	0223      	lsls	r3, r4, #8
    a2a0:	d53a      	bpl.n	a318 <__aeabi_dsub+0x244>
    a2a2:	4b5d      	ldr	r3, [pc, #372]	; (a418 <__aeabi_dsub+0x344>)
    a2a4:	3601      	adds	r6, #1
    a2a6:	429e      	cmp	r6, r3
    a2a8:	d100      	bne.n	a2ac <__aeabi_dsub+0x1d8>
    a2aa:	e14b      	b.n	a544 <__aeabi_dsub+0x470>
    a2ac:	2201      	movs	r2, #1
    a2ae:	4b5b      	ldr	r3, [pc, #364]	; (a41c <__aeabi_dsub+0x348>)
    a2b0:	401c      	ands	r4, r3
    a2b2:	087b      	lsrs	r3, r7, #1
    a2b4:	4017      	ands	r7, r2
    a2b6:	431f      	orrs	r7, r3
    a2b8:	07e2      	lsls	r2, r4, #31
    a2ba:	4317      	orrs	r7, r2
    a2bc:	0864      	lsrs	r4, r4, #1
    a2be:	e78f      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a2c0:	0008      	movs	r0, r1
    a2c2:	4310      	orrs	r0, r2
    a2c4:	d000      	beq.n	a2c8 <__aeabi_dsub+0x1f4>
    a2c6:	e724      	b.n	a112 <__aeabi_dsub+0x3e>
    a2c8:	e721      	b.n	a10e <__aeabi_dsub+0x3a>
    a2ca:	0023      	movs	r3, r4
    a2cc:	433b      	orrs	r3, r7
    a2ce:	d100      	bne.n	a2d2 <__aeabi_dsub+0x1fe>
    a2d0:	e1b9      	b.n	a646 <__aeabi_dsub+0x572>
    a2d2:	2280      	movs	r2, #128	; 0x80
    a2d4:	0312      	lsls	r2, r2, #12
    a2d6:	4314      	orrs	r4, r2
    a2d8:	0324      	lsls	r4, r4, #12
    a2da:	0b24      	lsrs	r4, r4, #12
    a2dc:	e79f      	b.n	a21e <__aeabi_dsub+0x14a>
    a2de:	002e      	movs	r6, r5
    a2e0:	e77e      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a2e2:	0008      	movs	r0, r1
    a2e4:	4310      	orrs	r0, r2
    a2e6:	d100      	bne.n	a2ea <__aeabi_dsub+0x216>
    a2e8:	e0ca      	b.n	a480 <__aeabi_dsub+0x3ac>
    a2ea:	1e58      	subs	r0, r3, #1
    a2ec:	4684      	mov	ip, r0
    a2ee:	2800      	cmp	r0, #0
    a2f0:	d000      	beq.n	a2f4 <__aeabi_dsub+0x220>
    a2f2:	e0e7      	b.n	a4c4 <__aeabi_dsub+0x3f0>
    a2f4:	4452      	add	r2, sl
    a2f6:	4552      	cmp	r2, sl
    a2f8:	4180      	sbcs	r0, r0
    a2fa:	1864      	adds	r4, r4, r1
    a2fc:	4240      	negs	r0, r0
    a2fe:	1824      	adds	r4, r4, r0
    a300:	0017      	movs	r7, r2
    a302:	2601      	movs	r6, #1
    a304:	0223      	lsls	r3, r4, #8
    a306:	d507      	bpl.n	a318 <__aeabi_dsub+0x244>
    a308:	2602      	movs	r6, #2
    a30a:	e7cf      	b.n	a2ac <__aeabi_dsub+0x1d8>
    a30c:	4664      	mov	r4, ip
    a30e:	432c      	orrs	r4, r5
    a310:	d100      	bne.n	a314 <__aeabi_dsub+0x240>
    a312:	e1b3      	b.n	a67c <__aeabi_dsub+0x5a8>
    a314:	002c      	movs	r4, r5
    a316:	4667      	mov	r7, ip
    a318:	077b      	lsls	r3, r7, #29
    a31a:	d000      	beq.n	a31e <__aeabi_dsub+0x24a>
    a31c:	e762      	b.n	a1e4 <__aeabi_dsub+0x110>
    a31e:	0763      	lsls	r3, r4, #29
    a320:	08ff      	lsrs	r7, r7, #3
    a322:	431f      	orrs	r7, r3
    a324:	2501      	movs	r5, #1
    a326:	4643      	mov	r3, r8
    a328:	08e4      	lsrs	r4, r4, #3
    a32a:	401d      	ands	r5, r3
    a32c:	e793      	b.n	a256 <__aeabi_dsub+0x182>
    a32e:	2d00      	cmp	r5, #0
    a330:	d178      	bne.n	a424 <__aeabi_dsub+0x350>
    a332:	1c75      	adds	r5, r6, #1
    a334:	056d      	lsls	r5, r5, #21
    a336:	0d6d      	lsrs	r5, r5, #21
    a338:	2d01      	cmp	r5, #1
    a33a:	dc00      	bgt.n	a33e <__aeabi_dsub+0x26a>
    a33c:	e0f2      	b.n	a524 <__aeabi_dsub+0x450>
    a33e:	4650      	mov	r0, sl
    a340:	1a80      	subs	r0, r0, r2
    a342:	4582      	cmp	sl, r0
    a344:	41bf      	sbcs	r7, r7
    a346:	1a65      	subs	r5, r4, r1
    a348:	427f      	negs	r7, r7
    a34a:	1bed      	subs	r5, r5, r7
    a34c:	4684      	mov	ip, r0
    a34e:	0228      	lsls	r0, r5, #8
    a350:	d400      	bmi.n	a354 <__aeabi_dsub+0x280>
    a352:	e08c      	b.n	a46e <__aeabi_dsub+0x39a>
    a354:	4650      	mov	r0, sl
    a356:	1a17      	subs	r7, r2, r0
    a358:	42ba      	cmp	r2, r7
    a35a:	4192      	sbcs	r2, r2
    a35c:	1b0c      	subs	r4, r1, r4
    a35e:	4255      	negs	r5, r2
    a360:	1b65      	subs	r5, r4, r5
    a362:	4698      	mov	r8, r3
    a364:	e714      	b.n	a190 <__aeabi_dsub+0xbc>
    a366:	2501      	movs	r5, #1
    a368:	4643      	mov	r3, r8
    a36a:	2400      	movs	r4, #0
    a36c:	401d      	ands	r5, r3
    a36e:	2700      	movs	r7, #0
    a370:	e755      	b.n	a21e <__aeabi_dsub+0x14a>
    a372:	4c2a      	ldr	r4, [pc, #168]	; (a41c <__aeabi_dsub+0x348>)
    a374:	1af6      	subs	r6, r6, r3
    a376:	402c      	ands	r4, r5
    a378:	e732      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a37a:	003d      	movs	r5, r7
    a37c:	3828      	subs	r0, #40	; 0x28
    a37e:	4085      	lsls	r5, r0
    a380:	2700      	movs	r7, #0
    a382:	e717      	b.n	a1b4 <__aeabi_dsub+0xe0>
    a384:	0038      	movs	r0, r7
    a386:	f000 fb65 	bl	aa54 <__clzsi2>
    a38a:	3020      	adds	r0, #32
    a38c:	e706      	b.n	a19c <__aeabi_dsub+0xc8>
    a38e:	430a      	orrs	r2, r1
    a390:	0017      	movs	r7, r2
    a392:	2100      	movs	r1, #0
    a394:	1e7a      	subs	r2, r7, #1
    a396:	4197      	sbcs	r7, r2
    a398:	e6ee      	b.n	a178 <__aeabi_dsub+0xa4>
    a39a:	2b00      	cmp	r3, #0
    a39c:	d000      	beq.n	a3a0 <__aeabi_dsub+0x2cc>
    a39e:	e0e5      	b.n	a56c <__aeabi_dsub+0x498>
    a3a0:	1c73      	adds	r3, r6, #1
    a3a2:	469c      	mov	ip, r3
    a3a4:	055b      	lsls	r3, r3, #21
    a3a6:	0d5b      	lsrs	r3, r3, #21
    a3a8:	2b01      	cmp	r3, #1
    a3aa:	dc00      	bgt.n	a3ae <__aeabi_dsub+0x2da>
    a3ac:	e09f      	b.n	a4ee <__aeabi_dsub+0x41a>
    a3ae:	4b1a      	ldr	r3, [pc, #104]	; (a418 <__aeabi_dsub+0x344>)
    a3b0:	459c      	cmp	ip, r3
    a3b2:	d100      	bne.n	a3b6 <__aeabi_dsub+0x2e2>
    a3b4:	e0c5      	b.n	a542 <__aeabi_dsub+0x46e>
    a3b6:	4452      	add	r2, sl
    a3b8:	4552      	cmp	r2, sl
    a3ba:	4180      	sbcs	r0, r0
    a3bc:	1864      	adds	r4, r4, r1
    a3be:	4240      	negs	r0, r0
    a3c0:	1824      	adds	r4, r4, r0
    a3c2:	07e7      	lsls	r7, r4, #31
    a3c4:	0852      	lsrs	r2, r2, #1
    a3c6:	4317      	orrs	r7, r2
    a3c8:	0864      	lsrs	r4, r4, #1
    a3ca:	4666      	mov	r6, ip
    a3cc:	e708      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a3ce:	4812      	ldr	r0, [pc, #72]	; (a418 <__aeabi_dsub+0x344>)
    a3d0:	4285      	cmp	r5, r0
    a3d2:	d100      	bne.n	a3d6 <__aeabi_dsub+0x302>
    a3d4:	e085      	b.n	a4e2 <__aeabi_dsub+0x40e>
    a3d6:	001d      	movs	r5, r3
    a3d8:	e6bc      	b.n	a154 <__aeabi_dsub+0x80>
    a3da:	0029      	movs	r1, r5
    a3dc:	3e1f      	subs	r6, #31
    a3de:	40f1      	lsrs	r1, r6
    a3e0:	2b20      	cmp	r3, #32
    a3e2:	d100      	bne.n	a3e6 <__aeabi_dsub+0x312>
    a3e4:	e07f      	b.n	a4e6 <__aeabi_dsub+0x412>
    a3e6:	2240      	movs	r2, #64	; 0x40
    a3e8:	1ad3      	subs	r3, r2, r3
    a3ea:	409d      	lsls	r5, r3
    a3ec:	432f      	orrs	r7, r5
    a3ee:	1e7d      	subs	r5, r7, #1
    a3f0:	41af      	sbcs	r7, r5
    a3f2:	2400      	movs	r4, #0
    a3f4:	430f      	orrs	r7, r1
    a3f6:	2600      	movs	r6, #0
    a3f8:	e78e      	b.n	a318 <__aeabi_dsub+0x244>
    a3fa:	002b      	movs	r3, r5
    a3fc:	000f      	movs	r7, r1
    a3fe:	3b20      	subs	r3, #32
    a400:	40df      	lsrs	r7, r3
    a402:	2d20      	cmp	r5, #32
    a404:	d071      	beq.n	a4ea <__aeabi_dsub+0x416>
    a406:	2340      	movs	r3, #64	; 0x40
    a408:	1b5d      	subs	r5, r3, r5
    a40a:	40a9      	lsls	r1, r5
    a40c:	430a      	orrs	r2, r1
    a40e:	1e51      	subs	r1, r2, #1
    a410:	418a      	sbcs	r2, r1
    a412:	2100      	movs	r1, #0
    a414:	4317      	orrs	r7, r2
    a416:	e6af      	b.n	a178 <__aeabi_dsub+0xa4>
    a418:	000007ff 	.word	0x000007ff
    a41c:	ff7fffff 	.word	0xff7fffff
    a420:	800fffff 	.word	0x800fffff
    a424:	2e00      	cmp	r6, #0
    a426:	d03e      	beq.n	a4a6 <__aeabi_dsub+0x3d2>
    a428:	4eb3      	ldr	r6, [pc, #716]	; (a6f8 <__aeabi_dsub+0x624>)
    a42a:	45b4      	cmp	ip, r6
    a42c:	d045      	beq.n	a4ba <__aeabi_dsub+0x3e6>
    a42e:	2680      	movs	r6, #128	; 0x80
    a430:	0436      	lsls	r6, r6, #16
    a432:	426d      	negs	r5, r5
    a434:	4334      	orrs	r4, r6
    a436:	2d38      	cmp	r5, #56	; 0x38
    a438:	dd00      	ble.n	a43c <__aeabi_dsub+0x368>
    a43a:	e0a8      	b.n	a58e <__aeabi_dsub+0x4ba>
    a43c:	2d1f      	cmp	r5, #31
    a43e:	dd00      	ble.n	a442 <__aeabi_dsub+0x36e>
    a440:	e11f      	b.n	a682 <__aeabi_dsub+0x5ae>
    a442:	2620      	movs	r6, #32
    a444:	0027      	movs	r7, r4
    a446:	4650      	mov	r0, sl
    a448:	1b76      	subs	r6, r6, r5
    a44a:	40b7      	lsls	r7, r6
    a44c:	40e8      	lsrs	r0, r5
    a44e:	4307      	orrs	r7, r0
    a450:	4650      	mov	r0, sl
    a452:	40b0      	lsls	r0, r6
    a454:	1e46      	subs	r6, r0, #1
    a456:	41b0      	sbcs	r0, r6
    a458:	40ec      	lsrs	r4, r5
    a45a:	4338      	orrs	r0, r7
    a45c:	1a17      	subs	r7, r2, r0
    a45e:	42ba      	cmp	r2, r7
    a460:	4192      	sbcs	r2, r2
    a462:	1b0c      	subs	r4, r1, r4
    a464:	4252      	negs	r2, r2
    a466:	1aa4      	subs	r4, r4, r2
    a468:	4666      	mov	r6, ip
    a46a:	4698      	mov	r8, r3
    a46c:	e68b      	b.n	a186 <__aeabi_dsub+0xb2>
    a46e:	4664      	mov	r4, ip
    a470:	4667      	mov	r7, ip
    a472:	432c      	orrs	r4, r5
    a474:	d000      	beq.n	a478 <__aeabi_dsub+0x3a4>
    a476:	e68b      	b.n	a190 <__aeabi_dsub+0xbc>
    a478:	2500      	movs	r5, #0
    a47a:	2600      	movs	r6, #0
    a47c:	2700      	movs	r7, #0
    a47e:	e6ea      	b.n	a256 <__aeabi_dsub+0x182>
    a480:	001e      	movs	r6, r3
    a482:	e6ad      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a484:	2b1f      	cmp	r3, #31
    a486:	dc60      	bgt.n	a54a <__aeabi_dsub+0x476>
    a488:	2720      	movs	r7, #32
    a48a:	1af8      	subs	r0, r7, r3
    a48c:	000f      	movs	r7, r1
    a48e:	4684      	mov	ip, r0
    a490:	4087      	lsls	r7, r0
    a492:	0010      	movs	r0, r2
    a494:	40d8      	lsrs	r0, r3
    a496:	4307      	orrs	r7, r0
    a498:	4660      	mov	r0, ip
    a49a:	4082      	lsls	r2, r0
    a49c:	1e50      	subs	r0, r2, #1
    a49e:	4182      	sbcs	r2, r0
    a4a0:	40d9      	lsrs	r1, r3
    a4a2:	4317      	orrs	r7, r2
    a4a4:	e6f5      	b.n	a292 <__aeabi_dsub+0x1be>
    a4a6:	0026      	movs	r6, r4
    a4a8:	4650      	mov	r0, sl
    a4aa:	4306      	orrs	r6, r0
    a4ac:	d005      	beq.n	a4ba <__aeabi_dsub+0x3e6>
    a4ae:	43ed      	mvns	r5, r5
    a4b0:	2d00      	cmp	r5, #0
    a4b2:	d0d3      	beq.n	a45c <__aeabi_dsub+0x388>
    a4b4:	4e90      	ldr	r6, [pc, #576]	; (a6f8 <__aeabi_dsub+0x624>)
    a4b6:	45b4      	cmp	ip, r6
    a4b8:	d1bd      	bne.n	a436 <__aeabi_dsub+0x362>
    a4ba:	000c      	movs	r4, r1
    a4bc:	0017      	movs	r7, r2
    a4be:	4666      	mov	r6, ip
    a4c0:	4698      	mov	r8, r3
    a4c2:	e68d      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a4c4:	488c      	ldr	r0, [pc, #560]	; (a6f8 <__aeabi_dsub+0x624>)
    a4c6:	4283      	cmp	r3, r0
    a4c8:	d00b      	beq.n	a4e2 <__aeabi_dsub+0x40e>
    a4ca:	4663      	mov	r3, ip
    a4cc:	e6d9      	b.n	a282 <__aeabi_dsub+0x1ae>
    a4ce:	2d00      	cmp	r5, #0
    a4d0:	d000      	beq.n	a4d4 <__aeabi_dsub+0x400>
    a4d2:	e096      	b.n	a602 <__aeabi_dsub+0x52e>
    a4d4:	0008      	movs	r0, r1
    a4d6:	4310      	orrs	r0, r2
    a4d8:	d100      	bne.n	a4dc <__aeabi_dsub+0x408>
    a4da:	e0e2      	b.n	a6a2 <__aeabi_dsub+0x5ce>
    a4dc:	000c      	movs	r4, r1
    a4de:	0017      	movs	r7, r2
    a4e0:	4698      	mov	r8, r3
    a4e2:	4e85      	ldr	r6, [pc, #532]	; (a6f8 <__aeabi_dsub+0x624>)
    a4e4:	e67c      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a4e6:	2500      	movs	r5, #0
    a4e8:	e780      	b.n	a3ec <__aeabi_dsub+0x318>
    a4ea:	2100      	movs	r1, #0
    a4ec:	e78e      	b.n	a40c <__aeabi_dsub+0x338>
    a4ee:	0023      	movs	r3, r4
    a4f0:	4650      	mov	r0, sl
    a4f2:	4303      	orrs	r3, r0
    a4f4:	2e00      	cmp	r6, #0
    a4f6:	d000      	beq.n	a4fa <__aeabi_dsub+0x426>
    a4f8:	e0a8      	b.n	a64c <__aeabi_dsub+0x578>
    a4fa:	2b00      	cmp	r3, #0
    a4fc:	d100      	bne.n	a500 <__aeabi_dsub+0x42c>
    a4fe:	e0de      	b.n	a6be <__aeabi_dsub+0x5ea>
    a500:	000b      	movs	r3, r1
    a502:	4313      	orrs	r3, r2
    a504:	d100      	bne.n	a508 <__aeabi_dsub+0x434>
    a506:	e66b      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a508:	4452      	add	r2, sl
    a50a:	4552      	cmp	r2, sl
    a50c:	4180      	sbcs	r0, r0
    a50e:	1864      	adds	r4, r4, r1
    a510:	4240      	negs	r0, r0
    a512:	1824      	adds	r4, r4, r0
    a514:	0017      	movs	r7, r2
    a516:	0223      	lsls	r3, r4, #8
    a518:	d400      	bmi.n	a51c <__aeabi_dsub+0x448>
    a51a:	e6fd      	b.n	a318 <__aeabi_dsub+0x244>
    a51c:	4b77      	ldr	r3, [pc, #476]	; (a6fc <__aeabi_dsub+0x628>)
    a51e:	4666      	mov	r6, ip
    a520:	401c      	ands	r4, r3
    a522:	e65d      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a524:	0025      	movs	r5, r4
    a526:	4650      	mov	r0, sl
    a528:	4305      	orrs	r5, r0
    a52a:	2e00      	cmp	r6, #0
    a52c:	d1cf      	bne.n	a4ce <__aeabi_dsub+0x3fa>
    a52e:	2d00      	cmp	r5, #0
    a530:	d14f      	bne.n	a5d2 <__aeabi_dsub+0x4fe>
    a532:	000c      	movs	r4, r1
    a534:	4314      	orrs	r4, r2
    a536:	d100      	bne.n	a53a <__aeabi_dsub+0x466>
    a538:	e0a0      	b.n	a67c <__aeabi_dsub+0x5a8>
    a53a:	000c      	movs	r4, r1
    a53c:	0017      	movs	r7, r2
    a53e:	4698      	mov	r8, r3
    a540:	e64e      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a542:	4666      	mov	r6, ip
    a544:	2400      	movs	r4, #0
    a546:	2700      	movs	r7, #0
    a548:	e685      	b.n	a256 <__aeabi_dsub+0x182>
    a54a:	001f      	movs	r7, r3
    a54c:	0008      	movs	r0, r1
    a54e:	3f20      	subs	r7, #32
    a550:	40f8      	lsrs	r0, r7
    a552:	0007      	movs	r7, r0
    a554:	2b20      	cmp	r3, #32
    a556:	d100      	bne.n	a55a <__aeabi_dsub+0x486>
    a558:	e08e      	b.n	a678 <__aeabi_dsub+0x5a4>
    a55a:	2040      	movs	r0, #64	; 0x40
    a55c:	1ac3      	subs	r3, r0, r3
    a55e:	4099      	lsls	r1, r3
    a560:	430a      	orrs	r2, r1
    a562:	1e51      	subs	r1, r2, #1
    a564:	418a      	sbcs	r2, r1
    a566:	2100      	movs	r1, #0
    a568:	4317      	orrs	r7, r2
    a56a:	e692      	b.n	a292 <__aeabi_dsub+0x1be>
    a56c:	2e00      	cmp	r6, #0
    a56e:	d114      	bne.n	a59a <__aeabi_dsub+0x4c6>
    a570:	0026      	movs	r6, r4
    a572:	4650      	mov	r0, sl
    a574:	4306      	orrs	r6, r0
    a576:	d062      	beq.n	a63e <__aeabi_dsub+0x56a>
    a578:	43db      	mvns	r3, r3
    a57a:	2b00      	cmp	r3, #0
    a57c:	d15c      	bne.n	a638 <__aeabi_dsub+0x564>
    a57e:	1887      	adds	r7, r0, r2
    a580:	4297      	cmp	r7, r2
    a582:	4192      	sbcs	r2, r2
    a584:	1864      	adds	r4, r4, r1
    a586:	4252      	negs	r2, r2
    a588:	18a4      	adds	r4, r4, r2
    a58a:	4666      	mov	r6, ip
    a58c:	e687      	b.n	a29e <__aeabi_dsub+0x1ca>
    a58e:	4650      	mov	r0, sl
    a590:	4320      	orrs	r0, r4
    a592:	1e44      	subs	r4, r0, #1
    a594:	41a0      	sbcs	r0, r4
    a596:	2400      	movs	r4, #0
    a598:	e760      	b.n	a45c <__aeabi_dsub+0x388>
    a59a:	4e57      	ldr	r6, [pc, #348]	; (a6f8 <__aeabi_dsub+0x624>)
    a59c:	45b4      	cmp	ip, r6
    a59e:	d04e      	beq.n	a63e <__aeabi_dsub+0x56a>
    a5a0:	2680      	movs	r6, #128	; 0x80
    a5a2:	0436      	lsls	r6, r6, #16
    a5a4:	425b      	negs	r3, r3
    a5a6:	4334      	orrs	r4, r6
    a5a8:	2b38      	cmp	r3, #56	; 0x38
    a5aa:	dd00      	ble.n	a5ae <__aeabi_dsub+0x4da>
    a5ac:	e07f      	b.n	a6ae <__aeabi_dsub+0x5da>
    a5ae:	2b1f      	cmp	r3, #31
    a5b0:	dd00      	ble.n	a5b4 <__aeabi_dsub+0x4e0>
    a5b2:	e08b      	b.n	a6cc <__aeabi_dsub+0x5f8>
    a5b4:	2620      	movs	r6, #32
    a5b6:	0027      	movs	r7, r4
    a5b8:	4650      	mov	r0, sl
    a5ba:	1af6      	subs	r6, r6, r3
    a5bc:	40b7      	lsls	r7, r6
    a5be:	40d8      	lsrs	r0, r3
    a5c0:	4307      	orrs	r7, r0
    a5c2:	4650      	mov	r0, sl
    a5c4:	40b0      	lsls	r0, r6
    a5c6:	1e46      	subs	r6, r0, #1
    a5c8:	41b0      	sbcs	r0, r6
    a5ca:	4307      	orrs	r7, r0
    a5cc:	40dc      	lsrs	r4, r3
    a5ce:	18bf      	adds	r7, r7, r2
    a5d0:	e7d6      	b.n	a580 <__aeabi_dsub+0x4ac>
    a5d2:	000d      	movs	r5, r1
    a5d4:	4315      	orrs	r5, r2
    a5d6:	d100      	bne.n	a5da <__aeabi_dsub+0x506>
    a5d8:	e602      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a5da:	4650      	mov	r0, sl
    a5dc:	1a80      	subs	r0, r0, r2
    a5de:	4582      	cmp	sl, r0
    a5e0:	41bf      	sbcs	r7, r7
    a5e2:	1a65      	subs	r5, r4, r1
    a5e4:	427f      	negs	r7, r7
    a5e6:	1bed      	subs	r5, r5, r7
    a5e8:	4684      	mov	ip, r0
    a5ea:	0228      	lsls	r0, r5, #8
    a5ec:	d400      	bmi.n	a5f0 <__aeabi_dsub+0x51c>
    a5ee:	e68d      	b.n	a30c <__aeabi_dsub+0x238>
    a5f0:	4650      	mov	r0, sl
    a5f2:	1a17      	subs	r7, r2, r0
    a5f4:	42ba      	cmp	r2, r7
    a5f6:	4192      	sbcs	r2, r2
    a5f8:	1b0c      	subs	r4, r1, r4
    a5fa:	4252      	negs	r2, r2
    a5fc:	1aa4      	subs	r4, r4, r2
    a5fe:	4698      	mov	r8, r3
    a600:	e5ee      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a602:	000d      	movs	r5, r1
    a604:	4315      	orrs	r5, r2
    a606:	d100      	bne.n	a60a <__aeabi_dsub+0x536>
    a608:	e76b      	b.n	a4e2 <__aeabi_dsub+0x40e>
    a60a:	4650      	mov	r0, sl
    a60c:	0767      	lsls	r7, r4, #29
    a60e:	08c0      	lsrs	r0, r0, #3
    a610:	4307      	orrs	r7, r0
    a612:	2080      	movs	r0, #128	; 0x80
    a614:	08e4      	lsrs	r4, r4, #3
    a616:	0300      	lsls	r0, r0, #12
    a618:	4204      	tst	r4, r0
    a61a:	d007      	beq.n	a62c <__aeabi_dsub+0x558>
    a61c:	08cd      	lsrs	r5, r1, #3
    a61e:	4205      	tst	r5, r0
    a620:	d104      	bne.n	a62c <__aeabi_dsub+0x558>
    a622:	002c      	movs	r4, r5
    a624:	4698      	mov	r8, r3
    a626:	08d7      	lsrs	r7, r2, #3
    a628:	0749      	lsls	r1, r1, #29
    a62a:	430f      	orrs	r7, r1
    a62c:	0f7b      	lsrs	r3, r7, #29
    a62e:	00e4      	lsls	r4, r4, #3
    a630:	431c      	orrs	r4, r3
    a632:	00ff      	lsls	r7, r7, #3
    a634:	4e30      	ldr	r6, [pc, #192]	; (a6f8 <__aeabi_dsub+0x624>)
    a636:	e5d3      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a638:	4e2f      	ldr	r6, [pc, #188]	; (a6f8 <__aeabi_dsub+0x624>)
    a63a:	45b4      	cmp	ip, r6
    a63c:	d1b4      	bne.n	a5a8 <__aeabi_dsub+0x4d4>
    a63e:	000c      	movs	r4, r1
    a640:	0017      	movs	r7, r2
    a642:	4666      	mov	r6, ip
    a644:	e5cc      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a646:	2700      	movs	r7, #0
    a648:	2400      	movs	r4, #0
    a64a:	e5e8      	b.n	a21e <__aeabi_dsub+0x14a>
    a64c:	2b00      	cmp	r3, #0
    a64e:	d039      	beq.n	a6c4 <__aeabi_dsub+0x5f0>
    a650:	000b      	movs	r3, r1
    a652:	4313      	orrs	r3, r2
    a654:	d100      	bne.n	a658 <__aeabi_dsub+0x584>
    a656:	e744      	b.n	a4e2 <__aeabi_dsub+0x40e>
    a658:	08c0      	lsrs	r0, r0, #3
    a65a:	0767      	lsls	r7, r4, #29
    a65c:	4307      	orrs	r7, r0
    a65e:	2080      	movs	r0, #128	; 0x80
    a660:	08e4      	lsrs	r4, r4, #3
    a662:	0300      	lsls	r0, r0, #12
    a664:	4204      	tst	r4, r0
    a666:	d0e1      	beq.n	a62c <__aeabi_dsub+0x558>
    a668:	08cb      	lsrs	r3, r1, #3
    a66a:	4203      	tst	r3, r0
    a66c:	d1de      	bne.n	a62c <__aeabi_dsub+0x558>
    a66e:	08d7      	lsrs	r7, r2, #3
    a670:	0749      	lsls	r1, r1, #29
    a672:	430f      	orrs	r7, r1
    a674:	001c      	movs	r4, r3
    a676:	e7d9      	b.n	a62c <__aeabi_dsub+0x558>
    a678:	2100      	movs	r1, #0
    a67a:	e771      	b.n	a560 <__aeabi_dsub+0x48c>
    a67c:	2500      	movs	r5, #0
    a67e:	2700      	movs	r7, #0
    a680:	e5e9      	b.n	a256 <__aeabi_dsub+0x182>
    a682:	002e      	movs	r6, r5
    a684:	0027      	movs	r7, r4
    a686:	3e20      	subs	r6, #32
    a688:	40f7      	lsrs	r7, r6
    a68a:	2d20      	cmp	r5, #32
    a68c:	d02f      	beq.n	a6ee <__aeabi_dsub+0x61a>
    a68e:	2640      	movs	r6, #64	; 0x40
    a690:	1b75      	subs	r5, r6, r5
    a692:	40ac      	lsls	r4, r5
    a694:	4650      	mov	r0, sl
    a696:	4320      	orrs	r0, r4
    a698:	1e44      	subs	r4, r0, #1
    a69a:	41a0      	sbcs	r0, r4
    a69c:	2400      	movs	r4, #0
    a69e:	4338      	orrs	r0, r7
    a6a0:	e6dc      	b.n	a45c <__aeabi_dsub+0x388>
    a6a2:	2480      	movs	r4, #128	; 0x80
    a6a4:	2500      	movs	r5, #0
    a6a6:	0324      	lsls	r4, r4, #12
    a6a8:	4e13      	ldr	r6, [pc, #76]	; (a6f8 <__aeabi_dsub+0x624>)
    a6aa:	2700      	movs	r7, #0
    a6ac:	e5d3      	b.n	a256 <__aeabi_dsub+0x182>
    a6ae:	4650      	mov	r0, sl
    a6b0:	4320      	orrs	r0, r4
    a6b2:	0007      	movs	r7, r0
    a6b4:	1e78      	subs	r0, r7, #1
    a6b6:	4187      	sbcs	r7, r0
    a6b8:	2400      	movs	r4, #0
    a6ba:	18bf      	adds	r7, r7, r2
    a6bc:	e760      	b.n	a580 <__aeabi_dsub+0x4ac>
    a6be:	000c      	movs	r4, r1
    a6c0:	0017      	movs	r7, r2
    a6c2:	e58d      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a6c4:	000c      	movs	r4, r1
    a6c6:	0017      	movs	r7, r2
    a6c8:	4e0b      	ldr	r6, [pc, #44]	; (a6f8 <__aeabi_dsub+0x624>)
    a6ca:	e589      	b.n	a1e0 <__aeabi_dsub+0x10c>
    a6cc:	001e      	movs	r6, r3
    a6ce:	0027      	movs	r7, r4
    a6d0:	3e20      	subs	r6, #32
    a6d2:	40f7      	lsrs	r7, r6
    a6d4:	2b20      	cmp	r3, #32
    a6d6:	d00c      	beq.n	a6f2 <__aeabi_dsub+0x61e>
    a6d8:	2640      	movs	r6, #64	; 0x40
    a6da:	1af3      	subs	r3, r6, r3
    a6dc:	409c      	lsls	r4, r3
    a6de:	4650      	mov	r0, sl
    a6e0:	4320      	orrs	r0, r4
    a6e2:	1e44      	subs	r4, r0, #1
    a6e4:	41a0      	sbcs	r0, r4
    a6e6:	4307      	orrs	r7, r0
    a6e8:	2400      	movs	r4, #0
    a6ea:	18bf      	adds	r7, r7, r2
    a6ec:	e748      	b.n	a580 <__aeabi_dsub+0x4ac>
    a6ee:	2400      	movs	r4, #0
    a6f0:	e7d0      	b.n	a694 <__aeabi_dsub+0x5c0>
    a6f2:	2400      	movs	r4, #0
    a6f4:	e7f3      	b.n	a6de <__aeabi_dsub+0x60a>
    a6f6:	46c0      	nop			; (mov r8, r8)
    a6f8:	000007ff 	.word	0x000007ff
    a6fc:	ff7fffff 	.word	0xff7fffff

0000a700 <__aeabi_dcmpun>:
    a700:	b570      	push	{r4, r5, r6, lr}
    a702:	4e0e      	ldr	r6, [pc, #56]	; (a73c <__aeabi_dcmpun+0x3c>)
    a704:	030d      	lsls	r5, r1, #12
    a706:	031c      	lsls	r4, r3, #12
    a708:	0049      	lsls	r1, r1, #1
    a70a:	005b      	lsls	r3, r3, #1
    a70c:	0b2d      	lsrs	r5, r5, #12
    a70e:	0d49      	lsrs	r1, r1, #21
    a710:	0b24      	lsrs	r4, r4, #12
    a712:	0d5b      	lsrs	r3, r3, #21
    a714:	42b1      	cmp	r1, r6
    a716:	d004      	beq.n	a722 <__aeabi_dcmpun+0x22>
    a718:	4908      	ldr	r1, [pc, #32]	; (a73c <__aeabi_dcmpun+0x3c>)
    a71a:	2000      	movs	r0, #0
    a71c:	428b      	cmp	r3, r1
    a71e:	d008      	beq.n	a732 <__aeabi_dcmpun+0x32>
    a720:	bd70      	pop	{r4, r5, r6, pc}
    a722:	4305      	orrs	r5, r0
    a724:	2001      	movs	r0, #1
    a726:	2d00      	cmp	r5, #0
    a728:	d1fa      	bne.n	a720 <__aeabi_dcmpun+0x20>
    a72a:	4904      	ldr	r1, [pc, #16]	; (a73c <__aeabi_dcmpun+0x3c>)
    a72c:	2000      	movs	r0, #0
    a72e:	428b      	cmp	r3, r1
    a730:	d1f6      	bne.n	a720 <__aeabi_dcmpun+0x20>
    a732:	4314      	orrs	r4, r2
    a734:	0020      	movs	r0, r4
    a736:	1e44      	subs	r4, r0, #1
    a738:	41a0      	sbcs	r0, r4
    a73a:	e7f1      	b.n	a720 <__aeabi_dcmpun+0x20>
    a73c:	000007ff 	.word	0x000007ff

0000a740 <__aeabi_d2iz>:
    a740:	b530      	push	{r4, r5, lr}
    a742:	4d13      	ldr	r5, [pc, #76]	; (a790 <__aeabi_d2iz+0x50>)
    a744:	030a      	lsls	r2, r1, #12
    a746:	004b      	lsls	r3, r1, #1
    a748:	0b12      	lsrs	r2, r2, #12
    a74a:	0d5b      	lsrs	r3, r3, #21
    a74c:	0fc9      	lsrs	r1, r1, #31
    a74e:	2400      	movs	r4, #0
    a750:	42ab      	cmp	r3, r5
    a752:	dd10      	ble.n	a776 <__aeabi_d2iz+0x36>
    a754:	4c0f      	ldr	r4, [pc, #60]	; (a794 <__aeabi_d2iz+0x54>)
    a756:	42a3      	cmp	r3, r4
    a758:	dc0f      	bgt.n	a77a <__aeabi_d2iz+0x3a>
    a75a:	2480      	movs	r4, #128	; 0x80
    a75c:	4d0e      	ldr	r5, [pc, #56]	; (a798 <__aeabi_d2iz+0x58>)
    a75e:	0364      	lsls	r4, r4, #13
    a760:	4322      	orrs	r2, r4
    a762:	1aed      	subs	r5, r5, r3
    a764:	2d1f      	cmp	r5, #31
    a766:	dd0b      	ble.n	a780 <__aeabi_d2iz+0x40>
    a768:	480c      	ldr	r0, [pc, #48]	; (a79c <__aeabi_d2iz+0x5c>)
    a76a:	1ac3      	subs	r3, r0, r3
    a76c:	40da      	lsrs	r2, r3
    a76e:	4254      	negs	r4, r2
    a770:	2900      	cmp	r1, #0
    a772:	d100      	bne.n	a776 <__aeabi_d2iz+0x36>
    a774:	0014      	movs	r4, r2
    a776:	0020      	movs	r0, r4
    a778:	bd30      	pop	{r4, r5, pc}
    a77a:	4b09      	ldr	r3, [pc, #36]	; (a7a0 <__aeabi_d2iz+0x60>)
    a77c:	18cc      	adds	r4, r1, r3
    a77e:	e7fa      	b.n	a776 <__aeabi_d2iz+0x36>
    a780:	4c08      	ldr	r4, [pc, #32]	; (a7a4 <__aeabi_d2iz+0x64>)
    a782:	40e8      	lsrs	r0, r5
    a784:	46a4      	mov	ip, r4
    a786:	4463      	add	r3, ip
    a788:	409a      	lsls	r2, r3
    a78a:	4302      	orrs	r2, r0
    a78c:	e7ef      	b.n	a76e <__aeabi_d2iz+0x2e>
    a78e:	46c0      	nop			; (mov r8, r8)
    a790:	000003fe 	.word	0x000003fe
    a794:	0000041d 	.word	0x0000041d
    a798:	00000433 	.word	0x00000433
    a79c:	00000413 	.word	0x00000413
    a7a0:	7fffffff 	.word	0x7fffffff
    a7a4:	fffffbed 	.word	0xfffffbed

0000a7a8 <__aeabi_i2d>:
    a7a8:	b570      	push	{r4, r5, r6, lr}
    a7aa:	2800      	cmp	r0, #0
    a7ac:	d030      	beq.n	a810 <__aeabi_i2d+0x68>
    a7ae:	17c3      	asrs	r3, r0, #31
    a7b0:	18c4      	adds	r4, r0, r3
    a7b2:	405c      	eors	r4, r3
    a7b4:	0fc5      	lsrs	r5, r0, #31
    a7b6:	0020      	movs	r0, r4
    a7b8:	f000 f94c 	bl	aa54 <__clzsi2>
    a7bc:	4b17      	ldr	r3, [pc, #92]	; (a81c <__aeabi_i2d+0x74>)
    a7be:	4a18      	ldr	r2, [pc, #96]	; (a820 <__aeabi_i2d+0x78>)
    a7c0:	1a1b      	subs	r3, r3, r0
    a7c2:	1ad2      	subs	r2, r2, r3
    a7c4:	2a1f      	cmp	r2, #31
    a7c6:	dd18      	ble.n	a7fa <__aeabi_i2d+0x52>
    a7c8:	4a16      	ldr	r2, [pc, #88]	; (a824 <__aeabi_i2d+0x7c>)
    a7ca:	1ad2      	subs	r2, r2, r3
    a7cc:	4094      	lsls	r4, r2
    a7ce:	2200      	movs	r2, #0
    a7d0:	0324      	lsls	r4, r4, #12
    a7d2:	055b      	lsls	r3, r3, #21
    a7d4:	0b24      	lsrs	r4, r4, #12
    a7d6:	0d5b      	lsrs	r3, r3, #21
    a7d8:	2100      	movs	r1, #0
    a7da:	0010      	movs	r0, r2
    a7dc:	0324      	lsls	r4, r4, #12
    a7de:	0d0a      	lsrs	r2, r1, #20
    a7e0:	0b24      	lsrs	r4, r4, #12
    a7e2:	0512      	lsls	r2, r2, #20
    a7e4:	4322      	orrs	r2, r4
    a7e6:	4c10      	ldr	r4, [pc, #64]	; (a828 <__aeabi_i2d+0x80>)
    a7e8:	051b      	lsls	r3, r3, #20
    a7ea:	4022      	ands	r2, r4
    a7ec:	4313      	orrs	r3, r2
    a7ee:	005b      	lsls	r3, r3, #1
    a7f0:	07ed      	lsls	r5, r5, #31
    a7f2:	085b      	lsrs	r3, r3, #1
    a7f4:	432b      	orrs	r3, r5
    a7f6:	0019      	movs	r1, r3
    a7f8:	bd70      	pop	{r4, r5, r6, pc}
    a7fa:	0021      	movs	r1, r4
    a7fc:	4091      	lsls	r1, r2
    a7fe:	000a      	movs	r2, r1
    a800:	210b      	movs	r1, #11
    a802:	1a08      	subs	r0, r1, r0
    a804:	40c4      	lsrs	r4, r0
    a806:	055b      	lsls	r3, r3, #21
    a808:	0324      	lsls	r4, r4, #12
    a80a:	0b24      	lsrs	r4, r4, #12
    a80c:	0d5b      	lsrs	r3, r3, #21
    a80e:	e7e3      	b.n	a7d8 <__aeabi_i2d+0x30>
    a810:	2500      	movs	r5, #0
    a812:	2300      	movs	r3, #0
    a814:	2400      	movs	r4, #0
    a816:	2200      	movs	r2, #0
    a818:	e7de      	b.n	a7d8 <__aeabi_i2d+0x30>
    a81a:	46c0      	nop			; (mov r8, r8)
    a81c:	0000041e 	.word	0x0000041e
    a820:	00000433 	.word	0x00000433
    a824:	00000413 	.word	0x00000413
    a828:	800fffff 	.word	0x800fffff

0000a82c <__aeabi_ui2d>:
    a82c:	b510      	push	{r4, lr}
    a82e:	1e04      	subs	r4, r0, #0
    a830:	d028      	beq.n	a884 <__aeabi_ui2d+0x58>
    a832:	f000 f90f 	bl	aa54 <__clzsi2>
    a836:	4b15      	ldr	r3, [pc, #84]	; (a88c <__aeabi_ui2d+0x60>)
    a838:	4a15      	ldr	r2, [pc, #84]	; (a890 <__aeabi_ui2d+0x64>)
    a83a:	1a1b      	subs	r3, r3, r0
    a83c:	1ad2      	subs	r2, r2, r3
    a83e:	2a1f      	cmp	r2, #31
    a840:	dd15      	ble.n	a86e <__aeabi_ui2d+0x42>
    a842:	4a14      	ldr	r2, [pc, #80]	; (a894 <__aeabi_ui2d+0x68>)
    a844:	1ad2      	subs	r2, r2, r3
    a846:	4094      	lsls	r4, r2
    a848:	2200      	movs	r2, #0
    a84a:	0324      	lsls	r4, r4, #12
    a84c:	055b      	lsls	r3, r3, #21
    a84e:	0b24      	lsrs	r4, r4, #12
    a850:	0d5b      	lsrs	r3, r3, #21
    a852:	2100      	movs	r1, #0
    a854:	0010      	movs	r0, r2
    a856:	0324      	lsls	r4, r4, #12
    a858:	0d0a      	lsrs	r2, r1, #20
    a85a:	0b24      	lsrs	r4, r4, #12
    a85c:	0512      	lsls	r2, r2, #20
    a85e:	4322      	orrs	r2, r4
    a860:	4c0d      	ldr	r4, [pc, #52]	; (a898 <__aeabi_ui2d+0x6c>)
    a862:	051b      	lsls	r3, r3, #20
    a864:	4022      	ands	r2, r4
    a866:	4313      	orrs	r3, r2
    a868:	005b      	lsls	r3, r3, #1
    a86a:	0859      	lsrs	r1, r3, #1
    a86c:	bd10      	pop	{r4, pc}
    a86e:	0021      	movs	r1, r4
    a870:	4091      	lsls	r1, r2
    a872:	000a      	movs	r2, r1
    a874:	210b      	movs	r1, #11
    a876:	1a08      	subs	r0, r1, r0
    a878:	40c4      	lsrs	r4, r0
    a87a:	055b      	lsls	r3, r3, #21
    a87c:	0324      	lsls	r4, r4, #12
    a87e:	0b24      	lsrs	r4, r4, #12
    a880:	0d5b      	lsrs	r3, r3, #21
    a882:	e7e6      	b.n	a852 <__aeabi_ui2d+0x26>
    a884:	2300      	movs	r3, #0
    a886:	2400      	movs	r4, #0
    a888:	2200      	movs	r2, #0
    a88a:	e7e2      	b.n	a852 <__aeabi_ui2d+0x26>
    a88c:	0000041e 	.word	0x0000041e
    a890:	00000433 	.word	0x00000433
    a894:	00000413 	.word	0x00000413
    a898:	800fffff 	.word	0x800fffff

0000a89c <__aeabi_f2d>:
    a89c:	0041      	lsls	r1, r0, #1
    a89e:	0e09      	lsrs	r1, r1, #24
    a8a0:	1c4b      	adds	r3, r1, #1
    a8a2:	b570      	push	{r4, r5, r6, lr}
    a8a4:	b2db      	uxtb	r3, r3
    a8a6:	0246      	lsls	r6, r0, #9
    a8a8:	0a75      	lsrs	r5, r6, #9
    a8aa:	0fc4      	lsrs	r4, r0, #31
    a8ac:	2b01      	cmp	r3, #1
    a8ae:	dd14      	ble.n	a8da <__aeabi_f2d+0x3e>
    a8b0:	23e0      	movs	r3, #224	; 0xe0
    a8b2:	009b      	lsls	r3, r3, #2
    a8b4:	076d      	lsls	r5, r5, #29
    a8b6:	0b36      	lsrs	r6, r6, #12
    a8b8:	18cb      	adds	r3, r1, r3
    a8ba:	2100      	movs	r1, #0
    a8bc:	0d0a      	lsrs	r2, r1, #20
    a8be:	0028      	movs	r0, r5
    a8c0:	0512      	lsls	r2, r2, #20
    a8c2:	4d1c      	ldr	r5, [pc, #112]	; (a934 <__aeabi_f2d+0x98>)
    a8c4:	4332      	orrs	r2, r6
    a8c6:	055b      	lsls	r3, r3, #21
    a8c8:	402a      	ands	r2, r5
    a8ca:	085b      	lsrs	r3, r3, #1
    a8cc:	4313      	orrs	r3, r2
    a8ce:	005b      	lsls	r3, r3, #1
    a8d0:	07e4      	lsls	r4, r4, #31
    a8d2:	085b      	lsrs	r3, r3, #1
    a8d4:	4323      	orrs	r3, r4
    a8d6:	0019      	movs	r1, r3
    a8d8:	bd70      	pop	{r4, r5, r6, pc}
    a8da:	2900      	cmp	r1, #0
    a8dc:	d114      	bne.n	a908 <__aeabi_f2d+0x6c>
    a8de:	2d00      	cmp	r5, #0
    a8e0:	d01e      	beq.n	a920 <__aeabi_f2d+0x84>
    a8e2:	0028      	movs	r0, r5
    a8e4:	f000 f8b6 	bl	aa54 <__clzsi2>
    a8e8:	280a      	cmp	r0, #10
    a8ea:	dc1c      	bgt.n	a926 <__aeabi_f2d+0x8a>
    a8ec:	230b      	movs	r3, #11
    a8ee:	002a      	movs	r2, r5
    a8f0:	1a1b      	subs	r3, r3, r0
    a8f2:	40da      	lsrs	r2, r3
    a8f4:	0003      	movs	r3, r0
    a8f6:	3315      	adds	r3, #21
    a8f8:	409d      	lsls	r5, r3
    a8fa:	4b0f      	ldr	r3, [pc, #60]	; (a938 <__aeabi_f2d+0x9c>)
    a8fc:	0312      	lsls	r2, r2, #12
    a8fe:	1a1b      	subs	r3, r3, r0
    a900:	055b      	lsls	r3, r3, #21
    a902:	0b16      	lsrs	r6, r2, #12
    a904:	0d5b      	lsrs	r3, r3, #21
    a906:	e7d8      	b.n	a8ba <__aeabi_f2d+0x1e>
    a908:	2d00      	cmp	r5, #0
    a90a:	d006      	beq.n	a91a <__aeabi_f2d+0x7e>
    a90c:	0b32      	lsrs	r2, r6, #12
    a90e:	2680      	movs	r6, #128	; 0x80
    a910:	0336      	lsls	r6, r6, #12
    a912:	076d      	lsls	r5, r5, #29
    a914:	4316      	orrs	r6, r2
    a916:	4b09      	ldr	r3, [pc, #36]	; (a93c <__aeabi_f2d+0xa0>)
    a918:	e7cf      	b.n	a8ba <__aeabi_f2d+0x1e>
    a91a:	4b08      	ldr	r3, [pc, #32]	; (a93c <__aeabi_f2d+0xa0>)
    a91c:	2600      	movs	r6, #0
    a91e:	e7cc      	b.n	a8ba <__aeabi_f2d+0x1e>
    a920:	2300      	movs	r3, #0
    a922:	2600      	movs	r6, #0
    a924:	e7c9      	b.n	a8ba <__aeabi_f2d+0x1e>
    a926:	0003      	movs	r3, r0
    a928:	002a      	movs	r2, r5
    a92a:	3b0b      	subs	r3, #11
    a92c:	409a      	lsls	r2, r3
    a92e:	2500      	movs	r5, #0
    a930:	e7e3      	b.n	a8fa <__aeabi_f2d+0x5e>
    a932:	46c0      	nop			; (mov r8, r8)
    a934:	800fffff 	.word	0x800fffff
    a938:	00000389 	.word	0x00000389
    a93c:	000007ff 	.word	0x000007ff

0000a940 <__aeabi_d2f>:
    a940:	b5f0      	push	{r4, r5, r6, r7, lr}
    a942:	004c      	lsls	r4, r1, #1
    a944:	0d64      	lsrs	r4, r4, #21
    a946:	030b      	lsls	r3, r1, #12
    a948:	1c62      	adds	r2, r4, #1
    a94a:	0f45      	lsrs	r5, r0, #29
    a94c:	0a5b      	lsrs	r3, r3, #9
    a94e:	0552      	lsls	r2, r2, #21
    a950:	432b      	orrs	r3, r5
    a952:	0fc9      	lsrs	r1, r1, #31
    a954:	00c5      	lsls	r5, r0, #3
    a956:	0d52      	lsrs	r2, r2, #21
    a958:	2a01      	cmp	r2, #1
    a95a:	dd28      	ble.n	a9ae <__aeabi_d2f+0x6e>
    a95c:	4a3a      	ldr	r2, [pc, #232]	; (aa48 <__aeabi_d2f+0x108>)
    a95e:	18a6      	adds	r6, r4, r2
    a960:	2efe      	cmp	r6, #254	; 0xfe
    a962:	dc1b      	bgt.n	a99c <__aeabi_d2f+0x5c>
    a964:	2e00      	cmp	r6, #0
    a966:	dd3e      	ble.n	a9e6 <__aeabi_d2f+0xa6>
    a968:	0180      	lsls	r0, r0, #6
    a96a:	0002      	movs	r2, r0
    a96c:	1e50      	subs	r0, r2, #1
    a96e:	4182      	sbcs	r2, r0
    a970:	0f6d      	lsrs	r5, r5, #29
    a972:	432a      	orrs	r2, r5
    a974:	00db      	lsls	r3, r3, #3
    a976:	4313      	orrs	r3, r2
    a978:	075a      	lsls	r2, r3, #29
    a97a:	d004      	beq.n	a986 <__aeabi_d2f+0x46>
    a97c:	220f      	movs	r2, #15
    a97e:	401a      	ands	r2, r3
    a980:	2a04      	cmp	r2, #4
    a982:	d000      	beq.n	a986 <__aeabi_d2f+0x46>
    a984:	3304      	adds	r3, #4
    a986:	2280      	movs	r2, #128	; 0x80
    a988:	04d2      	lsls	r2, r2, #19
    a98a:	401a      	ands	r2, r3
    a98c:	d05a      	beq.n	aa44 <__aeabi_d2f+0x104>
    a98e:	3601      	adds	r6, #1
    a990:	2eff      	cmp	r6, #255	; 0xff
    a992:	d003      	beq.n	a99c <__aeabi_d2f+0x5c>
    a994:	019b      	lsls	r3, r3, #6
    a996:	0a5b      	lsrs	r3, r3, #9
    a998:	b2f4      	uxtb	r4, r6
    a99a:	e001      	b.n	a9a0 <__aeabi_d2f+0x60>
    a99c:	24ff      	movs	r4, #255	; 0xff
    a99e:	2300      	movs	r3, #0
    a9a0:	0258      	lsls	r0, r3, #9
    a9a2:	05e4      	lsls	r4, r4, #23
    a9a4:	0a40      	lsrs	r0, r0, #9
    a9a6:	07c9      	lsls	r1, r1, #31
    a9a8:	4320      	orrs	r0, r4
    a9aa:	4308      	orrs	r0, r1
    a9ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a9ae:	2c00      	cmp	r4, #0
    a9b0:	d007      	beq.n	a9c2 <__aeabi_d2f+0x82>
    a9b2:	431d      	orrs	r5, r3
    a9b4:	d0f2      	beq.n	a99c <__aeabi_d2f+0x5c>
    a9b6:	2080      	movs	r0, #128	; 0x80
    a9b8:	00db      	lsls	r3, r3, #3
    a9ba:	0480      	lsls	r0, r0, #18
    a9bc:	4303      	orrs	r3, r0
    a9be:	26ff      	movs	r6, #255	; 0xff
    a9c0:	e7da      	b.n	a978 <__aeabi_d2f+0x38>
    a9c2:	432b      	orrs	r3, r5
    a9c4:	d003      	beq.n	a9ce <__aeabi_d2f+0x8e>
    a9c6:	2305      	movs	r3, #5
    a9c8:	08db      	lsrs	r3, r3, #3
    a9ca:	2cff      	cmp	r4, #255	; 0xff
    a9cc:	d003      	beq.n	a9d6 <__aeabi_d2f+0x96>
    a9ce:	025b      	lsls	r3, r3, #9
    a9d0:	0a5b      	lsrs	r3, r3, #9
    a9d2:	b2e4      	uxtb	r4, r4
    a9d4:	e7e4      	b.n	a9a0 <__aeabi_d2f+0x60>
    a9d6:	2b00      	cmp	r3, #0
    a9d8:	d032      	beq.n	aa40 <__aeabi_d2f+0x100>
    a9da:	2080      	movs	r0, #128	; 0x80
    a9dc:	03c0      	lsls	r0, r0, #15
    a9de:	4303      	orrs	r3, r0
    a9e0:	025b      	lsls	r3, r3, #9
    a9e2:	0a5b      	lsrs	r3, r3, #9
    a9e4:	e7dc      	b.n	a9a0 <__aeabi_d2f+0x60>
    a9e6:	0032      	movs	r2, r6
    a9e8:	3217      	adds	r2, #23
    a9ea:	db14      	blt.n	aa16 <__aeabi_d2f+0xd6>
    a9ec:	2280      	movs	r2, #128	; 0x80
    a9ee:	271e      	movs	r7, #30
    a9f0:	0412      	lsls	r2, r2, #16
    a9f2:	4313      	orrs	r3, r2
    a9f4:	1bbf      	subs	r7, r7, r6
    a9f6:	2f1f      	cmp	r7, #31
    a9f8:	dc0f      	bgt.n	aa1a <__aeabi_d2f+0xda>
    a9fa:	4a14      	ldr	r2, [pc, #80]	; (aa4c <__aeabi_d2f+0x10c>)
    a9fc:	4694      	mov	ip, r2
    a9fe:	4464      	add	r4, ip
    aa00:	002a      	movs	r2, r5
    aa02:	40a5      	lsls	r5, r4
    aa04:	002e      	movs	r6, r5
    aa06:	40a3      	lsls	r3, r4
    aa08:	1e75      	subs	r5, r6, #1
    aa0a:	41ae      	sbcs	r6, r5
    aa0c:	40fa      	lsrs	r2, r7
    aa0e:	4333      	orrs	r3, r6
    aa10:	4313      	orrs	r3, r2
    aa12:	2600      	movs	r6, #0
    aa14:	e7b0      	b.n	a978 <__aeabi_d2f+0x38>
    aa16:	2400      	movs	r4, #0
    aa18:	e7d5      	b.n	a9c6 <__aeabi_d2f+0x86>
    aa1a:	2202      	movs	r2, #2
    aa1c:	4252      	negs	r2, r2
    aa1e:	1b96      	subs	r6, r2, r6
    aa20:	001a      	movs	r2, r3
    aa22:	40f2      	lsrs	r2, r6
    aa24:	2f20      	cmp	r7, #32
    aa26:	d009      	beq.n	aa3c <__aeabi_d2f+0xfc>
    aa28:	4809      	ldr	r0, [pc, #36]	; (aa50 <__aeabi_d2f+0x110>)
    aa2a:	4684      	mov	ip, r0
    aa2c:	4464      	add	r4, ip
    aa2e:	40a3      	lsls	r3, r4
    aa30:	432b      	orrs	r3, r5
    aa32:	1e5d      	subs	r5, r3, #1
    aa34:	41ab      	sbcs	r3, r5
    aa36:	2600      	movs	r6, #0
    aa38:	4313      	orrs	r3, r2
    aa3a:	e79d      	b.n	a978 <__aeabi_d2f+0x38>
    aa3c:	2300      	movs	r3, #0
    aa3e:	e7f7      	b.n	aa30 <__aeabi_d2f+0xf0>
    aa40:	2300      	movs	r3, #0
    aa42:	e7ad      	b.n	a9a0 <__aeabi_d2f+0x60>
    aa44:	0034      	movs	r4, r6
    aa46:	e7bf      	b.n	a9c8 <__aeabi_d2f+0x88>
    aa48:	fffffc80 	.word	0xfffffc80
    aa4c:	fffffc82 	.word	0xfffffc82
    aa50:	fffffca2 	.word	0xfffffca2

0000aa54 <__clzsi2>:
    aa54:	211c      	movs	r1, #28
    aa56:	2301      	movs	r3, #1
    aa58:	041b      	lsls	r3, r3, #16
    aa5a:	4298      	cmp	r0, r3
    aa5c:	d301      	bcc.n	aa62 <__clzsi2+0xe>
    aa5e:	0c00      	lsrs	r0, r0, #16
    aa60:	3910      	subs	r1, #16
    aa62:	0a1b      	lsrs	r3, r3, #8
    aa64:	4298      	cmp	r0, r3
    aa66:	d301      	bcc.n	aa6c <__clzsi2+0x18>
    aa68:	0a00      	lsrs	r0, r0, #8
    aa6a:	3908      	subs	r1, #8
    aa6c:	091b      	lsrs	r3, r3, #4
    aa6e:	4298      	cmp	r0, r3
    aa70:	d301      	bcc.n	aa76 <__clzsi2+0x22>
    aa72:	0900      	lsrs	r0, r0, #4
    aa74:	3904      	subs	r1, #4
    aa76:	a202      	add	r2, pc, #8	; (adr r2, aa80 <__clzsi2+0x2c>)
    aa78:	5c10      	ldrb	r0, [r2, r0]
    aa7a:	1840      	adds	r0, r0, r1
    aa7c:	4770      	bx	lr
    aa7e:	46c0      	nop			; (mov r8, r8)
    aa80:	02020304 	.word	0x02020304
    aa84:	01010101 	.word	0x01010101
	...
    aa90:	0000616d 	.word	0x0000616d
    aa94:	00000000 	.word	0x00000000
    aa98:	0000646d 	.word	0x0000646d
    aa9c:	00000000 	.word	0x00000000
    aaa0:	0000776d 	.word	0x0000776d
    aaa4:	00000000 	.word	0x00000000
    aaa8:	0000206d 	.word	0x0000206d
    aaac:	00000000 	.word	0x00000000
    aab0:	00000404 	.word	0x00000404
    aab4:	00000432 	.word	0x00000432
    aab8:	000003ee 	.word	0x000003ee
    aabc:	0000043a 	.word	0x0000043a
    aac0:	00000468 	.word	0x00000468
    aac4:	4b43414e 	.word	0x4b43414e
    aac8:	00000000 	.word	0x00000000
    aacc:	4b4f4e4c 	.word	0x4b4f4e4c
    aad0:	00000000 	.word	0x00000000
    aad4:	4b4f444d 	.word	0x4b4f444d
    aad8:	00000000 	.word	0x00000000
    aadc:	0000206d 	.word	0x0000206d
    aae0:	00000000 	.word	0x00000000
    aae4:	25206425 	.word	0x25206425
    aae8:	00000a64 	.word	0x00000a64
    aaec:	00643225 	.word	0x00643225
    aaf0:	504f5453 	.word	0x504f5453
    aaf4:	41572820 	.word	0x41572820
    aaf8:	00295449 	.word	0x00295449
    aafc:	00000031 	.word	0x00000031
    ab00:	455a414d 	.word	0x455a414d
    ab04:	444f4d20 	.word	0x444f4d20
    ab08:	00000045 	.word	0x00000045
    ab0c:	6e6b6e75 	.word	0x6e6b6e75
    ab10:	206d776f 	.word	0x206d776f
    ab14:	7373656d 	.word	0x7373656d
    ab18:	20656761 	.word	0x20656761
    ab1c:	49415728 	.word	0x49415728
    ab20:	00002954 	.word	0x00002954
    ab24:	65646e75 	.word	0x65646e75
    ab28:	656e6966 	.word	0x656e6966
    ab2c:	656d2064 	.word	0x656d2064
    ab30:	67617373 	.word	0x67617373
    ab34:	00000065 	.word	0x00000065
    ab38:	00007325 	.word	0x00007325

0000ab3c <_tcc_intflag>:
    ab3c:	00000001 00000002 00000004 00000008     ................
    ab4c:	00001000 00002000 00004000 00008000     ..... ...@......
    ab5c:	00010000 00020000 00040000 00080000     ................
    ab6c:	0000676c 00000000                       lg......

0000ab74 <tc_interrupt_vectors.12756>:
    ab74:	00141312 42000800 42000c00 42001000     .......B...B...B
    ab84:	42001400 42001800 42001c00 00001fda     ...B...B...B....
    ab94:	00001fd6 00001fd6 00002038 00002038     ........8 ..8 ..
    aba4:	00001fee 00001fe0 00001ff4 00002026     ............& ..
    abb4:	00002274 00002254 00002254 000022e0     t"..T"..T"..."..
    abc4:	00002266 00002282 00002258 00002290     f"..."..X"..."..
    abd4:	000022d0 42002c00 42003000 42003400     ."...,.B.0.B.4.B
    abe4:	000035e2 0000379a 000037bc 00003990     .5...7...7...9..
    abf4:	00003998 00003ede 00003ee6 00003efe     .9...>...>...>..
    ac04:	00003f1e 00003ee6 00003f40 00003ee6     .?...>..@?...>..
    ac14:	00003f84                                .?..

0000ac18 <tc_interrupt_vectors.11884>:
    ac18:	00141312 6e6f7266 6f6e2074 73206564     ....front node s
    ac28:	70757465 6d6f6320 74656c70 00000065     etup complete...

0000ac38 <_global_impure_ptr>:
    ac38:	20000010 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    ac48:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    ac58:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    ac68:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    ac78:	4e614e00 00000000                       .NaN....

0000ac80 <__sf_fake_stderr>:
	...

0000aca0 <__sf_fake_stdin>:
	...

0000acc0 <__sf_fake_stdout>:
	...

0000ace0 <__mprec_bigtens>:
    ace0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    acf0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    ad00:	7f73bf3c 75154fdd                       <.s..O.u

0000ad08 <__mprec_tens>:
    ad08:	00000000 3ff00000 00000000 40240000     .......?......$@
    ad18:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    ad28:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ad38:	00000000 412e8480 00000000 416312d0     .......A......cA
    ad48:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ad58:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ad68:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ad78:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ad88:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ad98:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ada8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    adb8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    adc8:	79d99db4 44ea7843                       ...yCx.D

0000add0 <p05.6052>:
    add0:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    ade0:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
    adf0:	5849534f 00002e00                                OSIX...

0000adf7 <_ctype_>:
    adf7:	20202000 20202020 28282020 20282828     .         ((((( 
    ae07:	20202020 20202020 20202020 20202020                     
    ae17:	10108820 10101010 10101010 10101010      ...............
    ae27:	04040410 04040404 10040404 10101010     ................
    ae37:	41411010 41414141 01010101 01010101     ..AAAAAA........
    ae47:	01010101 01010101 01010101 10101010     ................
    ae57:	42421010 42424242 02020202 02020202     ..BBBBBB........
    ae67:	02020202 02020202 02020202 10101010     ................
    ae77:	00000020 00000000 00000000 00000000      ...............
	...
    aef7:	00881800 0087e800 0087fa00 00873c00     .............<..
    af07:	0087fa00 0087de00 0087fa00 00873c00     .............<..
    af17:	0087e800 0087e800 0087de00 00873c00     .............<..
    af27:	00874400 00874400 00874400 00880000     .D...D...D......
    af37:	0087e800 0087e800 0087bc00 0088a000     ................
    af47:	0087bc00 0087de00 0087bc00 0088a000     ................
    af57:	0087e800 0087e800 0087de00 0088a000     ................
    af67:	00874400 00874400 00874400 0088aa00     .D...D...D......
    af77:	008b9800 008ae800 008ae800 008ae600     ................
    af87:	008b8a00 008b8a00 008b8000 008ae600     ................
    af97:	008b8a00 008b8000 008b8a00 008ae600     ................
    afa7:	008b9000 008b9000 008b9000 008c2000     ............. ..
    afb7:	00956400 00954600 00950000 00941e00     .d...F..........
    afc7:	00950000 00953800 00950000 00941e00     .....8..........
    afd7:	00954600 00954600 00953800 00941e00     .F...F...8......
    afe7:	00941600 00941600 00941600 00977c00     .............|..
    aff7:	009dc400 009c8400 009c8400 009c8000     ................
    b007:	009d9c00 009d9c00 009d8e00 009c8000     ................
    b017:	009d9c00 009d8e00 009d9c00 009c8000     ................
    b027:	009da400 009da400 009da400 009fa800     ................
	...

0000b038 <_init>:
    b038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b03a:	46c0      	nop			; (mov r8, r8)
    b03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b03e:	bc08      	pop	{r3}
    b040:	469e      	mov	lr, r3
    b042:	4770      	bx	lr

0000b044 <__init_array_start>:
    b044:	000000dd 	.word	0x000000dd

0000b048 <_fini>:
    b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b04a:	46c0      	nop			; (mov r8, r8)
    b04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b04e:	bc08      	pop	{r3}
    b050:	469e      	mov	lr, r3
    b052:	4770      	bx	lr

0000b054 <__fini_array_start>:
    b054:	000000b5 	.word	0x000000b5
