Command: vcs -Mupdate tb.sv -o results -full64 -sverilog -kdb -lca -debug_acc+all \
-debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Sat May 17 02:58:12 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb.sv'
Parsing included file 'top.sv'.
Back to file 'tb.sv'.
Top Level Modules:
       tb_sram_2kbit
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release U-2023.03-SP2_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
Starting vcs inline pass...

Warning-[OSENV_NOT_FOUND] Platform information not found
  The platform information environment's internal variable is not set 
  correctly.
  Please check the VCS_HOME and PATH settings and ensure that both settings 
  use the same VCS script path.

2 modules and 0 UDP read.
recompiling module tb_sram_2kbit
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../results ]; then chmod a-x ../results; fi
g++  -o ../results      -rdynamic  -Wl,-rpath='$ORIGIN'/results.daidir -Wl,-rpath=./results.daidir \
-Wl,-rpath=/mnt/vol_synopsys2023/synopsys/vcs/U-2023.03-SP2/linux64/lib -L/mnt/vol_synopsys2023/synopsys/vcs/U-2023.03-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _3171510_archive_1.so \
_prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-lreader_common /mnt/vol_synopsys2023/synopsys/vcs/U-2023.03-SP2/linux64/lib/libBA.a \
-luclinative /mnt/vol_synopsys2023/synopsys/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/mnt/vol_synopsys2023/synopsys/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_synopsys2023/synopsys/verdi/U-2023.03-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../results up to date
CPU time: .556 seconds to compile + .290 seconds to elab + .373 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
