// Seed: 1610463830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = -1'b0;
  parameter id_8 = id_8;
endmodule
module module_1 (
    input supply1 id_0
);
  logic [7:0] id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_2[1] = 1;
  wire id_4;
  wire id_5, id_6;
endmodule
