{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513256916776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513256916776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 11:08:36 2017 " "Processing started: Thu Dec 14 11:08:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513256916776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256916776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256916776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513256918511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2-rtl " "Found design unit 1: sopc_2-rtl" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933230 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2 " "Found entity 1: sopc_2" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2_rst_controller-rtl " "Found design unit 1: sopc_2_rst_controller-rtl" {  } { { "sopc_2/synthesis/sopc_2_rst_controller.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933230 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_rst_controller " "Found entity 1: sopc_2_rst_controller" {  } { { "sopc_2/synthesis/sopc_2_rst_controller.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2_rst_controller_001-rtl " "Found design unit 1: sopc_2_rst_controller_001-rtl" {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933230 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_rst_controller_001 " "Found entity 1: sopc_2_rst_controller_001" {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_irq_mapper " "Found entity 1: sopc_2_irq_mapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0 " "Found entity 1: sopc_2_mm_interconnect_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux_001 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_003_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_003_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933448 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_003 " "Found entity 2: sopc_2_mm_interconnect_0_router_003" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933448 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_002 " "Found entity 2: sopc_2_mm_interconnect_0_router_002" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_001_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933464 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_001 " "Found entity 2: sopc_2_mm_interconnect_0_router_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513256933480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933480 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router " "Found entity 2: sopc_2_mm_interconnect_0_router" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_watchdog_timer " "Found entity 1: sopc_2_watchdog_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933573 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1513256933573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_uart_rs232 " "Found entity 1: sopc_2_uart_rs232" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timestamp_timer " "Found entity 1: sopc_2_timestamp_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timer_geral.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timer_geral.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timer_geral " "Found entity 1: sopc_2_timer_geral" {  } { { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sysid " "Found entity 1: sopc_2_sysid" {  } { { "sopc_2/synthesis/submodules/sopc_2_sysid.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sys_clk_timer " "Found entity 1: sopc_2_sys_clk_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sw " "Found entity 1: sopc_2_sw" {  } { { "sopc_2/synthesis/submodules/sopc_2_sw.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_spi " "Found entity 1: sopc_2_spi" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_saida_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_saida_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_saida_C " "Found entity 1: sopc_2_saida_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_saida_C.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_saida_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_motora.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_motora.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_motora " "Found entity 1: sopc_2_motora" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_memoria " "Found entity 1: sopc_2_memoria" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_jtag_uart_sim_scfifo_w " "Found entity 1: sopc_2_jtag_uart_sim_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933667 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_jtag_uart_scfifo_w " "Found entity 2: sopc_2_jtag_uart_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933667 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_jtag_uart_sim_scfifo_r " "Found entity 3: sopc_2_jtag_uart_sim_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933667 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_jtag_uart_scfifo_r " "Found entity 4: sopc_2_jtag_uart_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933667 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_jtag_uart " "Found entity 5: sopc_2_jtag_uart" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_hex_0 " "Found entity 1: sopc_2_hex_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_entrada_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_entrada_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_entrada_C " "Found entity 1: sopc_2_entrada_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_entrada_C.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_entrada_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu " "Found entity 1: sopc_2_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_register_bank_a_module " "Found entity 1: sopc_2_cpu_cpu_register_bank_a_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_cpu_cpu_register_bank_b_module " "Found entity 2: sopc_2_cpu_cpu_register_bank_b_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_cpu_cpu_nios2_oci_debug " "Found entity 3: sopc_2_cpu_cpu_nios2_oci_debug" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_cpu_cpu_nios2_oci_break " "Found entity 4: sopc_2_cpu_cpu_nios2_oci_break" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: sopc_2_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: sopc_2_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_2_cpu_cpu_nios2_oci_itrace " "Found entity 7: sopc_2_cpu_cpu_nios2_oci_itrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: sopc_2_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: sopc_2_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_2_cpu_cpu_nios2_oci_fifo " "Found entity 13: sopc_2_cpu_cpu_nios2_oci_fifo" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_2_cpu_cpu_nios2_oci_pib " "Found entity 14: sopc_2_cpu_cpu_nios2_oci_pib" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_2_cpu_cpu_nios2_oci_im " "Found entity 15: sopc_2_cpu_cpu_nios2_oci_im" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_2_cpu_cpu_nios2_performance_monitors " "Found entity 16: sopc_2_cpu_cpu_nios2_performance_monitors" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_2_cpu_cpu_nios2_avalon_reg " "Found entity 17: sopc_2_cpu_cpu_nios2_avalon_reg" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: sopc_2_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_2_cpu_cpu_nios2_ocimem " "Found entity 19: sopc_2_cpu_cpu_nios2_ocimem" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_2_cpu_cpu_nios2_oci " "Found entity 20: sopc_2_cpu_cpu_nios2_oci" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_2_cpu_cpu " "Found entity 21: sopc_2_cpu_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc_2_cpu_cpu_debug_slave_sysclk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_tck " "Found entity 1: sopc_2_cpu_cpu_debug_slave_tck" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc_2_cpu_cpu_debug_slave_wrapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_test_bench " "Found entity 1: sopc_2_cpu_cpu_test_bench" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_botao " "Found entity 1: sopc_2_botao" {  } { { "sopc_2/synthesis/submodules/sopc_2_botao.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1513256933808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_adc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_adc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_adc_1 " "Found entity 1: sopc_2_adc_1" {  } { { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_B " "Found entity 1: sopc_2_PORTA_B" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_a.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_A " "Found entity 1: sopc_2_PORTA_A" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_basico2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema_basico2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_basico2 " "Found entity 1: sistema_basico2" {  } { { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_fio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_fio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-modulation " "Found design unit 1: PWM-modulation" {  } { { "controle_fio.vhd" "" { Text "C:/github/Ixtopor-FPGA/controle_fio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933933 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "controle_fio.vhd" "" { Text "C:/github/Ixtopor-FPGA/controle_fio.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_linear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepper_linear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepper_linear-Behavioral " "Found design unit 1: stepper_linear-Behavioral" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933933 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepper_linear " "Found entity 1: stepper_linear" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_angular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepper_angular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepper_angular-Behavioral " "Found design unit 1: stepper_angular-Behavioral" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933933 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepper_angular " "Found entity 1: stepper_angular" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256933933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256933933 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_2_spi.v(402) " "Verilog HDL or VHDL warning at sopc_2_spi.v(402): conditional expression evaluates to a constant" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1513256933980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_basico2 " "Elaborating entity \"sistema_basico2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513256934198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2 sopc_2:inst " "Elaborating entity \"sopc_2\" for hierarchy \"sopc_2:inst\"" {  } { { "sistema_basico2.bdf" "inst" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_A sopc_2:inst\|sopc_2_PORTA_A:porta_a " "Elaborating entity \"sopc_2_PORTA_A\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_A:porta_a\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_a" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_B sopc_2:inst\|sopc_2_PORTA_B:porta_b " "Elaborating entity \"sopc_2_PORTA_B\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_B:porta_b\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_b" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_adc_1 sopc_2:inst\|sopc_2_adc_1:adc_1 " "Elaborating entity \"sopc_2_adc_1\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "adc_1" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "ADC_CTRL" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256934745 ""}  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256934745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256934823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256934823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513256934948 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256934995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935011 ""}  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256935011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256935370 ""}  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256935370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256935417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256935417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256935464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256935464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256935495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256935495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256935558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256935558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/github/Ixtopor-FPGA/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256935636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256935636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256935714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256935714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256935902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936027 ""}  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256936027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256936073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256936073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_botao sopc_2:inst\|sopc_2_botao:botao " "Elaborating entity \"sopc_2_botao\" for hierarchy \"sopc_2:inst\|sopc_2_botao:botao\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "botao" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu sopc_2:inst\|sopc_2_cpu:cpu " "Elaborating entity \"sopc_2_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "cpu" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu " "Elaborating entity \"sopc_2_cpu_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "cpu" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_test_bench sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench " "Elaborating entity \"sopc_2_cpu_cpu_test_bench\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_test_bench" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_a_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_a" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256936402 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256936402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256936464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256936464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_b_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_b" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_debug sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_debug" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_break sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_break" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_xbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_xbrk" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dbrk" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_itrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_itrace" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dtrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dtrace" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_td_mode sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_pib sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_pib" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_im sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_im" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_avalon_reg sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_avalon_reg" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_ocimem sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc_2_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_ocimem" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256936995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_ociram_sp_ram_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc_2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_ociram_sp_ram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937105 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256937105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256937167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256937167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_wrapper sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_debug_slave_wrapper" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_tck sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_tck" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_sysclk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_sysclk" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "sopc_2_cpu_cpu_debug_slave_phy" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256937402 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256937402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_entrada_C sopc_2:inst\|sopc_2_entrada_C:entrada_c " "Elaborating entity \"sopc_2_entrada_C\" for hierarchy \"sopc_2:inst\|sopc_2_entrada_C:entrada_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "entrada_c" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_hex_0 sopc_2:inst\|sopc_2_hex_0:hex_0 " "Elaborating entity \"sopc_2_hex_0\" for hierarchy \"sopc_2:inst\|sopc_2_hex_0:hex_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "hex_0" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart sopc_2:inst\|sopc_2_jtag_uart:jtag_uart " "Elaborating entity \"sopc_2_jtag_uart\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "jtag_uart" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_w sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w " "Elaborating entity \"sopc_2_jtag_uart_scfifo_w\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_w" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256937808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "wfifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938058 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256938058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256938120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256938120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256938152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256938152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/github/Ixtopor-FPGA/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256938167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256938167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256938245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256938245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_r sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r " "Elaborating entity \"sopc_2_jtag_uart_scfifo_r\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_r" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "sopc_2_jtag_uart_alt_jtag_atlantic" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938652 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256938652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_memoria sopc_2:inst\|sopc_2_memoria:memoria " "Elaborating entity \"sopc_2_memoria\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "memoria" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "the_altsyncram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_2_memoria.hex " "Parameter \"init_file\" = \"sopc_2_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12500 " "Parameter \"maximum_depth\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12500 " "Parameter \"numwords_a\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256938823 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256938823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oif1 " "Found entity 1: altsyncram_oif1" {  } { { "db/altsyncram_oif1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_oif1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256938886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256938886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oif1 sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated " "Elaborating entity \"altsyncram_oif1\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256938886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256939292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256939292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_oif1.tdf" "decode3" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_oif1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256939370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256939370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_oif1.tdf" "mux2" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_oif1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_motora sopc_2:inst\|sopc_2_motora:motora " "Elaborating entity \"sopc_2_motora\" for hierarchy \"sopc_2:inst\|sopc_2_motora:motora\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "motora" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_saida_C sopc_2:inst\|sopc_2_saida_C:saida_c " "Elaborating entity \"sopc_2_saida_C\" for hierarchy \"sopc_2:inst\|sopc_2_saida_C:saida_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "saida_c" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_spi sopc_2:inst\|sopc_2_spi:spi " "Elaborating entity \"sopc_2_spi\" for hierarchy \"sopc_2:inst\|sopc_2_spi:spi\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "spi" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sw sopc_2:inst\|sopc_2_sw:sw " "Elaborating entity \"sopc_2_sw\" for hierarchy \"sopc_2:inst\|sopc_2_sw:sw\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sw" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sys_clk_timer sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer " "Elaborating entity \"sopc_2_sys_clk_timer\" for hierarchy \"sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sys_clk_timer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sysid sopc_2:inst\|sopc_2_sysid:sysid " "Elaborating entity \"sopc_2_sysid\" for hierarchy \"sopc_2:inst\|sopc_2_sysid:sysid\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sysid" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timer_geral sopc_2:inst\|sopc_2_timer_geral:timer_geral " "Elaborating entity \"sopc_2_timer_geral\" for hierarchy \"sopc_2:inst\|sopc_2_timer_geral:timer_geral\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timer_geral" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timestamp_timer sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer " "Elaborating entity \"sopc_2_timestamp_timer\" for hierarchy \"sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timestamp_timer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_rs232 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232 " "Elaborating entity \"sopc_2_uart_rs232\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "uart_rs232" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity sopc_2_uart_rs232.v(104) " "Verilog HDL or VHDL warning at sopc_2_uart_rs232.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513256939683 "|sistema_basico2|sopc_2:inst|sopc_2_uart_rs232:uart_rs232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "RS232_In_Deserializer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (13)" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513256939714 "|sistema_basico2|sopc_2:inst|sopc_2_uart_rs232:uart_rs232|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256939964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513256939964 ""}  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513256939964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0e31 " "Found entity 1: scfifo_0e31" {  } { { "db/scfifo_0e31.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_0e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0e31 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated " "Elaborating entity \"scfifo_0e31\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j531 " "Found entity 1: a_dpfifo_j531" {  } { { "db/a_dpfifo_j531.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j531 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo " "Elaborating entity \"a_dpfifo_j531\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\"" {  } { { "db/scfifo_0e31.tdf" "dpfifo" { Text "C:/github/Ixtopor-FPGA/db/scfifo_0e31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35b1 " "Found entity 1: altsyncram_35b1" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_35b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35b1 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram " "Elaborating entity \"altsyncram_35b1\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\"" {  } { { "db/a_dpfifo_j531.tdf" "FIFOram" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cmpr_a78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_j531.tdf" "almost_full_comparer" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_j531.tdf" "three_comparison" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_lka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_j531.tdf" "rd_ptr_msb" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_j531.tdf" "usedw_counter" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256940605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256940605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_j531.tdf" "wr_ptr" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "RS232_Out_Serializer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_watchdog_timer sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer " "Elaborating entity \"sopc_2_watchdog_timer\" for hierarchy \"sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "watchdog_timer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_2_mm_interconnect_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "mm_interconnect_0" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256940980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_1_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_1_adc_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "adc_1_adc_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_rs232_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_rs232_avalon_rs232_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "uart_rs232_avalon_rs232_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "porta_a_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "saida_c_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "spi_spi_control_port_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "adc_1_adc_slave_agent" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_1_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_1_adc_slave_agent_rsp_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "adc_1_adc_slave_agent_rsp_fifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router " "Elaborating entity \"sopc_2_mm_interconnect_0_router\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256942995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_002" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_003 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_003\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_003" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_003_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003\|sopc_2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003\|sopc_2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 8363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 8386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256943839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_irq_mapper sopc_2:inst\|sopc_2_irq_mapper:irq_mapper " "Elaborating entity \"sopc_2_irq_mapper\" for hierarchy \"sopc_2:inst\|sopc_2_irq_mapper:irq_mapper\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "irq_mapper" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_rst_controller sopc_2:inst\|sopc_2_rst_controller:rst_controller " "Elaborating entity \"sopc_2_rst_controller\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "rst_controller" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "sopc_2/synthesis/sopc_2_rst_controller.vhd" "rst_controller" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_rst_controller_001 sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001 " "Elaborating entity \"sopc_2_rst_controller_001\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "rst_controller_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944480 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req sopc_2_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at sopc_2_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513256944480 "|sistema_basico2|sopc_2:inst|sopc_2_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "rst_controller_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_linear stepper_linear:inst_motory " "Elaborating entity \"stepper_linear\" for hierarchy \"stepper_linear:inst_motory\"" {  } { { "sistema_basico2.bdf" "inst_motory" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -296 280 480 -120 "inst_motory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944527 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_end_stop stepper_linear.vhd(35) " "VHDL Process Statement warning at stepper_linear.vhd(35): inferring latch(es) for signal or variable \"signal_end_stop\", which holds its previous value in one or more paths through the process" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513256944542 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_dir stepper_linear.vhd(35) " "VHDL Process Statement warning at stepper_linear.vhd(35): inferring latch(es) for signal or variable \"signal_dir\", which holds its previous value in one or more paths through the process" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513256944542 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_dir stepper_linear.vhd(35) " "Inferred latch for \"signal_dir\" at stepper_linear.vhd(35)" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256944542 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_end_stop stepper_linear.vhd(35) " "Inferred latch for \"signal_end_stop\" at stepper_linear.vhd(35)" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256944542 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_angular stepper_angular:inst_motora " "Elaborating entity \"stepper_angular\" for hierarchy \"stepper_angular:inst_motora\"" {  } { { "sistema_basico2.bdf" "inst_motora" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -312 752 952 -200 "inst_motora" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst_fio " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst_fio\"" {  } { { "sistema_basico2.bdf" "inst_fio" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -120 -256 -64 -40 "inst_fio" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513256944605 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1513256948261 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513256949058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.14.11:09:14 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl " "2017.12.14.11:09:14 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256954984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256958891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256959188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256962258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256962430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256962602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256962805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256962820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256962836 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513256963586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcde35d92/alt_sld_fab.v" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256963883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256963883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256963992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256963992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256963992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256963992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256964070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256964070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256964164 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256964164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256964164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513256964242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513256964242 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256966102 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256966102 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256966102 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256966102 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513256966102 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513256966102 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998618 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513256998618 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513256998618 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513256998821 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513256998821 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513256998821 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motorx\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motorx\|Mult0\"" {  } { { "stepper_linear.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motory\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motory\|Mult0\"" {  } { { "stepper_linear.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motora\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motora\|Mult0\"" {  } { { "stepper_angular.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motorb\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motorb\|Mult0\"" {  } { { "stepper_angular.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motorx\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motorx\|Mult1\"" {  } { { "stepper_linear.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motory\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motory\|Mult1\"" {  } { { "stepper_linear.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motora\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motora\|Mult1\"" {  } { { "stepper_angular.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motorb\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motorb\|Mult1\"" {  } { { "stepper_angular.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257004180 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513257004180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper_linear:inst_motorx\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult0\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257004305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper_linear:inst_motorx\|lpm_mult:Mult0 " "Instantiated megafunction \"stepper_linear:inst_motorx\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004305 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513257004305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7ms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7ms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7ms " "Found entity 1: mult_7ms" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513257004368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513257004368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257004633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Instantiated megafunction \"stepper_linear:inst_motorx\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257004633 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513257004633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257004743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257004790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257004868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513257004930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513257004930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257004977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257005024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513257005086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513257005086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|altshift:external_latency_ffs stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257005149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper_angular:inst_motora\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_angular:inst_motora\|lpm_mult:Mult1\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257005211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper_angular:inst_motora\|lpm_mult:Mult1 " "Instantiated megafunction \"stepper_angular:inst_motora\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513257005211 ""}  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513257005211 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_angular:inst_motorb\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_angular:inst_motorb\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -176 752 952 -64 "inst_motorb" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257005493 "|sistema_basico2|stepper_angular:inst_motorb|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_angular:inst_motora\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_angular:inst_motora\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -312 752 952 -200 "inst_motora" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257005493 "|sistema_basico2|stepper_angular:inst_motora|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_linear:inst_motory\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_linear:inst_motory\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -296 280 480 -120 "inst_motory" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257005493 "|sistema_basico2|stepper_linear:inst_motory|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_linear:inst_motorx\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_linear:inst_motorx\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -296 -256 -56 -120 "inst_motorx" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513257005493 "|sistema_basico2|stepper_linear:inst_motorx|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513257005493 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513257005493 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1513257006368 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "600 " "Ignored 600 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1513257006555 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "584 " "Ignored 584 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1513257006555 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1513257006555 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 58 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 132 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 243 -1 0 } } { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 253 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 179 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 352 -1 0 } } { "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2878 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3896 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3500 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 398 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 161 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 167 -1 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513257006680 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513257006680 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[15\] stepper_linear:inst_motorx\|distance\[15\]~_emulated stepper_linear:inst_motorx\|distance\[15\]~1 " "Register \"stepper_linear:inst_motorx\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[15\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[15\]~1\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[14\] stepper_linear:inst_motorx\|distance\[14\]~_emulated stepper_linear:inst_motorx\|distance\[14\]~6 " "Register \"stepper_linear:inst_motorx\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[14\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[14\]~6\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[13\] stepper_linear:inst_motorx\|distance\[13\]~_emulated stepper_linear:inst_motorx\|distance\[13\]~11 " "Register \"stepper_linear:inst_motorx\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[13\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[13\]~11\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[12\] stepper_linear:inst_motorx\|distance\[12\]~_emulated stepper_linear:inst_motorx\|distance\[12\]~16 " "Register \"stepper_linear:inst_motorx\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[12\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[12\]~16\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[11\] stepper_linear:inst_motorx\|distance\[11\]~_emulated stepper_linear:inst_motorx\|distance\[11\]~21 " "Register \"stepper_linear:inst_motorx\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[11\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[11\]~21\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[10\] stepper_linear:inst_motorx\|distance\[10\]~_emulated stepper_linear:inst_motorx\|distance\[10\]~26 " "Register \"stepper_linear:inst_motorx\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[10\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[10\]~26\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[9\] stepper_linear:inst_motorx\|distance\[9\]~_emulated stepper_linear:inst_motorx\|distance\[9\]~31 " "Register \"stepper_linear:inst_motorx\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[9\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[9\]~31\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[8\] stepper_linear:inst_motorx\|distance\[8\]~_emulated stepper_linear:inst_motorx\|distance\[8\]~36 " "Register \"stepper_linear:inst_motorx\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[8\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[8\]~36\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[7\] stepper_linear:inst_motorx\|distance\[7\]~_emulated stepper_linear:inst_motorx\|distance\[7\]~41 " "Register \"stepper_linear:inst_motorx\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[7\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[7\]~41\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[6\] stepper_linear:inst_motorx\|distance\[6\]~_emulated stepper_linear:inst_motorx\|distance\[6\]~46 " "Register \"stepper_linear:inst_motorx\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[6\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[6\]~46\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[5\] stepper_linear:inst_motorx\|distance\[5\]~_emulated stepper_linear:inst_motorx\|distance\[5\]~51 " "Register \"stepper_linear:inst_motorx\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[5\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[5\]~51\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[4\] stepper_linear:inst_motorx\|distance\[4\]~_emulated stepper_linear:inst_motorx\|distance\[4\]~56 " "Register \"stepper_linear:inst_motorx\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[4\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[4\]~56\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[3\] stepper_linear:inst_motorx\|distance\[3\]~_emulated stepper_linear:inst_motorx\|distance\[3\]~61 " "Register \"stepper_linear:inst_motorx\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[3\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[3\]~61\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[2\] stepper_linear:inst_motorx\|distance\[2\]~_emulated stepper_linear:inst_motorx\|distance\[2\]~66 " "Register \"stepper_linear:inst_motorx\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[2\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[2\]~66\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[1\] stepper_linear:inst_motorx\|distance\[1\]~_emulated stepper_linear:inst_motorx\|distance\[1\]~71 " "Register \"stepper_linear:inst_motorx\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[1\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[1\]~71\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motorx|distance[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[15\] stepper_linear:inst_motory\|distance\[15\]~_emulated stepper_linear:inst_motory\|distance\[15\]~1 " "Register \"stepper_linear:inst_motory\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[15\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[15\]~1\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[14\] stepper_linear:inst_motory\|distance\[14\]~_emulated stepper_linear:inst_motory\|distance\[14\]~6 " "Register \"stepper_linear:inst_motory\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[14\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[14\]~6\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[13\] stepper_linear:inst_motory\|distance\[13\]~_emulated stepper_linear:inst_motory\|distance\[13\]~11 " "Register \"stepper_linear:inst_motory\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[13\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[13\]~11\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[12\] stepper_linear:inst_motory\|distance\[12\]~_emulated stepper_linear:inst_motory\|distance\[12\]~16 " "Register \"stepper_linear:inst_motory\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[12\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[12\]~16\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[11\] stepper_linear:inst_motory\|distance\[11\]~_emulated stepper_linear:inst_motory\|distance\[11\]~21 " "Register \"stepper_linear:inst_motory\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[11\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[11\]~21\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[10\] stepper_linear:inst_motory\|distance\[10\]~_emulated stepper_linear:inst_motory\|distance\[10\]~26 " "Register \"stepper_linear:inst_motory\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[10\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[10\]~26\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[9\] stepper_linear:inst_motory\|distance\[9\]~_emulated stepper_linear:inst_motory\|distance\[9\]~31 " "Register \"stepper_linear:inst_motory\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[9\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[9\]~31\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[8\] stepper_linear:inst_motory\|distance\[8\]~_emulated stepper_linear:inst_motory\|distance\[8\]~36 " "Register \"stepper_linear:inst_motory\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[8\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[8\]~36\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[7\] stepper_linear:inst_motory\|distance\[7\]~_emulated stepper_linear:inst_motory\|distance\[7\]~41 " "Register \"stepper_linear:inst_motory\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[7\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[7\]~41\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[6\] stepper_linear:inst_motory\|distance\[6\]~_emulated stepper_linear:inst_motory\|distance\[6\]~46 " "Register \"stepper_linear:inst_motory\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[6\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[6\]~46\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[5\] stepper_linear:inst_motory\|distance\[5\]~_emulated stepper_linear:inst_motory\|distance\[5\]~51 " "Register \"stepper_linear:inst_motory\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[5\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[5\]~51\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[4\] stepper_linear:inst_motory\|distance\[4\]~_emulated stepper_linear:inst_motory\|distance\[4\]~56 " "Register \"stepper_linear:inst_motory\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[4\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[4\]~56\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[3\] stepper_linear:inst_motory\|distance\[3\]~_emulated stepper_linear:inst_motory\|distance\[3\]~61 " "Register \"stepper_linear:inst_motory\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[3\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[3\]~61\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[2\] stepper_linear:inst_motory\|distance\[2\]~_emulated stepper_linear:inst_motory\|distance\[2\]~66 " "Register \"stepper_linear:inst_motory\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[2\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[2\]~66\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[1\] stepper_linear:inst_motory\|distance\[1\]~_emulated stepper_linear:inst_motory\|distance\[1\]~71 " "Register \"stepper_linear:inst_motory\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[1\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[1\]~71\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_linear:inst_motory|distance[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[15\] stepper_angular:inst_motora\|distance\[15\]~_emulated stepper_angular:inst_motora\|distance\[15\]~1 " "Register \"stepper_angular:inst_motora\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[15\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[15\]~1\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[14\] stepper_angular:inst_motora\|distance\[14\]~_emulated stepper_angular:inst_motora\|distance\[14\]~5 " "Register \"stepper_angular:inst_motora\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[14\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[14\]~5\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[13\] stepper_angular:inst_motora\|distance\[13\]~_emulated stepper_angular:inst_motora\|distance\[13\]~9 " "Register \"stepper_angular:inst_motora\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[13\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[13\]~9\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[12\] stepper_angular:inst_motora\|distance\[12\]~_emulated stepper_angular:inst_motora\|distance\[12\]~13 " "Register \"stepper_angular:inst_motora\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[12\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[12\]~13\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[11\] stepper_angular:inst_motora\|distance\[11\]~_emulated stepper_angular:inst_motora\|distance\[11\]~17 " "Register \"stepper_angular:inst_motora\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[11\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[11\]~17\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[10\] stepper_angular:inst_motora\|distance\[10\]~_emulated stepper_angular:inst_motora\|distance\[10\]~21 " "Register \"stepper_angular:inst_motora\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[10\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[10\]~21\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[9\] stepper_angular:inst_motora\|distance\[9\]~_emulated stepper_angular:inst_motora\|distance\[9\]~25 " "Register \"stepper_angular:inst_motora\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[9\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[9\]~25\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[8\] stepper_angular:inst_motora\|distance\[8\]~_emulated stepper_angular:inst_motora\|distance\[8\]~29 " "Register \"stepper_angular:inst_motora\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[8\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[8\]~29\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[7\] stepper_angular:inst_motora\|distance\[7\]~_emulated stepper_angular:inst_motora\|distance\[7\]~33 " "Register \"stepper_angular:inst_motora\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[7\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[7\]~33\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[6\] stepper_angular:inst_motora\|distance\[6\]~_emulated stepper_angular:inst_motora\|distance\[6\]~37 " "Register \"stepper_angular:inst_motora\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[6\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[6\]~37\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[5\] stepper_angular:inst_motora\|distance\[5\]~_emulated stepper_angular:inst_motora\|distance\[5\]~41 " "Register \"stepper_angular:inst_motora\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[5\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[5\]~41\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[4\] stepper_angular:inst_motora\|distance\[4\]~_emulated stepper_angular:inst_motora\|distance\[4\]~45 " "Register \"stepper_angular:inst_motora\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[4\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[4\]~45\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[3\] stepper_angular:inst_motora\|distance\[3\]~_emulated stepper_angular:inst_motora\|distance\[3\]~49 " "Register \"stepper_angular:inst_motora\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[3\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[3\]~49\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[2\] stepper_angular:inst_motora\|distance\[2\]~_emulated stepper_angular:inst_motora\|distance\[2\]~53 " "Register \"stepper_angular:inst_motora\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[2\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[2\]~53\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[1\] stepper_angular:inst_motora\|distance\[1\]~_emulated stepper_angular:inst_motora\|distance\[1\]~57 " "Register \"stepper_angular:inst_motora\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[1\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[1\]~57\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motora|distance[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[15\] stepper_angular:inst_motorb\|distance\[15\]~_emulated stepper_angular:inst_motorb\|distance\[15\]~1 " "Register \"stepper_angular:inst_motorb\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[15\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[15\]~1\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[14\] stepper_angular:inst_motorb\|distance\[14\]~_emulated stepper_angular:inst_motorb\|distance\[14\]~5 " "Register \"stepper_angular:inst_motorb\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[14\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[14\]~5\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[13\] stepper_angular:inst_motorb\|distance\[13\]~_emulated stepper_angular:inst_motorb\|distance\[13\]~9 " "Register \"stepper_angular:inst_motorb\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[13\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[13\]~9\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[12\] stepper_angular:inst_motorb\|distance\[12\]~_emulated stepper_angular:inst_motorb\|distance\[12\]~13 " "Register \"stepper_angular:inst_motorb\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[12\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[12\]~13\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[11\] stepper_angular:inst_motorb\|distance\[11\]~_emulated stepper_angular:inst_motorb\|distance\[11\]~17 " "Register \"stepper_angular:inst_motorb\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[11\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[11\]~17\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[10\] stepper_angular:inst_motorb\|distance\[10\]~_emulated stepper_angular:inst_motorb\|distance\[10\]~21 " "Register \"stepper_angular:inst_motorb\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[10\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[10\]~21\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[9\] stepper_angular:inst_motorb\|distance\[9\]~_emulated stepper_angular:inst_motorb\|distance\[9\]~25 " "Register \"stepper_angular:inst_motorb\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[9\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[9\]~25\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[8\] stepper_angular:inst_motorb\|distance\[8\]~_emulated stepper_angular:inst_motorb\|distance\[8\]~29 " "Register \"stepper_angular:inst_motorb\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[8\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[8\]~29\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[7\] stepper_angular:inst_motorb\|distance\[7\]~_emulated stepper_angular:inst_motorb\|distance\[7\]~33 " "Register \"stepper_angular:inst_motorb\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[7\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[7\]~33\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[6\] stepper_angular:inst_motorb\|distance\[6\]~_emulated stepper_angular:inst_motorb\|distance\[6\]~37 " "Register \"stepper_angular:inst_motorb\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[6\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[6\]~37\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[5\] stepper_angular:inst_motorb\|distance\[5\]~_emulated stepper_angular:inst_motorb\|distance\[5\]~41 " "Register \"stepper_angular:inst_motorb\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[5\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[5\]~41\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[4\] stepper_angular:inst_motorb\|distance\[4\]~_emulated stepper_angular:inst_motorb\|distance\[4\]~45 " "Register \"stepper_angular:inst_motorb\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[4\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[4\]~45\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[3\] stepper_angular:inst_motorb\|distance\[3\]~_emulated stepper_angular:inst_motorb\|distance\[3\]~49 " "Register \"stepper_angular:inst_motorb\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[3\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[3\]~49\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[2\] stepper_angular:inst_motorb\|distance\[2\]~_emulated stepper_angular:inst_motorb\|distance\[2\]~53 " "Register \"stepper_angular:inst_motorb\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[2\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[2\]~53\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[1\] stepper_angular:inst_motorb\|distance\[1\]~_emulated stepper_angular:inst_motorb\|distance\[1\]~57 " "Register \"stepper_angular:inst_motorb\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[1\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[1\]~57\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513257006680 "|sistema_basico2|stepper_angular:inst_motorb|distance[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1513257006680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257010243 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "273 " "273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513257013758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/Ixtopor-FPGA/output_files/sistema_basico2.map.smsg " "Generated suppressed messages file C:/github/Ixtopor-FPGA/output_files/sistema_basico2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513257014930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513257018212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513257018212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6103 " "Implemented 6103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513257019055 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513257019055 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1513257019055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5780 " "Implemented 5780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513257019055 ""} { "Info" "ICUT_CUT_TM_RAMS" "204 " "Implemented 204 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513257019055 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513257019055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513257019055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513257019212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 11:10:19 2017 " "Processing ended: Thu Dec 14 11:10:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513257019212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513257019212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513257019212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513257019212 ""}
