#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 01:15:13 2020
# Process ID: 12928
# Current directory: /home/caohy/work/kcu_10gbaser_tpu
# Command line: vivado
# Log file: /home/caohy/work/kcu_10gbaser_tpu/vivado.log
# Journal file: /home/caohy/work/kcu_10gbaser_tpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dell/Desktop/board_test/kcu_10gbaser_tpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rs_decoder' is locked:
* IP 'rs_decoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_decoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-2162] IP 'rs_encoder' is locked:
* IP 'rs_encoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_encoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 6858.422 ; gain = 300.637 ; free physical = 54022 ; free virtual = 62733
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/sim/axis_fifo_t8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/sim/axis_fifo_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/sim/ddc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/sim/duc_out_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc_out_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/sim/ila_layer1_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_layer1_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch1_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/sim/bd_0423.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/sim/bd_0423_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/bd_0423_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/sim/mac_phy_system_ila_mac_phy1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_system_ila_mac_phy1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-311] analyzing module mac_phy_ch1_imp_OVJPU8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_data_loopback_fifo/sim/bb_data_loopback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_data_loopback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_clock_mm_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_clock_mm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_calc_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_calc_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_insert_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24_insert_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/eth_performance_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_performance_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/hdl/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sync_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_axi_lite_ipif
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pselect_f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_slave_attachment
INFO: [VRFC 10-2458] undeclared symbol dpto_cntr_ld_en, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:571]
INFO: [VRFC 10-2458] undeclared symbol dpto_cnt_en, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:572]
INFO: [VRFC 10-2458] undeclared symbol timeout_i, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:588]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/user_registers_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_registers_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:218]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:87]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_1
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:216]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:86]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tdata0' is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:187]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tkeep0' is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:188]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tvalid0' is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tlast0' is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:190]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tuser0' is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:191]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bb_rx_axis_tready0' is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:192]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu10gbaser_tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7434.703 ; gain = 0.000 ; free physical = 53909 ; free virtual = 62669
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 7434.703 ; gain = 0.000 ; free physical = 53909 ; free virtual = 62669
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 01:18:15 2020...
