
---------- Begin Simulation Statistics ----------
final_tick                               137487355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294301                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712624                       # Number of bytes of host memory used
host_op_rate                                   450205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.55                       # Real time elapsed on the host
host_tick_rate                              637840999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436877                       # Number of instructions simulated
sim_ops                                      97042213                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137487                       # Number of seconds simulated
sim_ticks                                137487355500                       # Number of ticks simulated
system.cpu.Branches                           7714394                       # Number of branches fetched
system.cpu.committedInsts                    63436877                       # Number of instructions committed
system.cpu.committedOps                      97042213                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        274974711                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               274974710.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902189                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168371                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234784                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088670                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088670                       # number of integer instructions
system.cpu.num_int_register_reads           214307203                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409630                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099172                       # number of memory refs
system.cpu.num_store_insts                   10025421                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879196     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011983     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043153                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       179823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       190448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       174142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       388097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         174142                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35937794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35937794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35937794                       # number of overall hits
system.cpu.dcache.overall_hits::total        35937794                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       193679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         193679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       193679                       # number of overall misses
system.cpu.dcache.overall_misses::total        193679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15686895000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15686895000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15686895000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15686895000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80994.299847                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80994.299847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80994.299847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80994.299847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       156799                       # number of writebacks
system.cpu.dcache.writebacks::total            156799                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       193679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       193679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       193679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       193679                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15493216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15493216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15493216000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15493216000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005360                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005360                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005360                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005360                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79994.299847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79994.299847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79994.299847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79994.299847                       # average overall mshr miss latency
system.cpu.dcache.replacements                 189583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25991105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25991105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        82766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         82766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6989629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6989629500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84450.492956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84450.492956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        82766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        82766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6906863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6906863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83450.492956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83450.492956                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       110913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       110913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8697265500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8697265500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78415.203808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78415.203808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8586352500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8586352500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77415.203808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77415.203808                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4085.882305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            193679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            186.553385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4085.882305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       36998822031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      36998822031                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058350                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584522                       # number of overall hits
system.cpu.icache.overall_hits::total        85584522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3970                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3970                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3970                       # number of overall misses
system.cpu.icache.overall_misses::total          3970                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    312879000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    312879000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    312879000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    312879000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588492                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78810.831234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78810.831234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78810.831234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78810.831234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          865                       # number of writebacks
system.cpu.icache.writebacks::total               865                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3970                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3970                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3970                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3970                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    308909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    308909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    308909000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    308909000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77810.831234                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77810.831234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77810.831234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77810.831234                       # average overall mshr miss latency
system.cpu.icache.replacements                    865                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3970                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3970                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    312879000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    312879000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78810.831234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78810.831234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    308909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    308909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77810.831234                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77810.831234                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2682.010593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3970                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21558.814106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2682.010593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.758057                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180954                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588621                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137487355500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8620                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8640                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                8620                       # number of overall hits
system.l2.overall_hits::total                    8640                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             185059                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189009                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3950                       # number of overall misses
system.l2.overall_misses::.cpu.data            185059                       # number of overall misses
system.l2.overall_misses::total                189009                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    302744000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15112177000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15414921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    302744000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15112177000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15414921000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           193679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               197649                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          193679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              197649                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.955493                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.956286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.955493                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.956286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76644.050633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81661.399878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81556.544926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76644.050633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81661.399878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81556.544926                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146571                       # number of writebacks
system.l2.writebacks::total                    146571                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        185059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       185059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    263244000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13261587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13524831000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    263244000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13261587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13524831000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.955493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.955493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.956286                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66644.050633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71661.399878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71556.544926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66644.050633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71661.399878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71556.544926                       # average overall mshr miss latency
system.l2.replacements                         328277                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       156799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           156799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       156799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       156799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          865                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              865                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          865                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          865                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        25688                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         25688                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110604                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110604                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8416737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8416737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        110913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76097.948537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76097.948537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7310697500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7310697500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66097.948537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66097.948537                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    302744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    302744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76644.050633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76644.050633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    263244000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    263244000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66644.050633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66644.050633                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6695439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6695439500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        82766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.899584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89925.988852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89925.988852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5950889500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5950889500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.899584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79925.988852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79925.988852                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.920398                       # Cycle average of tags in use
system.l2.tags.total_refs                      362409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    332373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.090368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1743.197839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.607002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2314.115557                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.425585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.564970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997539                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2738                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1108567                       # Number of tag accesses
system.l2.tags.data_accesses                  1108567                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     79825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    184981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032536283750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              558373                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75457                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146571                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189009                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146571                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     78                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66746                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                189009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               146571                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.131579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.842767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4464     99.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.797056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.782646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.698509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              536     11.95%     11.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.74%     12.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3720     82.96%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6048288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4690272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137487340500                       # Total gap between requests
system.mem_ctrls.avgGap                     409700.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5919392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2553664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 919357.271367402282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 43054082.889826186001                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18573809.865737073123                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3950                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       185059                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       146571                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    101980000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5694152750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3292973002750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25817.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30769.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22466743.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5921888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6048288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4690272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4690272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       185059                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         189009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       146571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        146571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       919357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43072237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43991595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       919357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       919357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34114206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34114206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34114206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       919357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43072237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        78105801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               188931                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               79802                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4685                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2253676500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             944655000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5796132750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11928.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30678.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              120065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69811                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        78846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   218.081830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   124.968992                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.296961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        48789     61.88%     61.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6860      8.70%     70.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10240     12.99%     83.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1947      2.47%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1825      2.31%     88.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2092      2.65%     91.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1161      1.47%     92.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1141      1.45%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4791      6.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        78846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12091584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5107328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.946880                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               37.147620                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       284778900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       151340805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      675558240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     209781360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10852698480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24394178850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32252678400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68821015035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.562505                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83447432750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4590820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49449102750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       278260080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       147879765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      673409100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     206785080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10852698480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24888491970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31836414720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68883939195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.020177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82305736250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4590820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50590799250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146571                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33252                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110604                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110604                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78405                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       557841                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       557841                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 557841                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10738560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     10738560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10738560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189009                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189009                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           662014000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          641538250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             86736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       303370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          865                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          214490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82766                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8805                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       576941                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                585746                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11215296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11370016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          328277                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4690272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           525926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.331115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 351784     66.89%     66.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 174142     33.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             525926                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137487355500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          272880500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3970000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         193679000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
