Version 4
SHEET 1 1380 1212
WIRE -384 -96 -448 -96
WIRE 464 -96 384 -96
WIRE -448 -64 -448 -96
WIRE 384 -64 384 -96
WIRE -448 48 -448 16
WIRE 384 48 384 16
WIRE 176 176 176 160
WIRE 352 224 240 224
WIRE 176 272 176 256
WIRE 240 272 240 224
WIRE 240 272 176 272
WIRE 256 272 240 272
WIRE 352 272 320 272
WIRE 608 320 576 320
WIRE 352 336 -464 336
WIRE 352 368 -96 368
WIRE 608 384 576 384
WIRE 352 448 320 448
WIRE -96 464 -96 368
WIRE -464 544 -464 336
WIRE -96 576 -96 544
WIRE -464 656 -464 624
FLAG 384 48 0
FLAG 464 -96 VDD
FLAG -96 576 0
FLAG -96 368 trig_b
FLAG 176 160 VDD
FLAG 320 448 _reset
FLAG 608 320 out_q
FLAG -464 656 0
FLAG -464 336 trig_a
FLAG -448 48 0
FLAG -384 -96 _reset
FLAG 608 384 _out_q
SYMBOL voltage 384 -80 R0
SYMATTR InstName V1
SYMATTR Value {VDD}
SYMBOL voltage -96 448 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value PWL(0,{VDD},60u,{VDD},60.1u,0, 65u,0,65.1u,{VDD},150u,{VDD},150.1u,0,155u,0,155.1u,{VDD})
SYMBOL res 160 160 R0
SYMATTR InstName R3
SYMATTR Value 20k
SYMBOL cap 256 288 R270
WINDOW 0 32 32 VTop 0
WINDOW 3 0 32 VBottom 0
SYMATTR InstName C2
SYMATTR Value 1n
SYMBOL voltage -464 528 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value PWL(0,0,30u,0,30.1u,{VDD}, 35u,{VDD},35.1u,0,100u,0,100.1u,{VDD},105u,{VDD},105.1u,0,115u,0,115.1u,{VDD},120u,{VDD},120.1u,0)
SYMBOL voltage -448 -80 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V4
SYMATTR Value PWL(0,{VDD},160u,{VDD},160.1u,0, 165u,0,165.1u,{VDD})
SYMBOL CD4538B 464 160 R0
SYMATTR InstName U1
SYMATTR SpiceLine VDD={VDD}  SPEED=1.0  TRIPDT=5e-9
TEXT -440 -296 Left 0 !.tran 0 200u 5n
TEXT -440 -320 Left 0 ;Simulation
TEXT -96 -560 Left 0 ;Right click with the mouse on the symbol to see the properties.\n \nSpiceModel:   VDD 0                    \nSpecLine:       VDD=15  SPEED=1 TRIPDT=5e-9     \n \nDescription:\nVDD 0      +supply net is VDD, - supply net is 0(GND)\nVDD=5 is the value of supply voltage\nSPEED=1   delay multiplier\nTRIPDTV=5e-9   internal timestep for A elements
TEXT -448 -232 Left 0 !.param VDD=15
TEXT -192 -232 Left 0 ;----> Take a look how the voltage VDD and its value is passed to all subcircuits.\n       SpecLine:   VDD={VDD}  SPEED=1 TRIPDT=5e-9
TEXT -424 -824 Left 0 ;Test circuit for the CD4538B(CD14538B)\n \nTest cases: \n1. Single trigger on A\n2. Single trigger on B\n3. Double (re-)trigger on A\n4. Trigger on B but output pulse early terminated by reset input
