# é«˜é€Ÿäº’è”ä¸å­˜å‚¨ç³»ç»Ÿ (High-Speed Interconnect & Memory Systems)

> **ç»´æŠ¤å‘¨æœŸ**: 2026 å¹´åº¦
> **æœ€åæ›´æ–°**: 2026-02-11

## ğŸ“… Q1 & Q2 (Spring/Summer) - æ ¸å¿ƒæŠ€æœ¯ä¸æ ‡å‡†å®šä¹‰

| æ—¶é—´ (2026) | ä¼šè®®åç§° | ä¸»åŠæ–¹/ç±»å‹ | æ¶‰åŠå‚å•† (Key Players) | SoC æ ¸å¿ƒå…³æ³¨ç‚¹ (Actionable Insights) | åœ°ç‚¹ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| **Feb 15-19** | **ISSCC** | IEEE (å­¦æœ¯é¡¶ä¼š) | Samsung, SK Hynix, Intel | **[PHY/Circuit]** LPDDR6/HBM4 é¦–ä¸ªç¡…éªŒè¯æ•°æ®ï¼›224G SerDes æ¶æ„ï¼›DRAM Cell ç‰©ç†æé™ã€‚ | San Francisco, CA |
| **Mar 11-12** | **SNUG Silicon Valley** | Synopsys (EDA/IP) | Synopsys | **[IP/Implementation]** DDR PHY PPA ä¼˜åŒ–æ•°æ®ï¼›UCIe IP é›†æˆé¿å‘ï¼›3D-IC ç‰©ç†è®¾è®¡æµç¨‹ã€‚ | Santa Clara, CA |
| **Mar 16-19** | **NVIDIA GTC** | NVIDIA (AI/Chip) | NVIDIA, Micron, SK Hynix | **[Architecture]** HBM4 åœ¨ Blackwell/Rubin æ¶æ„ä¸­çš„ç³»ç»Ÿé›†æˆï¼›NVLink Switch äº’è”æ¶æ„ï¼›RAS å¯é æ€§è®¾è®¡ã€‚ | San Jose, CA |
| **Apr 15-16** | **CadenceLIVE** | Cadence (EDA/IP) | Cadence | **[Simulation/SI/PI]** LPDDR6/GDDR7 ä¿¡å·å®Œæ•´æ€§ä»¿çœŸï¼›DRAM Memory Controller éªŒè¯æ–¹æ³•å­¦ã€‚ | Santa Clara, CA |
| **May (TBD)** | **JEDEC Workshop** | JEDEC (æ ‡å‡†ç»„ç»‡) | Google, Meta, Memory Vendors | **[Standard]** **LPDDR6 Spec æœ€ç»ˆè‰æ¡ˆ**ï¼›DDR6 æ—¶åºå®šä¹‰ï¼›CAMM2 æ¨¡ç»„æ ‡å‡†æ›´æ–°ã€‚ | Santa Clara / Hybrid |
| **Jun (TBD)** | **ISCA / MICRO** | IEEE/ACM (ä½“ç³»ç»“æ„) | Google, NVIDIA, Universities | **[Research]** å­˜å†…è®¡ç®— (PIM) æ¶æ„ï¼›Memory Pooling ç­–ç•¥ï¼›è§£å†³ Memory Wall çš„æ–°å‹æ¶æ„æ¢ç´¢ã€‚ | TBD |
| **Jul/Aug** | **OCP China Day** | OCP Foundation | Alibaba, Tencent, Inspur | **[Ecosystem]** å›½å†…å¤§å‚å¯¹ AI èŠ¯ç‰‡äº’è” (CXL/UCIe) çš„å®šåˆ¶åŒ–éœ€æ±‚ï¼›å›½äº§ Chiplet æ¥å£æ ‡å‡†è½åœ°ã€‚ | Beijing, CN |

## ğŸ“… Q3 & Q4 (Autumn/Winter) - ç”Ÿæ€è½åœ°ä¸æœªæ¥è·¯çº¿å›¾

| æ—¶é—´ (2026) | ä¼šè®®åç§° | ä¸»åŠæ–¹/ç±»å‹ | æ¶‰åŠå‚å•† (Key Players) | SoC æ ¸å¿ƒå…³æ³¨ç‚¹ (Actionable Insights) | åœ°ç‚¹ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| **Aug 4-6** | **FMS** (Future of Memory) | è¡Œä¸šè”ç›Ÿ | **Micron**, Samsung, SK Hynix | **[Ecosystem]** **HBM4E å°è£…å±•ç¤º**ï¼›CXL 3.0 Switch èŠ¯ç‰‡é‡äº§è¿›åº¦ï¼›è½¦è§„çº§ LPDDR5X/GDDR7ã€‚ | Santa Clara, CA |
| **Aug (TBD)** | **Hot Chips 2026** | IEEE (å·¥ä¸šç•Œ) | Tesla, AMD, Intel | **[Competitor Analysis]** ç«å“ SoC (å¦‚ Thor, FSD) çš„ Memory Subsystem æ¶æ„æ‹†è§£ï¼›Chiplet äº’è”å®æˆ˜ã€‚ | Stanford Univ |
| **Sep 15-17** | **AI Infra Summit** | Kisaco (å‚ç›´è¡Œä¸š) | Hyperscalers (Meta/Msft) | **[System]** **(åŸ MemCon)** èšç„¦è§£å†³ Memory Wall çš„ç³»ç»Ÿçº§æ–¹æ¡ˆï¼›AI è®­ç»ƒé›†ç¾¤ä¸­çš„ HBM/CXL éƒ¨ç½²ç—›ç‚¹ã€‚ | Santa Clara, CA |
| **Sep/Oct** | **TSMC OIP Forum** | TSMC (Foundry) | TSMC, Synopsys | **[Packaging]** CoWoS äº§èƒ½ä¸è®¾è®¡è§„åˆ™ï¼›3D Fabric å¯¹ HBM Base Die çš„å·¥è‰ºè¦æ±‚ï¼›HBM4 çƒ­ç®¡ç†ã€‚ | Santa Clara, CA |
| **Oct 13-15** | **OCP Global Summit** | OCP Foundation | Meta, Microsoft, Intel, AMD | **[System Architecture]** **ODSA/Chiplet**: UCIe ç‰©ç†å±‚ä¸äº’æ“ä½œæ€§æ¼”ç¤ºï¼›<br>**CXL**: å†…å­˜æ± åŒ– (Memory Pooling) çœŸå®ç¡¬ä»¶ï¼›<br>**OAM**: å¤§ç®—åŠ› HBM èŠ¯ç‰‡æ¨¡ç»„æ ‡å‡†ã€‚ | San Jose, CA |
| **Oct (TBD)** | **Samsung Tech Day** | Samsung (åŸå‚) | Samsung | **[Roadmap]** å¿…é¡»å…³æ³¨çš„ **DRAM Roadmap (1c, 0a nm)**ï¼›LPCAMM2 åœ¨ç§»åŠ¨ç«¯çš„åº”ç”¨ï¼›ä¸‹ä¸€ä»£ GDDRã€‚ | San Jose, CA |
| **Oct/Nov** | **Micron Insight** | Micron (åŸå‚) | Micron | **[Roadmap]** ç¾å…‰åœ¨ HBM èƒ½æ•ˆæ¯”ä¸Šçš„ä¼˜åŒ–æ–¹æ¡ˆï¼›GDDR7 è½¦è§„è®¤è¯è¿›åº¦ã€‚ | TBD |

---

### ğŸ“ å‚ä¼šç­–ç•¥å»ºè®® (For SoC Team)

1.  **ç‰©ç†å±‚ä¸ IP (PHY/IP)**: å¿…é¡»å…³æ³¨ **ISSCC** (ç”µè·¯åˆ›æ–°) å’Œ **SNUG** (å·¥ç¨‹è½åœ°)ã€‚é‡ç‚¹çœ‹ 224G SerDes å’Œ LPDDR6 PHY çš„ PPA æ•°æ®ã€‚
2.  **ç³»ç»Ÿæ¶æ„ (System Arch)**: å¿…é¡»å…³æ³¨ **OCP Global Summit** å’Œ **Hot Chips**ã€‚OCP å†³å®šäº† Chiplet (UCIe) å’Œ CXL æ€ä¹ˆè¿ï¼ŒHot Chips å±•ç¤ºäº†åˆ«äººæ€ä¹ˆè¿ã€‚
3.  **å­˜å‚¨é¢—ç²’ (Memory Device)**: **Samsung Tech Day** å’Œ **FMS** æ˜¯è·å–ä¸‹ä¸€ä»£é¢—ç²’ Spec (HBM4, LPDDR6) æœ€ç›´æ¥çš„æ¸ é“ã€‚
4.  **å›½å†…ç”Ÿæ€**: **OCP China Day** æ˜¯äº†è§£å›½å†…äº’è”ç½‘å¤§å‚ï¼ˆæ½œåœ¨å®¢æˆ·ï¼‰å¯¹äº’è”æ ‡å‡†éœ€æ±‚çš„æœ€ä½³çª—å£ã€‚
