{"Source Block": ["oh/spi/hdl/spi_slave_io.v@51:61@HdlIdDef", "   reg [PW-1:0]        spi_tx;\n   reg \t\t       spi_access;\n   reg \t\t       packet_done_reg;\n   reg \t\t       core_spi_read;\n   reg [PW-1:0]        core_spi_packet;   \n   wire [7:0] \t       packetsize;\n      \n   //#################################\n   //# RX SHIFT REGISTER\n   //#################################\n \n"], "Clone Blocks": [["oh/spi/hdl/spi_slave_io.v@44:54", "   //#################################\n   //# BODY\n   //#################################\n\n   reg [2:0] \t       spi_state;   \n   reg [7:0] \t       bit_count;\n   reg [PW-1:0]        spi_rx;\n   reg [PW-1:0]        spi_tx;\n   reg \t\t       spi_access;\n   reg \t\t       packet_done_reg;\n   reg \t\t       core_spi_read;\n"], ["oh/spi/hdl/spi_slave_io.v@45:55", "   //# BODY\n   //#################################\n\n   reg [2:0] \t       spi_state;   \n   reg [7:0] \t       bit_count;\n   reg [PW-1:0]        spi_rx;\n   reg [PW-1:0]        spi_tx;\n   reg \t\t       spi_access;\n   reg \t\t       packet_done_reg;\n   reg \t\t       core_spi_read;\n   reg [PW-1:0]        core_spi_packet;   \n"]], "Diff Content": {"Delete": [[56, "   wire [7:0] \t       packetsize;\n"]], "Add": [[56, "   wire [7:0] \t       psize;\n"]]}}