
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bb8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009d40  08009d40  0000ad40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d5c  08009d5c  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009d5c  08009d5c  0000ad5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d64  08009d64  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d64  08009d64  0000ad64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d68  08009d68  0000ad68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009d6c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000ab0  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b2c  20000b2c  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b616  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042e6  00000000  00000000  000266c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001830  00000000  00000000  0002a9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012b7  00000000  00000000  0002c1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025d72  00000000  00000000  0002d48f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000201b6  00000000  00000000  00053201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0ca2  00000000  00000000  000733b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00154059  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a28  00000000  00000000  0015409c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000045  00000000  00000000  0015aac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009d28 	.word	0x08009d28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009d28 	.word	0x08009d28

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fd36 	bl	8000f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f81c 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f9ba 	bl	8000878 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f8d6 	bl	80006b4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f902 	bl	8000710 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f930 	bl	8000770 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f008 ffb4 	bl	800947c <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8000514:	f000 f87a 	bl	800060c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000518:	f000 f960 	bl	80007dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 800051c:	4804      	ldr	r0, [pc, #16]	@ (8000530 <main+0x3c>)
 800051e:	f005 facd 	bl	8005abc <HAL_TIM_Base_Start>
  HAL_ADC_Start_IT(&hadc1);
 8000522:	4804      	ldr	r0, [pc, #16]	@ (8000534 <main+0x40>)
 8000524:	f000 fdfa 	bl	800111c <HAL_ADC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000528:	f008 ffce 	bl	80094c8 <MX_USB_HOST_Process>
 800052c:	e7fc      	b.n	8000528 <main+0x34>
 800052e:	bf00      	nop
 8000530:	200001d4 	.word	0x200001d4
 8000534:	20000098 	.word	0x20000098

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b094      	sub	sp, #80	@ 0x50
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0320 	add.w	r3, r7, #32
 8000542:	2230      	movs	r2, #48	@ 0x30
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f009 fb60 	bl	8009c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	605a      	str	r2, [r3, #4]
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	60da      	str	r2, [r3, #12]
 800055a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800055c:	2300      	movs	r3, #0
 800055e:	60bb      	str	r3, [r7, #8]
 8000560:	4b28      	ldr	r3, [pc, #160]	@ (8000604 <SystemClock_Config+0xcc>)
 8000562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000564:	4a27      	ldr	r2, [pc, #156]	@ (8000604 <SystemClock_Config+0xcc>)
 8000566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800056a:	6413      	str	r3, [r2, #64]	@ 0x40
 800056c:	4b25      	ldr	r3, [pc, #148]	@ (8000604 <SystemClock_Config+0xcc>)
 800056e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000574:	60bb      	str	r3, [r7, #8]
 8000576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000578:	2300      	movs	r3, #0
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	4b22      	ldr	r3, [pc, #136]	@ (8000608 <SystemClock_Config+0xd0>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a21      	ldr	r2, [pc, #132]	@ (8000608 <SystemClock_Config+0xd0>)
 8000582:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000586:	6013      	str	r3, [r2, #0]
 8000588:	4b1f      	ldr	r3, [pc, #124]	@ (8000608 <SystemClock_Config+0xd0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000590:	607b      	str	r3, [r7, #4]
 8000592:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000594:	2301      	movs	r3, #1
 8000596:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000598:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800059c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059e:	2302      	movs	r3, #2
 80005a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005a8:	2308      	movs	r3, #8
 80005aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005ac:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b2:	2302      	movs	r3, #2
 80005b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005b6:	2307      	movs	r3, #7
 80005b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ba:	f107 0320 	add.w	r3, r7, #32
 80005be:	4618      	mov	r0, r3
 80005c0:	f004 fbde 	bl	8004d80 <HAL_RCC_OscConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005ca:	f000 fa6d 	bl	8000aa8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ce:	230f      	movs	r3, #15
 80005d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d2:	2302      	movs	r3, #2
 80005d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005da:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	2105      	movs	r1, #5
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 fe3f 	bl	8005270 <HAL_RCC_ClockConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005f8:	f000 fa56 	bl	8000aa8 <Error_Handler>
  }
}
 80005fc:	bf00      	nop
 80005fe:	3750      	adds	r7, #80	@ 0x50
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40023800 	.word	0x40023800
 8000608:	40007000 	.word	0x40007000

0800060c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000612:	463b      	mov	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800061e:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000620:	4a23      	ldr	r2, [pc, #140]	@ (80006b0 <MX_ADC1_Init+0xa4>)
 8000622:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000624:	4b21      	ldr	r3, [pc, #132]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000626:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800062a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800062c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ac <MX_ADC1_Init+0xa0>)
 800062e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000632:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000634:	4b1d      	ldr	r3, [pc, #116]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000636:	2200      	movs	r2, #0
 8000638:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <MX_ADC1_Init+0xa0>)
 800063c:	2200      	movs	r2, #0
 800063e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000640:	4b1a      	ldr	r3, [pc, #104]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000642:	2200      	movs	r2, #0
 8000644:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000648:	4b18      	ldr	r3, [pc, #96]	@ (80006ac <MX_ADC1_Init+0xa0>)
 800064a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800064e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000650:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000652:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000656:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000658:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <MX_ADC1_Init+0xa0>)
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800065e:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000660:	2201      	movs	r2, #1
 8000662:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000664:	4b11      	ldr	r3, [pc, #68]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000666:	2200      	movs	r2, #0
 8000668:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800066c:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <MX_ADC1_Init+0xa0>)
 800066e:	2201      	movs	r2, #1
 8000670:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000672:	480e      	ldr	r0, [pc, #56]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000674:	f000 fd0e 	bl	8001094 <HAL_ADC_Init>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800067e:	f000 fa13 	bl	8000aa8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000682:	2301      	movs	r3, #1
 8000684:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000686:	2301      	movs	r3, #1
 8000688:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800068a:	2302      	movs	r3, #2
 800068c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	463b      	mov	r3, r7
 8000690:	4619      	mov	r1, r3
 8000692:	4806      	ldr	r0, [pc, #24]	@ (80006ac <MX_ADC1_Init+0xa0>)
 8000694:	f000 ff52 	bl	800153c <HAL_ADC_ConfigChannel>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800069e:	f000 fa03 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006a2:	bf00      	nop
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000098 	.word	0x20000098
 80006b0:	40012000 	.word	0x40012000

080006b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b8:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006ba:	4a13      	ldr	r2, [pc, #76]	@ (8000708 <MX_I2C1_Init+0x54>)
 80006bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006be:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006c0:	4a12      	ldr	r2, [pc, #72]	@ (800070c <MX_I2C1_Init+0x58>)
 80006c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006da:	2200      	movs	r2, #0
 80006dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006de:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	@ (8000704 <MX_I2C1_Init+0x50>)
 80006f2:	f003 fd61 	bl	80041b8 <HAL_I2C_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006fc:	f000 f9d4 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200000e0 	.word	0x200000e0
 8000708:	40005400 	.word	0x40005400
 800070c:	000186a0 	.word	0x000186a0

08000710 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000714:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <MX_I2S3_Init+0x54>)
 8000716:	4a14      	ldr	r2, [pc, #80]	@ (8000768 <MX_I2S3_Init+0x58>)
 8000718:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_I2S3_Init+0x54>)
 800071c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000720:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000722:	4b10      	ldr	r3, [pc, #64]	@ (8000764 <MX_I2S3_Init+0x54>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000728:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_I2S3_Init+0x54>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800072e:	4b0d      	ldr	r3, [pc, #52]	@ (8000764 <MX_I2S3_Init+0x54>)
 8000730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000734:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000736:	4b0b      	ldr	r3, [pc, #44]	@ (8000764 <MX_I2S3_Init+0x54>)
 8000738:	4a0c      	ldr	r2, [pc, #48]	@ (800076c <MX_I2S3_Init+0x5c>)
 800073a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800073c:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <MX_I2S3_Init+0x54>)
 800073e:	2200      	movs	r2, #0
 8000740:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000742:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <MX_I2S3_Init+0x54>)
 8000744:	2200      	movs	r2, #0
 8000746:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000748:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_I2S3_Init+0x54>)
 800074a:	2200      	movs	r2, #0
 800074c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800074e:	4805      	ldr	r0, [pc, #20]	@ (8000764 <MX_I2S3_Init+0x54>)
 8000750:	f003 fe76 	bl	8004440 <HAL_I2S_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800075a:	f000 f9a5 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000134 	.word	0x20000134
 8000768:	40003c00 	.word	0x40003c00
 800076c:	00017700 	.word	0x00017700

08000770 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000774:	4b17      	ldr	r3, [pc, #92]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000776:	4a18      	ldr	r2, [pc, #96]	@ (80007d8 <MX_SPI1_Init+0x68>)
 8000778:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800077a:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <MX_SPI1_Init+0x64>)
 800077c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000780:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000782:	4b14      	ldr	r3, [pc, #80]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000788:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <MX_SPI1_Init+0x64>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800078e:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000794:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000796:	2200      	movs	r2, #0
 8000798:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800079a:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <MX_SPI1_Init+0x64>)
 800079c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007a2:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a8:	4b0a      	ldr	r3, [pc, #40]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ae:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b4:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007ba:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007bc:	220a      	movs	r2, #10
 80007be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007c0:	4804      	ldr	r0, [pc, #16]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007c2:	f005 f8a3 	bl	800590c <HAL_SPI_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007cc:	f000 f96c 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	2000017c 	.word	0x2000017c
 80007d8:	40013000 	.word	0x40013000

080007dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e2:	f107 0308 	add.w	r3, r7, #8
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	463b      	mov	r3, r7
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000874 <MX_TIM2_Init+0x98>)
 80007fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000;
 8000800:	4b1c      	ldr	r3, [pc, #112]	@ (8000874 <MX_TIM2_Init+0x98>)
 8000802:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000806:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000808:	4b1a      	ldr	r3, [pc, #104]	@ (8000874 <MX_TIM2_Init+0x98>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 800080e:	4b19      	ldr	r3, [pc, #100]	@ (8000874 <MX_TIM2_Init+0x98>)
 8000810:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000814:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000816:	4b17      	ldr	r3, [pc, #92]	@ (8000874 <MX_TIM2_Init+0x98>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800081c:	4b15      	ldr	r3, [pc, #84]	@ (8000874 <MX_TIM2_Init+0x98>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000822:	4814      	ldr	r0, [pc, #80]	@ (8000874 <MX_TIM2_Init+0x98>)
 8000824:	f005 f8fb 	bl	8005a1e <HAL_TIM_Base_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800082e:	f000 f93b 	bl	8000aa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000836:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000838:	f107 0308 	add.w	r3, r7, #8
 800083c:	4619      	mov	r1, r3
 800083e:	480d      	ldr	r0, [pc, #52]	@ (8000874 <MX_TIM2_Init+0x98>)
 8000840:	f005 f9a4 	bl	8005b8c <HAL_TIM_ConfigClockSource>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800084a:	f000 f92d 	bl	8000aa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800084e:	2320      	movs	r3, #32
 8000850:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000856:	463b      	mov	r3, r7
 8000858:	4619      	mov	r1, r3
 800085a:	4806      	ldr	r0, [pc, #24]	@ (8000874 <MX_TIM2_Init+0x98>)
 800085c:	f005 fba4 	bl	8005fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000866:	f000 f91f 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200001d4 	.word	0x200001d4

08000878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08c      	sub	sp, #48	@ 0x30
 800087c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	61bb      	str	r3, [r7, #24]
 8000892:	4b72      	ldr	r3, [pc, #456]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a71      	ldr	r2, [pc, #452]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000898:	f043 0310 	orr.w	r3, r3, #16
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b6f      	ldr	r3, [pc, #444]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0310 	and.w	r3, r3, #16
 80008a6:	61bb      	str	r3, [r7, #24]
 80008a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
 80008ae:	4b6b      	ldr	r3, [pc, #428]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a6a      	ldr	r2, [pc, #424]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008b4:	f043 0304 	orr.w	r3, r3, #4
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b68      	ldr	r3, [pc, #416]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0304 	and.w	r3, r3, #4
 80008c2:	617b      	str	r3, [r7, #20]
 80008c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	4b64      	ldr	r3, [pc, #400]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a63      	ldr	r2, [pc, #396]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b61      	ldr	r3, [pc, #388]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	4b5d      	ldr	r3, [pc, #372]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a5c      	ldr	r2, [pc, #368]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b5a      	ldr	r3, [pc, #360]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	4b56      	ldr	r3, [pc, #344]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	4a55      	ldr	r2, [pc, #340]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000908:	f043 0302 	orr.w	r3, r3, #2
 800090c:	6313      	str	r3, [r2, #48]	@ 0x30
 800090e:	4b53      	ldr	r3, [pc, #332]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	f003 0302 	and.w	r3, r3, #2
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	4b4f      	ldr	r3, [pc, #316]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a4e      	ldr	r2, [pc, #312]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 8000924:	f043 0308 	orr.w	r3, r3, #8
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
 800092a:	4b4c      	ldr	r3, [pc, #304]	@ (8000a5c <MX_GPIO_Init+0x1e4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	f003 0308 	and.w	r3, r3, #8
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	2108      	movs	r1, #8
 800093a:	4849      	ldr	r0, [pc, #292]	@ (8000a60 <MX_GPIO_Init+0x1e8>)
 800093c:	f001 fad4 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2101      	movs	r1, #1
 8000944:	4847      	ldr	r0, [pc, #284]	@ (8000a64 <MX_GPIO_Init+0x1ec>)
 8000946:	f001 facf 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800094a:	2200      	movs	r2, #0
 800094c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000950:	4845      	ldr	r0, [pc, #276]	@ (8000a68 <MX_GPIO_Init+0x1f0>)
 8000952:	f001 fac9 	bl	8001ee8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000956:	2308      	movs	r3, #8
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2300      	movs	r3, #0
 8000964:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	483c      	ldr	r0, [pc, #240]	@ (8000a60 <MX_GPIO_Init+0x1e8>)
 800096e:	f001 f91f 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000972:	2301      	movs	r3, #1
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000982:	f107 031c 	add.w	r3, r7, #28
 8000986:	4619      	mov	r1, r3
 8000988:	4836      	ldr	r0, [pc, #216]	@ (8000a64 <MX_GPIO_Init+0x1ec>)
 800098a:	f001 f911 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800098e:	2308      	movs	r3, #8
 8000990:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000992:	2302      	movs	r3, #2
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800099e:	2305      	movs	r3, #5
 80009a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	482e      	ldr	r0, [pc, #184]	@ (8000a64 <MX_GPIO_Init+0x1ec>)
 80009aa:	f001 f901 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ae:	2301      	movs	r3, #1
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009b2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	482a      	ldr	r0, [pc, #168]	@ (8000a6c <MX_GPIO_Init+0x1f4>)
 80009c4:	f001 f8f4 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009c8:	2304      	movs	r3, #4
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009cc:	2300      	movs	r3, #0
 80009ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009d4:	f107 031c 	add.w	r3, r7, #28
 80009d8:	4619      	mov	r1, r3
 80009da:	4825      	ldr	r0, [pc, #148]	@ (8000a70 <MX_GPIO_Init+0x1f8>)
 80009dc:	f001 f8e8 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	2302      	movs	r3, #2
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009f2:	2305      	movs	r3, #5
 80009f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	4619      	mov	r1, r3
 80009fc:	481c      	ldr	r0, [pc, #112]	@ (8000a70 <MX_GPIO_Init+0x1f8>)
 80009fe:	f001 f8d7 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a02:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a06:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4813      	ldr	r0, [pc, #76]	@ (8000a68 <MX_GPIO_Init+0x1f0>)
 8000a1c:	f001 f8c8 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a20:	2320      	movs	r3, #32
 8000a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	4619      	mov	r1, r3
 8000a32:	480d      	ldr	r0, [pc, #52]	@ (8000a68 <MX_GPIO_Init+0x1f0>)
 8000a34:	f001 f8bc 	bl	8001bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a3c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4804      	ldr	r0, [pc, #16]	@ (8000a60 <MX_GPIO_Init+0x1e8>)
 8000a4e:	f001 f8af 	bl	8001bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a52:	bf00      	nop
 8000a54:	3730      	adds	r7, #48	@ 0x30
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40021000 	.word	0x40021000
 8000a64:	40020800 	.word	0x40020800
 8000a68:	40020c00 	.word	0x40020c00
 8000a6c:	40020000 	.word	0x40020000
 8000a70:	40020400 	.word	0x40020400

08000a74 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
  adcVal = HAL_ADC_GetValue(&hadc1);
 8000a7c:	4807      	ldr	r0, [pc, #28]	@ (8000a9c <HAL_ADC_ConvCpltCallback+0x28>)
 8000a7e:	f000 fd3b 	bl	80014f8 <HAL_ADC_GetValue>
 8000a82:	4603      	mov	r3, r0
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000a88:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_12);
 8000a8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a8e:	4805      	ldr	r0, [pc, #20]	@ (8000aa4 <HAL_ADC_ConvCpltCallback+0x30>)
 8000a90:	f001 fa43 	bl	8001f1a <HAL_GPIO_TogglePin>
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000098 	.word	0x20000098
 8000aa0:	2000021c 	.word	0x2000021c
 8000aa4:	40020c00 	.word	0x40020c00

08000aa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aac:	b672      	cpsid	i
}
 8000aae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <Error_Handler+0x8>

08000ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ac4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aca:	4b0d      	ldr	r3, [pc, #52]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ade:	4a08      	ldr	r2, [pc, #32]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000af2:	2007      	movs	r0, #7
 8000af4:	f001 f81a 	bl	8001b2c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40023800 	.word	0x40023800

08000b04 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08a      	sub	sp, #40	@ 0x28
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a1b      	ldr	r2, [pc, #108]	@ (8000b90 <HAL_ADC_MspInit+0x8c>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d12f      	bne.n	8000b86 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <HAL_ADC_MspInit+0x90>)
 8000b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b2e:	4a19      	ldr	r2, [pc, #100]	@ (8000b94 <HAL_ADC_MspInit+0x90>)
 8000b30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b36:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <HAL_ADC_MspInit+0x90>)
 8000b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <HAL_ADC_MspInit+0x90>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <HAL_ADC_MspInit+0x90>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b52:	4b10      	ldr	r3, [pc, #64]	@ (8000b94 <HAL_ADC_MspInit+0x90>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b62:	2303      	movs	r3, #3
 8000b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4809      	ldr	r0, [pc, #36]	@ (8000b98 <HAL_ADC_MspInit+0x94>)
 8000b72:	f001 f81d 	bl	8001bb0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2012      	movs	r0, #18
 8000b7c:	f000 ffe1 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b80:	2012      	movs	r0, #18
 8000b82:	f000 fffa 	bl	8001b7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b86:	bf00      	nop
 8000b88:	3728      	adds	r7, #40	@ 0x28
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40012000 	.word	0x40012000
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020000 	.word	0x40020000

08000b9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	@ 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a19      	ldr	r2, [pc, #100]	@ (8000c20 <HAL_I2C_MspInit+0x84>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d12c      	bne.n	8000c18 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b18      	ldr	r3, [pc, #96]	@ (8000c24 <HAL_I2C_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	4a17      	ldr	r2, [pc, #92]	@ (8000c24 <HAL_I2C_MspInit+0x88>)
 8000bc8:	f043 0302 	orr.w	r3, r3, #2
 8000bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bce:	4b15      	ldr	r3, [pc, #84]	@ (8000c24 <HAL_I2C_MspInit+0x88>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bda:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be0:	2312      	movs	r3, #18
 8000be2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bec:	2304      	movs	r3, #4
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	480c      	ldr	r0, [pc, #48]	@ (8000c28 <HAL_I2C_MspInit+0x8c>)
 8000bf8:	f000 ffda 	bl	8001bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <HAL_I2C_MspInit+0x88>)
 8000c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c04:	4a07      	ldr	r2, [pc, #28]	@ (8000c24 <HAL_I2C_MspInit+0x88>)
 8000c06:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c0c:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <HAL_I2C_MspInit+0x88>)
 8000c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c18:	bf00      	nop
 8000c1a:	3728      	adds	r7, #40	@ 0x28
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40005400 	.word	0x40005400
 8000c24:	40023800 	.word	0x40023800
 8000c28:	40020400 	.word	0x40020400

08000c2c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08e      	sub	sp, #56	@ 0x38
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a31      	ldr	r2, [pc, #196]	@ (8000d1c <HAL_I2S_MspInit+0xf0>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d15a      	bne.n	8000d12 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c60:	23c0      	movs	r3, #192	@ 0xc0
 8000c62:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c64:	2302      	movs	r3, #2
 8000c66:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f004 fd0b 	bl	8005688 <HAL_RCCEx_PeriphCLKConfig>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000c78:	f7ff ff16 	bl	8000aa8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	613b      	str	r3, [r7, #16]
 8000c80:	4b27      	ldr	r3, [pc, #156]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c84:	4a26      	ldr	r2, [pc, #152]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c8c:	4b24      	ldr	r3, [pc, #144]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	4b20      	ldr	r3, [pc, #128]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000ca2:	f043 0301 	orr.w	r3, r3, #1
 8000ca6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cac:	f003 0301 	and.w	r3, r3, #1
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbc:	4a18      	ldr	r2, [pc, #96]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000cbe:	f043 0304 	orr.w	r3, r3, #4
 8000cc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc4:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <HAL_I2S_MspInit+0xf4>)
 8000cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc8:	f003 0304 	and.w	r3, r3, #4
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000cd0:	2310      	movs	r3, #16
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ce0:	2306      	movs	r3, #6
 8000ce2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000ce4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	480e      	ldr	r0, [pc, #56]	@ (8000d24 <HAL_I2S_MspInit+0xf8>)
 8000cec:	f000 ff60 	bl	8001bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000cf0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d02:	2306      	movs	r3, #6
 8000d04:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4806      	ldr	r0, [pc, #24]	@ (8000d28 <HAL_I2S_MspInit+0xfc>)
 8000d0e:	f000 ff4f 	bl	8001bb0 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000d12:	bf00      	nop
 8000d14:	3738      	adds	r7, #56	@ 0x38
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40003c00 	.word	0x40003c00
 8000d20:	40023800 	.word	0x40023800
 8000d24:	40020000 	.word	0x40020000
 8000d28:	40020800 	.word	0x40020800

08000d2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a19      	ldr	r2, [pc, #100]	@ (8000db0 <HAL_SPI_MspInit+0x84>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d12b      	bne.n	8000da6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <HAL_SPI_MspInit+0x88>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d56:	4a17      	ldr	r2, [pc, #92]	@ (8000db4 <HAL_SPI_MspInit+0x88>)
 8000d58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d5e:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <HAL_SPI_MspInit+0x88>)
 8000d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <HAL_SPI_MspInit+0x88>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	4a10      	ldr	r2, [pc, #64]	@ (8000db4 <HAL_SPI_MspInit+0x88>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <HAL_SPI_MspInit+0x88>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d86:	23e0      	movs	r3, #224	@ 0xe0
 8000d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d92:	2300      	movs	r3, #0
 8000d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d96:	2305      	movs	r3, #5
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <HAL_SPI_MspInit+0x8c>)
 8000da2:	f000 ff05 	bl	8001bb0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000da6:	bf00      	nop
 8000da8:	3728      	adds	r7, #40	@ 0x28
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	40013000 	.word	0x40013000
 8000db4:	40023800 	.word	0x40023800
 8000db8:	40020000 	.word	0x40020000

08000dbc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000dcc:	d10d      	bne.n	8000dea <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	4b09      	ldr	r3, [pc, #36]	@ (8000df8 <HAL_TIM_Base_MspInit+0x3c>)
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd6:	4a08      	ldr	r2, [pc, #32]	@ (8000df8 <HAL_TIM_Base_MspInit+0x3c>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dde:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <HAL_TIM_Base_MspInit+0x3c>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000dea:	bf00      	nop
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40023800 	.word	0x40023800

08000dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <NMI_Handler+0x4>

08000e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <HardFault_Handler+0x4>

08000e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <MemManage_Handler+0x4>

08000e14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e32:	b480      	push	{r7}
 8000e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr

08000e4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e52:	f000 f8db 	bl	800100c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e60:	4802      	ldr	r0, [pc, #8]	@ (8000e6c <ADC_IRQHandler+0x10>)
 8000e62:	f000 fa39 	bl	80012d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000098 	.word	0x20000098

08000e70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e74:	4802      	ldr	r0, [pc, #8]	@ (8000e80 <OTG_FS_IRQHandler+0x10>)
 8000e76:	f001 fb4b 	bl	8002510 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000604 	.word	0x20000604

08000e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e8c:	4a14      	ldr	r2, [pc, #80]	@ (8000ee0 <_sbrk+0x5c>)
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <_sbrk+0x60>)
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e98:	4b13      	ldr	r3, [pc, #76]	@ (8000ee8 <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ea0:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <_sbrk+0x64>)
 8000ea2:	4a12      	ldr	r2, [pc, #72]	@ (8000eec <_sbrk+0x68>)
 8000ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ea6:	4b10      	ldr	r3, [pc, #64]	@ (8000ee8 <_sbrk+0x64>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d207      	bcs.n	8000ec4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eb4:	f008 fec2 	bl	8009c3c <__errno>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	220c      	movs	r2, #12
 8000ebc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	e009      	b.n	8000ed8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ec4:	4b08      	ldr	r3, [pc, #32]	@ (8000ee8 <_sbrk+0x64>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eca:	4b07      	ldr	r3, [pc, #28]	@ (8000ee8 <_sbrk+0x64>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	4a05      	ldr	r2, [pc, #20]	@ (8000ee8 <_sbrk+0x64>)
 8000ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20020000 	.word	0x20020000
 8000ee4:	00000400 	.word	0x00000400
 8000ee8:	20000220 	.word	0x20000220
 8000eec:	20000b30 	.word	0x20000b30

08000ef0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <SystemInit+0x20>)
 8000ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000efa:	4a05      	ldr	r2, [pc, #20]	@ (8000f10 <SystemInit+0x20>)
 8000efc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f18:	f7ff ffea 	bl	8000ef0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f1c:	480c      	ldr	r0, [pc, #48]	@ (8000f50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f1e:	490d      	ldr	r1, [pc, #52]	@ (8000f54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f20:	4a0d      	ldr	r2, [pc, #52]	@ (8000f58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f24:	e002      	b.n	8000f2c <LoopCopyDataInit>

08000f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f2a:	3304      	adds	r3, #4

08000f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f30:	d3f9      	bcc.n	8000f26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f34:	4c0a      	ldr	r4, [pc, #40]	@ (8000f60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f38:	e001      	b.n	8000f3e <LoopFillZerobss>

08000f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f3c:	3204      	adds	r2, #4

08000f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f40:	d3fb      	bcc.n	8000f3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f42:	f008 fe81 	bl	8009c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f46:	f7ff fad5 	bl	80004f4 <main>
  bx  lr    
 8000f4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f54:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000f58:	08009d6c 	.word	0x08009d6c
  ldr r2, =_sbss
 8000f5c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000f60:	20000b2c 	.word	0x20000b2c

08000f64 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f64:	e7fe      	b.n	8000f64 <CAN1_RX0_IRQHandler>
	...

08000f68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <HAL_Init+0x40>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa8 <HAL_Init+0x40>)
 8000f72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f78:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <HAL_Init+0x40>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa8 <HAL_Init+0x40>)
 8000f7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f84:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <HAL_Init+0x40>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a07      	ldr	r2, [pc, #28]	@ (8000fa8 <HAL_Init+0x40>)
 8000f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f90:	2003      	movs	r0, #3
 8000f92:	f000 fdcb 	bl	8001b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f808 	bl	8000fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f9c:	f7ff fd8a 	bl	8000ab4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40023c00 	.word	0x40023c00

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb4:	4b12      	ldr	r3, [pc, #72]	@ (8001000 <HAL_InitTick+0x54>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_InitTick+0x58>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fde3 	bl	8001b96 <HAL_SYSTICK_Config>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e00e      	b.n	8000ff8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b0f      	cmp	r3, #15
 8000fde:	d80a      	bhi.n	8000ff6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	f000 fdab 	bl	8001b42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fec:	4a06      	ldr	r2, [pc, #24]	@ (8001008 <HAL_InitTick+0x5c>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	e000      	b.n	8000ff8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000000 	.word	0x20000000
 8001004:	20000008 	.word	0x20000008
 8001008:	20000004 	.word	0x20000004

0800100c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <HAL_IncTick+0x20>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	461a      	mov	r2, r3
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <HAL_IncTick+0x24>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4413      	add	r3, r2
 800101c:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <HAL_IncTick+0x24>)
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000008 	.word	0x20000008
 8001030:	20000224 	.word	0x20000224

08001034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return uwTick;
 8001038:	4b03      	ldr	r3, [pc, #12]	@ (8001048 <HAL_GetTick+0x14>)
 800103a:	681b      	ldr	r3, [r3, #0]
}
 800103c:	4618      	mov	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	20000224 	.word	0x20000224

0800104c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001054:	f7ff ffee 	bl	8001034 <HAL_GetTick>
 8001058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001064:	d005      	beq.n	8001072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <HAL_Delay+0x44>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4413      	add	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001072:	bf00      	nop
 8001074:	f7ff ffde 	bl	8001034 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	429a      	cmp	r2, r3
 8001082:	d8f7      	bhi.n	8001074 <HAL_Delay+0x28>
  {
  }
}
 8001084:	bf00      	nop
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000008 	.word	0x20000008

08001094 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800109c:	2300      	movs	r3, #0
 800109e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d101      	bne.n	80010aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e033      	b.n	8001112 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d109      	bne.n	80010c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff fd26 	bl	8000b04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	f003 0310 	and.w	r3, r3, #16
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d118      	bne.n	8001104 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010da:	f023 0302 	bic.w	r3, r3, #2
 80010de:	f043 0202 	orr.w	r2, r3, #2
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 fb4a 	bl	8001780 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f6:	f023 0303 	bic.w	r3, r3, #3
 80010fa:	f043 0201 	orr.w	r2, r3, #1
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	641a      	str	r2, [r3, #64]	@ 0x40
 8001102:	e001      	b.n	8001108 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001110:	7bfb      	ldrb	r3, [r7, #15]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800112e:	2b01      	cmp	r3, #1
 8001130:	d101      	bne.n	8001136 <HAL_ADC_Start_IT+0x1a>
 8001132:	2302      	movs	r3, #2
 8001134:	e0bd      	b.n	80012b2 <HAL_ADC_Start_IT+0x196>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2201      	movs	r2, #1
 800113a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b01      	cmp	r3, #1
 800114a:	d018      	beq.n	800117e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f042 0201 	orr.w	r2, r2, #1
 800115a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800115c:	4b58      	ldr	r3, [pc, #352]	@ (80012c0 <HAL_ADC_Start_IT+0x1a4>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a58      	ldr	r2, [pc, #352]	@ (80012c4 <HAL_ADC_Start_IT+0x1a8>)
 8001162:	fba2 2303 	umull	r2, r3, r2, r3
 8001166:	0c9a      	lsrs	r2, r3, #18
 8001168:	4613      	mov	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4413      	add	r3, r2
 800116e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001170:	e002      	b.n	8001178 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	3b01      	subs	r3, #1
 8001176:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1f9      	bne.n	8001172 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	2b01      	cmp	r3, #1
 800118a:	f040 8085 	bne.w	8001298 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001196:	f023 0301 	bic.w	r3, r3, #1
 800119a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d007      	beq.n	80011c0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80011cc:	d106      	bne.n	80011dc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d2:	f023 0206 	bic.w	r2, r3, #6
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80011da:	e002      	b.n	80011e2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011ea:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <HAL_ADC_Start_IT+0x1ac>)
 80011ec:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80011f6:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	6812      	ldr	r2, [r2, #0]
 8001202:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001206:	f043 0320 	orr.w	r3, r3, #32
 800120a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 031f 	and.w	r3, r3, #31
 8001214:	2b00      	cmp	r3, #0
 8001216:	d12a      	bne.n	800126e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a2b      	ldr	r2, [pc, #172]	@ (80012cc <HAL_ADC_Start_IT+0x1b0>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d015      	beq.n	800124e <HAL_ADC_Start_IT+0x132>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a2a      	ldr	r2, [pc, #168]	@ (80012d0 <HAL_ADC_Start_IT+0x1b4>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d105      	bne.n	8001238 <HAL_ADC_Start_IT+0x11c>
 800122c:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <HAL_ADC_Start_IT+0x1ac>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 031f 	and.w	r3, r3, #31
 8001234:	2b00      	cmp	r3, #0
 8001236:	d00a      	beq.n	800124e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a25      	ldr	r2, [pc, #148]	@ (80012d4 <HAL_ADC_Start_IT+0x1b8>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d136      	bne.n	80012b0 <HAL_ADC_Start_IT+0x194>
 8001242:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <HAL_ADC_Start_IT+0x1ac>)
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f003 0310 	and.w	r3, r3, #16
 800124a:	2b00      	cmp	r3, #0
 800124c:	d130      	bne.n	80012b0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d129      	bne.n	80012b0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	e020      	b.n	80012b0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a16      	ldr	r2, [pc, #88]	@ (80012cc <HAL_ADC_Start_IT+0x1b0>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d11b      	bne.n	80012b0 <HAL_ADC_Start_IT+0x194>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d114      	bne.n	80012b0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001294:	609a      	str	r2, [r3, #8]
 8001296:	e00b      	b.n	80012b0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129c:	f043 0210 	orr.w	r2, r3, #16
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a8:	f043 0201 	orr.w	r2, r3, #1
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	20000000 	.word	0x20000000
 80012c4:	431bde83 	.word	0x431bde83
 80012c8:	40012300 	.word	0x40012300
 80012cc:	40012000 	.word	0x40012000
 80012d0:	40012100 	.word	0x40012100
 80012d4:	40012200 	.word	0x40012200

080012d8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	f003 0320 	and.w	r3, r3, #32
 8001306:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d049      	beq.n	80013a2 <HAL_ADC_IRQHandler+0xca>
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d046      	beq.n	80013a2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	f003 0310 	and.w	r3, r3, #16
 800131c:	2b00      	cmp	r3, #0
 800131e:	d105      	bne.n	800132c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001324:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d12b      	bne.n	8001392 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800133e:	2b00      	cmp	r3, #0
 8001340:	d127      	bne.n	8001392 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001348:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800134c:	2b00      	cmp	r3, #0
 800134e:	d006      	beq.n	800135e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800135a:	2b00      	cmp	r3, #0
 800135c:	d119      	bne.n	8001392 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f022 0220 	bic.w	r2, r2, #32
 800136c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d105      	bne.n	8001392 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138a:	f043 0201 	orr.w	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fb6e 	bl	8000a74 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f06f 0212 	mvn.w	r2, #18
 80013a0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013b0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d057      	beq.n	8001468 <HAL_ADC_IRQHandler+0x190>
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d054      	beq.n	8001468 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	f003 0310 	and.w	r3, r3, #16
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d139      	bne.n	8001458 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d006      	beq.n	8001400 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d12b      	bne.n	8001458 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800140a:	2b00      	cmp	r3, #0
 800140c:	d124      	bne.n	8001458 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001418:	2b00      	cmp	r3, #0
 800141a:	d11d      	bne.n	8001458 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001420:	2b00      	cmp	r3, #0
 8001422:	d119      	bne.n	8001458 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001432:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001438:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001448:	2b00      	cmp	r3, #0
 800144a:	d105      	bne.n	8001458 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001450:	f043 0201 	orr.w	r2, r3, #1
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fa8d 	bl	8001978 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f06f 020c 	mvn.w	r2, #12
 8001466:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001476:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d017      	beq.n	80014ae <HAL_ADC_IRQHandler+0x1d6>
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d014      	beq.n	80014ae <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b01      	cmp	r3, #1
 8001490:	d10d      	bne.n	80014ae <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 f837 	bl	8001512 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f06f 0201 	mvn.w	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f003 0320 	and.w	r3, r3, #32
 80014b4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014bc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d015      	beq.n	80014f0 <HAL_ADC_IRQHandler+0x218>
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d012      	beq.n	80014f0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	f043 0202 	orr.w	r2, r3, #2
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f06f 0220 	mvn.w	r2, #32
 80014de:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 f820 	bl	8001526 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f06f 0220 	mvn.w	r2, #32
 80014ee:	601a      	str	r2, [r3, #0]
  }
}
 80014f0:	bf00      	nop
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001506:	4618      	mov	r0, r3
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
	...

0800153c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001550:	2b01      	cmp	r3, #1
 8001552:	d101      	bne.n	8001558 <HAL_ADC_ConfigChannel+0x1c>
 8001554:	2302      	movs	r3, #2
 8001556:	e105      	b.n	8001764 <HAL_ADC_ConfigChannel+0x228>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2201      	movs	r2, #1
 800155c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b09      	cmp	r3, #9
 8001566:	d925      	bls.n	80015b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	68d9      	ldr	r1, [r3, #12]
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	b29b      	uxth	r3, r3
 8001574:	461a      	mov	r2, r3
 8001576:	4613      	mov	r3, r2
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	4413      	add	r3, r2
 800157c:	3b1e      	subs	r3, #30
 800157e:	2207      	movs	r2, #7
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43da      	mvns	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	400a      	ands	r2, r1
 800158c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68d9      	ldr	r1, [r3, #12]
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	689a      	ldr	r2, [r3, #8]
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	b29b      	uxth	r3, r3
 800159e:	4618      	mov	r0, r3
 80015a0:	4603      	mov	r3, r0
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4403      	add	r3, r0
 80015a6:	3b1e      	subs	r3, #30
 80015a8:	409a      	lsls	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	430a      	orrs	r2, r1
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	e022      	b.n	80015fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6919      	ldr	r1, [r3, #16]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	461a      	mov	r2, r3
 80015c2:	4613      	mov	r3, r2
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	4413      	add	r3, r2
 80015c8:	2207      	movs	r2, #7
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43da      	mvns	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	400a      	ands	r2, r1
 80015d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6919      	ldr	r1, [r3, #16]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	4618      	mov	r0, r3
 80015ea:	4603      	mov	r3, r0
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	4403      	add	r3, r0
 80015f0:	409a      	lsls	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b06      	cmp	r3, #6
 8001600:	d824      	bhi.n	800164c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685a      	ldr	r2, [r3, #4]
 800160c:	4613      	mov	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	3b05      	subs	r3, #5
 8001614:	221f      	movs	r2, #31
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43da      	mvns	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	400a      	ands	r2, r1
 8001622:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	b29b      	uxth	r3, r3
 8001630:	4618      	mov	r0, r3
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	4613      	mov	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	3b05      	subs	r3, #5
 800163e:	fa00 f203 	lsl.w	r2, r0, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	430a      	orrs	r2, r1
 8001648:	635a      	str	r2, [r3, #52]	@ 0x34
 800164a:	e04c      	b.n	80016e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	2b0c      	cmp	r3, #12
 8001652:	d824      	bhi.n	800169e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	3b23      	subs	r3, #35	@ 0x23
 8001666:	221f      	movs	r2, #31
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	43da      	mvns	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	400a      	ands	r2, r1
 8001674:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	b29b      	uxth	r3, r3
 8001682:	4618      	mov	r0, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3b23      	subs	r3, #35	@ 0x23
 8001690:	fa00 f203 	lsl.w	r2, r0, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	430a      	orrs	r2, r1
 800169a:	631a      	str	r2, [r3, #48]	@ 0x30
 800169c:	e023      	b.n	80016e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	4613      	mov	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	3b41      	subs	r3, #65	@ 0x41
 80016b0:	221f      	movs	r2, #31
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43da      	mvns	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	400a      	ands	r2, r1
 80016be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	4618      	mov	r0, r3
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	4613      	mov	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	3b41      	subs	r3, #65	@ 0x41
 80016da:	fa00 f203 	lsl.w	r2, r0, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	430a      	orrs	r2, r1
 80016e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016e6:	4b22      	ldr	r3, [pc, #136]	@ (8001770 <HAL_ADC_ConfigChannel+0x234>)
 80016e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a21      	ldr	r2, [pc, #132]	@ (8001774 <HAL_ADC_ConfigChannel+0x238>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d109      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x1cc>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b12      	cmp	r3, #18
 80016fa:	d105      	bne.n	8001708 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a19      	ldr	r2, [pc, #100]	@ (8001774 <HAL_ADC_ConfigChannel+0x238>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d123      	bne.n	800175a <HAL_ADC_ConfigChannel+0x21e>
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b10      	cmp	r3, #16
 8001718:	d003      	beq.n	8001722 <HAL_ADC_ConfigChannel+0x1e6>
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b11      	cmp	r3, #17
 8001720:	d11b      	bne.n	800175a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b10      	cmp	r3, #16
 8001734:	d111      	bne.n	800175a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <HAL_ADC_ConfigChannel+0x23c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a10      	ldr	r2, [pc, #64]	@ (800177c <HAL_ADC_ConfigChannel+0x240>)
 800173c:	fba2 2303 	umull	r2, r3, r2, r3
 8001740:	0c9a      	lsrs	r2, r3, #18
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800174c:	e002      	b.n	8001754 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	3b01      	subs	r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1f9      	bne.n	800174e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
}
 8001764:	4618      	mov	r0, r3
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	40012300 	.word	0x40012300
 8001774:	40012000 	.word	0x40012000
 8001778:	20000000 	.word	0x20000000
 800177c:	431bde83 	.word	0x431bde83

08001780 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001788:	4b79      	ldr	r3, [pc, #484]	@ (8001970 <ADC_Init+0x1f0>)
 800178a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	431a      	orrs	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6859      	ldr	r1, [r3, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	021a      	lsls	r2, r3, #8
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	430a      	orrs	r2, r1
 80017c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	685a      	ldr	r2, [r3, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80017d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6859      	ldr	r1, [r3, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	430a      	orrs	r2, r1
 80017ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	689a      	ldr	r2, [r3, #8]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6899      	ldr	r1, [r3, #8]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	430a      	orrs	r2, r1
 800180c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001812:	4a58      	ldr	r2, [pc, #352]	@ (8001974 <ADC_Init+0x1f4>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d022      	beq.n	800185e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001826:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6899      	ldr	r1, [r3, #8]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	430a      	orrs	r2, r1
 8001838:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001848:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6899      	ldr	r1, [r3, #8]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	430a      	orrs	r2, r1
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	e00f      	b.n	800187e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800186c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800187c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f022 0202 	bic.w	r2, r2, #2
 800188c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6899      	ldr	r1, [r3, #8]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	7e1b      	ldrb	r3, [r3, #24]
 8001898:	005a      	lsls	r2, r3, #1
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	430a      	orrs	r2, r1
 80018a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d01b      	beq.n	80018e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80018ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80018ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6859      	ldr	r1, [r3, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d6:	3b01      	subs	r3, #1
 80018d8:	035a      	lsls	r2, r3, #13
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	430a      	orrs	r2, r1
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	e007      	b.n	80018f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	3b01      	subs	r3, #1
 8001910:	051a      	lsls	r2, r3, #20
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001928:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6899      	ldr	r1, [r3, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001936:	025a      	lsls	r2, r3, #9
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	430a      	orrs	r2, r1
 800193e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800194e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6899      	ldr	r1, [r3, #8]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	029a      	lsls	r2, r3, #10
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	430a      	orrs	r2, r1
 8001962:	609a      	str	r2, [r3, #8]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	40012300 	.word	0x40012300
 8001974:	0f000001 	.word	0x0f000001

08001978 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f003 0307 	and.w	r3, r3, #7
 800199a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800199c:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <__NVIC_SetPriorityGrouping+0x44>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019a2:	68ba      	ldr	r2, [r7, #8]
 80019a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019a8:	4013      	ands	r3, r2
 80019aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019be:	4a04      	ldr	r2, [pc, #16]	@ (80019d0 <__NVIC_SetPriorityGrouping+0x44>)
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	60d3      	str	r3, [r2, #12]
}
 80019c4:	bf00      	nop
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d8:	4b04      	ldr	r3, [pc, #16]	@ (80019ec <__NVIC_GetPriorityGrouping+0x18>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	f003 0307 	and.w	r3, r3, #7
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	db0b      	blt.n	8001a1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	f003 021f 	and.w	r2, r3, #31
 8001a08:	4907      	ldr	r1, [pc, #28]	@ (8001a28 <__NVIC_EnableIRQ+0x38>)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	095b      	lsrs	r3, r3, #5
 8001a10:	2001      	movs	r0, #1
 8001a12:	fa00 f202 	lsl.w	r2, r0, r2
 8001a16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	e000e100 	.word	0xe000e100

08001a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	6039      	str	r1, [r7, #0]
 8001a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	db0a      	blt.n	8001a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	490c      	ldr	r1, [pc, #48]	@ (8001a78 <__NVIC_SetPriority+0x4c>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	0112      	lsls	r2, r2, #4
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	440b      	add	r3, r1
 8001a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a54:	e00a      	b.n	8001a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	4908      	ldr	r1, [pc, #32]	@ (8001a7c <__NVIC_SetPriority+0x50>)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	3b04      	subs	r3, #4
 8001a64:	0112      	lsls	r2, r2, #4
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	440b      	add	r3, r1
 8001a6a:	761a      	strb	r2, [r3, #24]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000e100 	.word	0xe000e100
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	@ 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f1c3 0307 	rsb	r3, r3, #7
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	bf28      	it	cs
 8001a9e:	2304      	movcs	r3, #4
 8001aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	2b06      	cmp	r3, #6
 8001aa8:	d902      	bls.n	8001ab0 <NVIC_EncodePriority+0x30>
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3b03      	subs	r3, #3
 8001aae:	e000      	b.n	8001ab2 <NVIC_EncodePriority+0x32>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	43d9      	mvns	r1, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	4313      	orrs	r3, r2
         );
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	@ 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001af8:	d301      	bcc.n	8001afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001afa:	2301      	movs	r3, #1
 8001afc:	e00f      	b.n	8001b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afe:	4a0a      	ldr	r2, [pc, #40]	@ (8001b28 <SysTick_Config+0x40>)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b06:	210f      	movs	r1, #15
 8001b08:	f04f 30ff 	mov.w	r0, #4294967295
 8001b0c:	f7ff ff8e 	bl	8001a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <SysTick_Config+0x40>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b16:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <SysTick_Config+0x40>)
 8001b18:	2207      	movs	r2, #7
 8001b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	e000e010 	.word	0xe000e010

08001b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff ff29 	bl	800198c <__NVIC_SetPriorityGrouping>
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b086      	sub	sp, #24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
 8001b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b54:	f7ff ff3e 	bl	80019d4 <__NVIC_GetPriorityGrouping>
 8001b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	68b9      	ldr	r1, [r7, #8]
 8001b5e:	6978      	ldr	r0, [r7, #20]
 8001b60:	f7ff ff8e 	bl	8001a80 <NVIC_EncodePriority>
 8001b64:	4602      	mov	r2, r0
 8001b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6a:	4611      	mov	r1, r2
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff5d 	bl	8001a2c <__NVIC_SetPriority>
}
 8001b72:	bf00      	nop
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	4603      	mov	r3, r0
 8001b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff31 	bl	80019f0 <__NVIC_EnableIRQ>
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b082      	sub	sp, #8
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ffa2 	bl	8001ae8 <SysTick_Config>
 8001ba4:	4603      	mov	r3, r0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b089      	sub	sp, #36	@ 0x24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	e16b      	b.n	8001ea4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bcc:	2201      	movs	r2, #1
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	f040 815a 	bne.w	8001e9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d005      	beq.n	8001c02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d130      	bne.n	8001c64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c38:	2201      	movs	r2, #1
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 0201 	and.w	r2, r3, #1
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	2b03      	cmp	r3, #3
 8001c6e:	d017      	beq.n	8001ca0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d123      	bne.n	8001cf4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	08da      	lsrs	r2, r3, #3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3208      	adds	r2, #8
 8001cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	f003 0307 	and.w	r3, r3, #7
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	691a      	ldr	r2, [r3, #16]
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	08da      	lsrs	r2, r3, #3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3208      	adds	r2, #8
 8001cee:	69b9      	ldr	r1, [r7, #24]
 8001cf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 0203 	and.w	r2, r3, #3
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f000 80b4 	beq.w	8001e9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b60      	ldr	r3, [pc, #384]	@ (8001ebc <HAL_GPIO_Init+0x30c>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3e:	4a5f      	ldr	r2, [pc, #380]	@ (8001ebc <HAL_GPIO_Init+0x30c>)
 8001d40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d46:	4b5d      	ldr	r3, [pc, #372]	@ (8001ebc <HAL_GPIO_Init+0x30c>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d52:	4a5b      	ldr	r2, [pc, #364]	@ (8001ec0 <HAL_GPIO_Init+0x310>)
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	089b      	lsrs	r3, r3, #2
 8001d58:	3302      	adds	r3, #2
 8001d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	220f      	movs	r2, #15
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4013      	ands	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a52      	ldr	r2, [pc, #328]	@ (8001ec4 <HAL_GPIO_Init+0x314>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d02b      	beq.n	8001dd6 <HAL_GPIO_Init+0x226>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a51      	ldr	r2, [pc, #324]	@ (8001ec8 <HAL_GPIO_Init+0x318>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d025      	beq.n	8001dd2 <HAL_GPIO_Init+0x222>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a50      	ldr	r2, [pc, #320]	@ (8001ecc <HAL_GPIO_Init+0x31c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d01f      	beq.n	8001dce <HAL_GPIO_Init+0x21e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a4f      	ldr	r2, [pc, #316]	@ (8001ed0 <HAL_GPIO_Init+0x320>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d019      	beq.n	8001dca <HAL_GPIO_Init+0x21a>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a4e      	ldr	r2, [pc, #312]	@ (8001ed4 <HAL_GPIO_Init+0x324>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d013      	beq.n	8001dc6 <HAL_GPIO_Init+0x216>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a4d      	ldr	r2, [pc, #308]	@ (8001ed8 <HAL_GPIO_Init+0x328>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d00d      	beq.n	8001dc2 <HAL_GPIO_Init+0x212>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a4c      	ldr	r2, [pc, #304]	@ (8001edc <HAL_GPIO_Init+0x32c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d007      	beq.n	8001dbe <HAL_GPIO_Init+0x20e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ee0 <HAL_GPIO_Init+0x330>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d101      	bne.n	8001dba <HAL_GPIO_Init+0x20a>
 8001db6:	2307      	movs	r3, #7
 8001db8:	e00e      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dba:	2308      	movs	r3, #8
 8001dbc:	e00c      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dbe:	2306      	movs	r3, #6
 8001dc0:	e00a      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dc2:	2305      	movs	r3, #5
 8001dc4:	e008      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dc6:	2304      	movs	r3, #4
 8001dc8:	e006      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e004      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dce:	2302      	movs	r3, #2
 8001dd0:	e002      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e000      	b.n	8001dd8 <HAL_GPIO_Init+0x228>
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	69fa      	ldr	r2, [r7, #28]
 8001dda:	f002 0203 	and.w	r2, r2, #3
 8001dde:	0092      	lsls	r2, r2, #2
 8001de0:	4093      	lsls	r3, r2
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001de8:	4935      	ldr	r1, [pc, #212]	@ (8001ec0 <HAL_GPIO_Init+0x310>)
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	089b      	lsrs	r3, r3, #2
 8001dee:	3302      	adds	r3, #2
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001df6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4013      	ands	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e1a:	4a32      	ldr	r2, [pc, #200]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e20:	4b30      	ldr	r3, [pc, #192]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e44:	4a27      	ldr	r2, [pc, #156]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e74:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4013      	ands	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d003      	beq.n	8001e98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e98:	4a12      	ldr	r2, [pc, #72]	@ (8001ee4 <HAL_GPIO_Init+0x334>)
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	61fb      	str	r3, [r7, #28]
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	2b0f      	cmp	r3, #15
 8001ea8:	f67f ae90 	bls.w	8001bcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001eac:	bf00      	nop
 8001eae:	bf00      	nop
 8001eb0:	3724      	adds	r7, #36	@ 0x24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40013800 	.word	0x40013800
 8001ec4:	40020000 	.word	0x40020000
 8001ec8:	40020400 	.word	0x40020400
 8001ecc:	40020800 	.word	0x40020800
 8001ed0:	40020c00 	.word	0x40020c00
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40021400 	.word	0x40021400
 8001edc:	40021800 	.word	0x40021800
 8001ee0:	40021c00 	.word	0x40021c00
 8001ee4:	40013c00 	.word	0x40013c00

08001ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	807b      	strh	r3, [r7, #2]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ef8:	787b      	ldrb	r3, [r7, #1]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001efe:	887a      	ldrh	r2, [r7, #2]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f04:	e003      	b.n	8001f0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f06:	887b      	ldrh	r3, [r7, #2]
 8001f08:	041a      	lsls	r2, r3, #16
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	619a      	str	r2, [r3, #24]
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b085      	sub	sp, #20
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	460b      	mov	r3, r1
 8001f24:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f2c:	887a      	ldrh	r2, [r7, #2]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4013      	ands	r3, r2
 8001f32:	041a      	lsls	r2, r3, #16
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	43d9      	mvns	r1, r3
 8001f38:	887b      	ldrh	r3, [r7, #2]
 8001f3a:	400b      	ands	r3, r1
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	619a      	str	r2, [r3, #24]
}
 8001f42:	bf00      	nop
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b086      	sub	sp, #24
 8001f52:	af02      	add	r7, sp, #8
 8001f54:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e059      	b.n	8002014 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d106      	bne.n	8001f80 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f007 fadc 	bl	8009538 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2203      	movs	r2, #3
 8001f84:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f8e:	d102      	bne.n	8001f96 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f004 f8f5 	bl	800618a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6818      	ldr	r0, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	7c1a      	ldrb	r2, [r3, #16]
 8001fa8:	f88d 2000 	strb.w	r2, [sp]
 8001fac:	3304      	adds	r3, #4
 8001fae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fb0:	f004 f876 	bl	80060a0 <USB_CoreInit>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d005      	beq.n	8001fc6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e026      	b.n	8002014 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2101      	movs	r1, #1
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 f8ed 	bl	80061ac <USB_SetCurrentMode>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2202      	movs	r2, #2
 8001fdc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e017      	b.n	8002014 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	7c1a      	ldrb	r2, [r3, #16]
 8001fec:	f88d 2000 	strb.w	r2, [sp]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ff4:	f004 fa90 	bl	8006518 <USB_HostInit>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d005      	beq.n	800200a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2202      	movs	r2, #2
 8002002:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e004      	b.n	8002014 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b08b      	sub	sp, #44	@ 0x2c
 8002020:	af04      	add	r7, sp, #16
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	4608      	mov	r0, r1
 8002026:	4611      	mov	r1, r2
 8002028:	461a      	mov	r2, r3
 800202a:	4603      	mov	r3, r0
 800202c:	70fb      	strb	r3, [r7, #3]
 800202e:	460b      	mov	r3, r1
 8002030:	70bb      	strb	r3, [r7, #2]
 8002032:	4613      	mov	r3, r2
 8002034:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002036:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002038:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002040:	2b01      	cmp	r3, #1
 8002042:	d101      	bne.n	8002048 <HAL_HCD_HC_Init+0x2c>
 8002044:	2302      	movs	r3, #2
 8002046:	e09d      	b.n	8002184 <HAL_HCD_HC_Init+0x168>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002050:	78fa      	ldrb	r2, [r7, #3]
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	011b      	lsls	r3, r3, #4
 8002058:	1a9b      	subs	r3, r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	440b      	add	r3, r1
 800205e:	3319      	adds	r3, #25
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	1a9b      	subs	r3, r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	3314      	adds	r3, #20
 8002074:	787a      	ldrb	r2, [r7, #1]
 8002076:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	1a9b      	subs	r3, r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	3315      	adds	r3, #21
 8002088:	78fa      	ldrb	r2, [r7, #3]
 800208a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800208c:	78fa      	ldrb	r2, [r7, #3]
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	4613      	mov	r3, r2
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	1a9b      	subs	r3, r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	3326      	adds	r3, #38	@ 0x26
 800209c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80020a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80020a2:	78fa      	ldrb	r2, [r7, #3]
 80020a4:	78bb      	ldrb	r3, [r7, #2]
 80020a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020aa:	b2d8      	uxtb	r0, r3
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4613      	mov	r3, r2
 80020b0:	011b      	lsls	r3, r3, #4
 80020b2:	1a9b      	subs	r3, r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	3316      	adds	r3, #22
 80020ba:	4602      	mov	r2, r0
 80020bc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	4619      	mov	r1, r3
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 fbc8 	bl	8002858 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80020c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	da0a      	bge.n	80020e6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	4613      	mov	r3, r2
 80020d6:	011b      	lsls	r3, r3, #4
 80020d8:	1a9b      	subs	r3, r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	440b      	add	r3, r1
 80020de:	3317      	adds	r3, #23
 80020e0:	2201      	movs	r2, #1
 80020e2:	701a      	strb	r2, [r3, #0]
 80020e4:	e009      	b.n	80020fa <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80020e6:	78fa      	ldrb	r2, [r7, #3]
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	011b      	lsls	r3, r3, #4
 80020ee:	1a9b      	subs	r3, r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	440b      	add	r3, r1
 80020f4:	3317      	adds	r3, #23
 80020f6:	2200      	movs	r2, #0
 80020f8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f004 fb6e 	bl	80067e0 <USB_GetHostSpeed>
 8002104:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002106:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800210a:	2b01      	cmp	r3, #1
 800210c:	d10b      	bne.n	8002126 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800210e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002112:	2b01      	cmp	r3, #1
 8002114:	d107      	bne.n	8002126 <HAL_HCD_HC_Init+0x10a>
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d104      	bne.n	8002126 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	2bbc      	cmp	r3, #188	@ 0xbc
 8002120:	d901      	bls.n	8002126 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002122:	23bc      	movs	r3, #188	@ 0xbc
 8002124:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002126:	78fa      	ldrb	r2, [r7, #3]
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	011b      	lsls	r3, r3, #4
 800212e:	1a9b      	subs	r3, r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	3318      	adds	r3, #24
 8002136:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800213a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800213c:	78fa      	ldrb	r2, [r7, #3]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	b298      	uxth	r0, r3
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	1a9b      	subs	r3, r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	3328      	adds	r3, #40	@ 0x28
 8002150:	4602      	mov	r2, r0
 8002152:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	b29b      	uxth	r3, r3
 800215c:	787c      	ldrb	r4, [r7, #1]
 800215e:	78ba      	ldrb	r2, [r7, #2]
 8002160:	78f9      	ldrb	r1, [r7, #3]
 8002162:	9302      	str	r3, [sp, #8]
 8002164:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002168:	9301      	str	r3, [sp, #4]
 800216a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	4623      	mov	r3, r4
 8002172:	f004 fb5d 	bl	8006830 <USB_HC_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
}
 8002184:	4618      	mov	r0, r3
 8002186:	371c      	adds	r7, #28
 8002188:	46bd      	mov	sp, r7
 800218a:	bd90      	pop	{r4, r7, pc}

0800218c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_HCD_HC_Halt+0x1e>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e00f      	b.n	80021ca <HAL_HCD_HC_Halt+0x3e>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	78fa      	ldrb	r2, [r7, #3]
 80021b8:	4611      	mov	r1, r2
 80021ba:	4618      	mov	r0, r3
 80021bc:	f004 feef 	bl	8006f9e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	4608      	mov	r0, r1
 80021de:	4611      	mov	r1, r2
 80021e0:	461a      	mov	r2, r3
 80021e2:	4603      	mov	r3, r0
 80021e4:	70fb      	strb	r3, [r7, #3]
 80021e6:	460b      	mov	r3, r1
 80021e8:	70bb      	strb	r3, [r7, #2]
 80021ea:	4613      	mov	r3, r2
 80021ec:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80021ee:	78fa      	ldrb	r2, [r7, #3]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	011b      	lsls	r3, r3, #4
 80021f6:	1a9b      	subs	r3, r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	3317      	adds	r3, #23
 80021fe:	78ba      	ldrb	r2, [r7, #2]
 8002200:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002202:	78fa      	ldrb	r2, [r7, #3]
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	011b      	lsls	r3, r3, #4
 800220a:	1a9b      	subs	r3, r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	440b      	add	r3, r1
 8002210:	3326      	adds	r3, #38	@ 0x26
 8002212:	787a      	ldrb	r2, [r7, #1]
 8002214:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002216:	7c3b      	ldrb	r3, [r7, #16]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d114      	bne.n	8002246 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800221c:	78fa      	ldrb	r2, [r7, #3]
 800221e:	6879      	ldr	r1, [r7, #4]
 8002220:	4613      	mov	r3, r2
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	1a9b      	subs	r3, r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	332a      	adds	r3, #42	@ 0x2a
 800222c:	2203      	movs	r2, #3
 800222e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002230:	78fa      	ldrb	r2, [r7, #3]
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	011b      	lsls	r3, r3, #4
 8002238:	1a9b      	subs	r3, r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	3319      	adds	r3, #25
 8002240:	7f3a      	ldrb	r2, [r7, #28]
 8002242:	701a      	strb	r2, [r3, #0]
 8002244:	e009      	b.n	800225a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002246:	78fa      	ldrb	r2, [r7, #3]
 8002248:	6879      	ldr	r1, [r7, #4]
 800224a:	4613      	mov	r3, r2
 800224c:	011b      	lsls	r3, r3, #4
 800224e:	1a9b      	subs	r3, r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	440b      	add	r3, r1
 8002254:	332a      	adds	r3, #42	@ 0x2a
 8002256:	2202      	movs	r2, #2
 8002258:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800225a:	787b      	ldrb	r3, [r7, #1]
 800225c:	2b03      	cmp	r3, #3
 800225e:	f200 8102 	bhi.w	8002466 <HAL_HCD_HC_SubmitRequest+0x292>
 8002262:	a201      	add	r2, pc, #4	@ (adr r2, 8002268 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002268:	08002279 	.word	0x08002279
 800226c:	08002451 	.word	0x08002451
 8002270:	0800233d 	.word	0x0800233d
 8002274:	080023c7 	.word	0x080023c7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002278:	7c3b      	ldrb	r3, [r7, #16]
 800227a:	2b01      	cmp	r3, #1
 800227c:	f040 80f5 	bne.w	800246a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002280:	78bb      	ldrb	r3, [r7, #2]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d12d      	bne.n	80022e2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002286:	8b3b      	ldrh	r3, [r7, #24]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d109      	bne.n	80022a0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800228c:	78fa      	ldrb	r2, [r7, #3]
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	4613      	mov	r3, r2
 8002292:	011b      	lsls	r3, r3, #4
 8002294:	1a9b      	subs	r3, r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	333d      	adds	r3, #61	@ 0x3d
 800229c:	2201      	movs	r2, #1
 800229e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80022a0:	78fa      	ldrb	r2, [r7, #3]
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	011b      	lsls	r3, r3, #4
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	440b      	add	r3, r1
 80022ae:	333d      	adds	r3, #61	@ 0x3d
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10a      	bne.n	80022cc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022b6:	78fa      	ldrb	r2, [r7, #3]
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	4613      	mov	r3, r2
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	1a9b      	subs	r3, r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	440b      	add	r3, r1
 80022c4:	332a      	adds	r3, #42	@ 0x2a
 80022c6:	2200      	movs	r2, #0
 80022c8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80022ca:	e0ce      	b.n	800246a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022cc:	78fa      	ldrb	r2, [r7, #3]
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	1a9b      	subs	r3, r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	440b      	add	r3, r1
 80022da:	332a      	adds	r3, #42	@ 0x2a
 80022dc:	2202      	movs	r2, #2
 80022de:	701a      	strb	r2, [r3, #0]
      break;
 80022e0:	e0c3      	b.n	800246a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80022e2:	78fa      	ldrb	r2, [r7, #3]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	331a      	adds	r3, #26
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	f040 80b8 	bne.w	800246a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80022fa:	78fa      	ldrb	r2, [r7, #3]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	440b      	add	r3, r1
 8002308:	333c      	adds	r3, #60	@ 0x3c
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d10a      	bne.n	8002326 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002310:	78fa      	ldrb	r2, [r7, #3]
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	4613      	mov	r3, r2
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	1a9b      	subs	r3, r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	332a      	adds	r3, #42	@ 0x2a
 8002320:	2200      	movs	r2, #0
 8002322:	701a      	strb	r2, [r3, #0]
      break;
 8002324:	e0a1      	b.n	800246a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002326:	78fa      	ldrb	r2, [r7, #3]
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	1a9b      	subs	r3, r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	332a      	adds	r3, #42	@ 0x2a
 8002336:	2202      	movs	r2, #2
 8002338:	701a      	strb	r2, [r3, #0]
      break;
 800233a:	e096      	b.n	800246a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800233c:	78bb      	ldrb	r3, [r7, #2]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d120      	bne.n	8002384 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002342:	78fa      	ldrb	r2, [r7, #3]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	011b      	lsls	r3, r3, #4
 800234a:	1a9b      	subs	r3, r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	333d      	adds	r3, #61	@ 0x3d
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10a      	bne.n	800236e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002358:	78fa      	ldrb	r2, [r7, #3]
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	4613      	mov	r3, r2
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	1a9b      	subs	r3, r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
 8002366:	332a      	adds	r3, #42	@ 0x2a
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800236c:	e07e      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800236e:	78fa      	ldrb	r2, [r7, #3]
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	4613      	mov	r3, r2
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	1a9b      	subs	r3, r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	440b      	add	r3, r1
 800237c:	332a      	adds	r3, #42	@ 0x2a
 800237e:	2202      	movs	r2, #2
 8002380:	701a      	strb	r2, [r3, #0]
      break;
 8002382:	e073      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	333c      	adds	r3, #60	@ 0x3c
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10a      	bne.n	80023b0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800239a:	78fa      	ldrb	r2, [r7, #3]
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	332a      	adds	r3, #42	@ 0x2a
 80023aa:	2200      	movs	r2, #0
 80023ac:	701a      	strb	r2, [r3, #0]
      break;
 80023ae:	e05d      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023b0:	78fa      	ldrb	r2, [r7, #3]
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	1a9b      	subs	r3, r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	332a      	adds	r3, #42	@ 0x2a
 80023c0:	2202      	movs	r2, #2
 80023c2:	701a      	strb	r2, [r3, #0]
      break;
 80023c4:	e052      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80023c6:	78bb      	ldrb	r3, [r7, #2]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d120      	bne.n	800240e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	011b      	lsls	r3, r3, #4
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	333d      	adds	r3, #61	@ 0x3d
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10a      	bne.n	80023f8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023e2:	78fa      	ldrb	r2, [r7, #3]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	1a9b      	subs	r3, r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	332a      	adds	r3, #42	@ 0x2a
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80023f6:	e039      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	1a9b      	subs	r3, r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	332a      	adds	r3, #42	@ 0x2a
 8002408:	2202      	movs	r2, #2
 800240a:	701a      	strb	r2, [r3, #0]
      break;
 800240c:	e02e      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	333c      	adds	r3, #60	@ 0x3c
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10a      	bne.n	800243a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	332a      	adds	r3, #42	@ 0x2a
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
      break;
 8002438:	e018      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800243a:	78fa      	ldrb	r2, [r7, #3]
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	440b      	add	r3, r1
 8002448:	332a      	adds	r3, #42	@ 0x2a
 800244a:	2202      	movs	r2, #2
 800244c:	701a      	strb	r2, [r3, #0]
      break;
 800244e:	e00d      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002450:	78fa      	ldrb	r2, [r7, #3]
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	1a9b      	subs	r3, r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	332a      	adds	r3, #42	@ 0x2a
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
      break;
 8002464:	e002      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002466:	bf00      	nop
 8002468:	e000      	b.n	800246c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800246a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	332c      	adds	r3, #44	@ 0x2c
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002480:	78fa      	ldrb	r2, [r7, #3]
 8002482:	8b39      	ldrh	r1, [r7, #24]
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	1a9b      	subs	r3, r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4403      	add	r3, r0
 8002490:	3334      	adds	r3, #52	@ 0x34
 8002492:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002494:	78fa      	ldrb	r2, [r7, #3]
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	1a9b      	subs	r3, r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	440b      	add	r3, r1
 80024a2:	334c      	adds	r3, #76	@ 0x4c
 80024a4:	2200      	movs	r2, #0
 80024a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80024a8:	78fa      	ldrb	r2, [r7, #3]
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	4613      	mov	r3, r2
 80024ae:	011b      	lsls	r3, r3, #4
 80024b0:	1a9b      	subs	r3, r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	3338      	adds	r3, #56	@ 0x38
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80024bc:	78fa      	ldrb	r2, [r7, #3]
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	1a9b      	subs	r3, r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	3315      	adds	r3, #21
 80024cc:	78fa      	ldrb	r2, [r7, #3]
 80024ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	334d      	adds	r3, #77	@ 0x4d
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6818      	ldr	r0, [r3, #0]
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	4613      	mov	r3, r2
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	1a9b      	subs	r3, r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	3310      	adds	r3, #16
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	4413      	add	r3, r2
 80024f8:	1d19      	adds	r1, r3, #4
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	799b      	ldrb	r3, [r3, #6]
 80024fe:	461a      	mov	r2, r3
 8002500:	f004 fac2 	bl	8006a88 <USB_HC_StartXfer>
 8002504:	4603      	mov	r3, r0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop

08002510 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f003 ffb6 	bl	8006498 <USB_GetMode>
 800252c:	4603      	mov	r3, r0
 800252e:	2b01      	cmp	r3, #1
 8002530:	f040 80fb 	bne.w	800272a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f003 ff79 	bl	8006430 <USB_ReadInterrupts>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 80f1 	beq.w	8002728 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f003 ff70 	bl	8006430 <USB_ReadInterrupts>
 8002550:	4603      	mov	r3, r0
 8002552:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002556:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800255a:	d104      	bne.n	8002566 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002564:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f003 ff60 	bl	8006430 <USB_ReadInterrupts>
 8002570:	4603      	mov	r3, r0
 8002572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800257a:	d104      	bne.n	8002586 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002584:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4618      	mov	r0, r3
 800258c:	f003 ff50 	bl	8006430 <USB_ReadInterrupts>
 8002590:	4603      	mov	r3, r0
 8002592:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002596:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800259a:	d104      	bne.n	80025a6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80025a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f003 ff40 	bl	8006430 <USB_ReadInterrupts>
 80025b0:	4603      	mov	r3, r0
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d103      	bne.n	80025c2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2202      	movs	r2, #2
 80025c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f003 ff32 	bl	8006430 <USB_ReadInterrupts>
 80025cc:	4603      	mov	r3, r0
 80025ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025d6:	d120      	bne.n	800261a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80025e0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d113      	bne.n	800261a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80025f2:	2110      	movs	r1, #16
 80025f4:	6938      	ldr	r0, [r7, #16]
 80025f6:	f003 fe25 	bl	8006244 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80025fa:	6938      	ldr	r0, [r7, #16]
 80025fc:	f003 fe54 	bl	80062a8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	7a5b      	ldrb	r3, [r3, #9]
 8002604:	2b02      	cmp	r3, #2
 8002606:	d105      	bne.n	8002614 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2101      	movs	r1, #1
 800260e:	4618      	mov	r0, r3
 8002610:	f004 f846 	bl	80066a0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f007 f80d 	bl	8009634 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f003 ff06 	bl	8006430 <USB_ReadInterrupts>
 8002624:	4603      	mov	r3, r0
 8002626:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800262a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800262e:	d102      	bne.n	8002636 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f001 fd4d 	bl	80040d0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f003 fef8 	bl	8006430 <USB_ReadInterrupts>
 8002640:	4603      	mov	r3, r0
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b08      	cmp	r3, #8
 8002648:	d106      	bne.n	8002658 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f006 ffd6 	bl	80095fc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2208      	movs	r2, #8
 8002656:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f003 fee7 	bl	8006430 <USB_ReadInterrupts>
 8002662:	4603      	mov	r3, r0
 8002664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002668:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800266c:	d139      	bne.n	80026e2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f004 fc82 	bl	8006f7c <USB_HC_ReadInterrupt>
 8002678:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	e025      	b.n	80026cc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	f003 030f 	and.w	r3, r3, #15
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	fa22 f303 	lsr.w	r3, r2, r3
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	2b00      	cmp	r3, #0
 8002692:	d018      	beq.n	80026c6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	015a      	lsls	r2, r3, #5
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4413      	add	r3, r2
 800269c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026aa:	d106      	bne.n	80026ba <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	4619      	mov	r1, r3
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f905 	bl	80028c2 <HCD_HC_IN_IRQHandler>
 80026b8:	e005      	b.n	80026c6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	4619      	mov	r1, r3
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 ff67 	bl	8003594 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	3301      	adds	r3, #1
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	795b      	ldrb	r3, [r3, #5]
 80026d0:	461a      	mov	r2, r3
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d3d3      	bcc.n	8002680 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 fea2 	bl	8006430 <USB_ReadInterrupts>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b10      	cmp	r3, #16
 80026f4:	d101      	bne.n	80026fa <HAL_HCD_IRQHandler+0x1ea>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <HAL_HCD_IRQHandler+0x1ec>
 80026fa:	2300      	movs	r3, #0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d014      	beq.n	800272a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	699a      	ldr	r2, [r3, #24]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 0210 	bic.w	r2, r2, #16
 800270e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f001 fbfe 	bl	8003f12 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699a      	ldr	r2, [r3, #24]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0210 	orr.w	r2, r2, #16
 8002724:	619a      	str	r2, [r3, #24]
 8002726:	e000      	b.n	800272a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002728:	bf00      	nop
    }
  }
}
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800273e:	2b01      	cmp	r3, #1
 8002740:	d101      	bne.n	8002746 <HAL_HCD_Start+0x16>
 8002742:	2302      	movs	r3, #2
 8002744:	e013      	b.n	800276e <HAL_HCD_Start+0x3e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2101      	movs	r1, #1
 8002754:	4618      	mov	r0, r3
 8002756:	f004 f80a 	bl	800676e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f003 fd02 	bl	8006168 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b082      	sub	sp, #8
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_HCD_Stop+0x16>
 8002788:	2302      	movs	r3, #2
 800278a:	e00d      	b.n	80027a8 <HAL_HCD_Stop+0x32>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f004 fd5d 	bl	8007258 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f003 ffac 	bl	800671a <USB_ResetPort>
 80027c2:	4603      	mov	r3, r0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	460b      	mov	r3, r1
 80027d6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80027d8:	78fa      	ldrb	r2, [r7, #3]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	1a9b      	subs	r3, r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	334c      	adds	r3, #76	@ 0x4c
 80027e8:	781b      	ldrb	r3, [r3, #0]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
 80027fe:	460b      	mov	r3, r1
 8002800:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002802:	78fa      	ldrb	r2, [r7, #3]
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	4613      	mov	r3, r2
 8002808:	011b      	lsls	r3, r3, #4
 800280a:	1a9b      	subs	r3, r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	440b      	add	r3, r1
 8002810:	3338      	adds	r3, #56	@ 0x38
 8002812:	681b      	ldr	r3, [r3, #0]
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f003 ffee 	bl	800680e <USB_GetCurrentFrame>
 8002832:	4603      	mov	r3, r0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f003 ffc9 	bl	80067e0 <USB_GetHostSpeed>
 800284e:	4603      	mov	r3, r0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	1a9b      	subs	r3, r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	331a      	adds	r3, #26
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002878:	78fa      	ldrb	r2, [r7, #3]
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	4613      	mov	r3, r2
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	1a9b      	subs	r3, r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	331b      	adds	r3, #27
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 800288c:	78fa      	ldrb	r2, [r7, #3]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	3325      	adds	r3, #37	@ 0x25
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80028a0:	78fa      	ldrb	r2, [r7, #3]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	1a9b      	subs	r3, r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	3324      	adds	r3, #36	@ 0x24
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b086      	sub	sp, #24
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	460b      	mov	r3, r1
 80028cc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	78fa      	ldrb	r2, [r7, #3]
 80028de:	4611      	mov	r1, r2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f003 fdb8 	bl	8006456 <USB_ReadChInterrupts>
 80028e6:	4603      	mov	r3, r0
 80028e8:	f003 0304 	and.w	r3, r3, #4
 80028ec:	2b04      	cmp	r3, #4
 80028ee:	d11a      	bne.n	8002926 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	015a      	lsls	r2, r3, #5
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	4413      	add	r3, r2
 80028f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028fc:	461a      	mov	r2, r3
 80028fe:	2304      	movs	r3, #4
 8002900:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002902:	78fa      	ldrb	r2, [r7, #3]
 8002904:	6879      	ldr	r1, [r7, #4]
 8002906:	4613      	mov	r3, r2
 8002908:	011b      	lsls	r3, r3, #4
 800290a:	1a9b      	subs	r3, r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	440b      	add	r3, r1
 8002910:	334d      	adds	r3, #77	@ 0x4d
 8002912:	2207      	movs	r2, #7
 8002914:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	78fa      	ldrb	r2, [r7, #3]
 800291c:	4611      	mov	r1, r2
 800291e:	4618      	mov	r0, r3
 8002920:	f004 fb3d 	bl	8006f9e <USB_HC_Halt>
 8002924:	e09e      	b.n	8002a64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	78fa      	ldrb	r2, [r7, #3]
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f003 fd91 	bl	8006456 <USB_ReadChInterrupts>
 8002934:	4603      	mov	r3, r0
 8002936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800293a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800293e:	d11b      	bne.n	8002978 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	015a      	lsls	r2, r3, #5
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4413      	add	r3, r2
 8002948:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800294c:	461a      	mov	r2, r3
 800294e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002952:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002954:	78fa      	ldrb	r2, [r7, #3]
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	1a9b      	subs	r3, r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	334d      	adds	r3, #77	@ 0x4d
 8002964:	2208      	movs	r2, #8
 8002966:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	78fa      	ldrb	r2, [r7, #3]
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f004 fb14 	bl	8006f9e <USB_HC_Halt>
 8002976:	e075      	b.n	8002a64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	78fa      	ldrb	r2, [r7, #3]
 800297e:	4611      	mov	r1, r2
 8002980:	4618      	mov	r0, r3
 8002982:	f003 fd68 	bl	8006456 <USB_ReadChInterrupts>
 8002986:	4603      	mov	r3, r0
 8002988:	f003 0308 	and.w	r3, r3, #8
 800298c:	2b08      	cmp	r3, #8
 800298e:	d11a      	bne.n	80029c6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002990:	78fb      	ldrb	r3, [r7, #3]
 8002992:	015a      	lsls	r2, r3, #5
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4413      	add	r3, r2
 8002998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800299c:	461a      	mov	r2, r3
 800299e:	2308      	movs	r3, #8
 80029a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80029a2:	78fa      	ldrb	r2, [r7, #3]
 80029a4:	6879      	ldr	r1, [r7, #4]
 80029a6:	4613      	mov	r3, r2
 80029a8:	011b      	lsls	r3, r3, #4
 80029aa:	1a9b      	subs	r3, r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	440b      	add	r3, r1
 80029b0:	334d      	adds	r3, #77	@ 0x4d
 80029b2:	2206      	movs	r2, #6
 80029b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	78fa      	ldrb	r2, [r7, #3]
 80029bc:	4611      	mov	r1, r2
 80029be:	4618      	mov	r0, r3
 80029c0:	f004 faed 	bl	8006f9e <USB_HC_Halt>
 80029c4:	e04e      	b.n	8002a64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	78fa      	ldrb	r2, [r7, #3]
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f003 fd41 	bl	8006456 <USB_ReadChInterrupts>
 80029d4:	4603      	mov	r3, r0
 80029d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029de:	d11b      	bne.n	8002a18 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	015a      	lsls	r2, r3, #5
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4413      	add	r3, r2
 80029e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ec:	461a      	mov	r2, r3
 80029ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80029f4:	78fa      	ldrb	r2, [r7, #3]
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	1a9b      	subs	r3, r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	334d      	adds	r3, #77	@ 0x4d
 8002a04:	2209      	movs	r2, #9
 8002a06:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	4611      	mov	r1, r2
 8002a10:	4618      	mov	r0, r3
 8002a12:	f004 fac4 	bl	8006f9e <USB_HC_Halt>
 8002a16:	e025      	b.n	8002a64 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	78fa      	ldrb	r2, [r7, #3]
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f003 fd18 	bl	8006456 <USB_ReadChInterrupts>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2c:	2b80      	cmp	r3, #128	@ 0x80
 8002a2e:	d119      	bne.n	8002a64 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002a30:	78fb      	ldrb	r3, [r7, #3]
 8002a32:	015a      	lsls	r2, r3, #5
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	4413      	add	r3, r2
 8002a38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	2380      	movs	r3, #128	@ 0x80
 8002a40:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	1a9b      	subs	r3, r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	334d      	adds	r3, #77	@ 0x4d
 8002a52:	2207      	movs	r2, #7
 8002a54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	78fa      	ldrb	r2, [r7, #3]
 8002a5c:	4611      	mov	r1, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f004 fa9d 	bl	8006f9e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f003 fcf2 	bl	8006456 <USB_ReadChInterrupts>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a7c:	d112      	bne.n	8002aa4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f004 fa89 	bl	8006f9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002a8c:	78fb      	ldrb	r3, [r7, #3]
 8002a8e:	015a      	lsls	r2, r3, #5
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	4413      	add	r3, r2
 8002a94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a98:	461a      	mov	r2, r3
 8002a9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a9e:	6093      	str	r3, [r2, #8]
 8002aa0:	f000 bd75 	b.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	78fa      	ldrb	r2, [r7, #3]
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f003 fcd2 	bl	8006456 <USB_ReadChInterrupts>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	f040 8128 	bne.w	8002d0e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002abe:	78fb      	ldrb	r3, [r7, #3]
 8002ac0:	015a      	lsls	r2, r3, #5
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002aca:	461a      	mov	r2, r3
 8002acc:	2320      	movs	r3, #32
 8002ace:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	6879      	ldr	r1, [r7, #4]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	1a9b      	subs	r3, r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	331b      	adds	r3, #27
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d119      	bne.n	8002b1a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	1a9b      	subs	r3, r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	331b      	adds	r3, #27
 8002af6:	2200      	movs	r2, #0
 8002af8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002afa:	78fb      	ldrb	r3, [r7, #3]
 8002afc:	015a      	lsls	r2, r3, #5
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	4413      	add	r3, r2
 8002b02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	0151      	lsls	r1, r2, #5
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	440a      	add	r2, r1
 8002b10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b18:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	799b      	ldrb	r3, [r3, #6]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01b      	beq.n	8002b5a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	3330      	adds	r3, #48	@ 0x30
 8002b32:	6819      	ldr	r1, [r3, #0]
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	015a      	lsls	r2, r3, #5
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	1ac9      	subs	r1, r1, r3
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	1a9b      	subs	r3, r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4403      	add	r3, r0
 8002b56:	3338      	adds	r3, #56	@ 0x38
 8002b58:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	334d      	adds	r3, #77	@ 0x4d
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	1a9b      	subs	r3, r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	3344      	adds	r3, #68	@ 0x44
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002b82:	78fb      	ldrb	r3, [r7, #3]
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b8e:	461a      	mov	r2, r3
 8002b90:	2301      	movs	r3, #1
 8002b92:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b94:	78fa      	ldrb	r2, [r7, #3]
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	1a9b      	subs	r3, r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	3326      	adds	r3, #38	@ 0x26
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3326      	adds	r3, #38	@ 0x26
 8002bba:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d110      	bne.n	8002be2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	78fa      	ldrb	r2, [r7, #3]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f004 f9e8 	bl	8006f9e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002bce:	78fb      	ldrb	r3, [r7, #3]
 8002bd0:	015a      	lsls	r2, r3, #5
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bda:	461a      	mov	r2, r3
 8002bdc:	2310      	movs	r3, #16
 8002bde:	6093      	str	r3, [r2, #8]
 8002be0:	e03d      	b.n	8002c5e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	6879      	ldr	r1, [r7, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	1a9b      	subs	r3, r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	3326      	adds	r3, #38	@ 0x26
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d00a      	beq.n	8002c0e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002bf8:	78fa      	ldrb	r2, [r7, #3]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	1a9b      	subs	r3, r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	3326      	adds	r3, #38	@ 0x26
 8002c08:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d127      	bne.n	8002c5e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002c0e:	78fb      	ldrb	r3, [r7, #3]
 8002c10:	015a      	lsls	r2, r3, #5
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	4413      	add	r3, r2
 8002c16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	0151      	lsls	r1, r2, #5
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	440a      	add	r2, r1
 8002c24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c2c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002c2e:	78fa      	ldrb	r2, [r7, #3]
 8002c30:	6879      	ldr	r1, [r7, #4]
 8002c32:	4613      	mov	r3, r2
 8002c34:	011b      	lsls	r3, r3, #4
 8002c36:	1a9b      	subs	r3, r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	440b      	add	r3, r1
 8002c3c:	334c      	adds	r3, #76	@ 0x4c
 8002c3e:	2201      	movs	r2, #1
 8002c40:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	334c      	adds	r3, #76	@ 0x4c
 8002c52:	781a      	ldrb	r2, [r3, #0]
 8002c54:	78fb      	ldrb	r3, [r7, #3]
 8002c56:	4619      	mov	r1, r3
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f006 fcf9 	bl	8009650 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	799b      	ldrb	r3, [r3, #6]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d13b      	bne.n	8002cde <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002c66:	78fa      	ldrb	r2, [r7, #3]
 8002c68:	6879      	ldr	r1, [r7, #4]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	1a9b      	subs	r3, r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	440b      	add	r3, r1
 8002c74:	3338      	adds	r3, #56	@ 0x38
 8002c76:	6819      	ldr	r1, [r3, #0]
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	1a9b      	subs	r3, r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4403      	add	r3, r0
 8002c86:	3328      	adds	r3, #40	@ 0x28
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	440b      	add	r3, r1
 8002c8c:	1e59      	subs	r1, r3, #1
 8002c8e:	78fa      	ldrb	r2, [r7, #3]
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	4613      	mov	r3, r2
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	1a9b      	subs	r3, r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4403      	add	r3, r0
 8002c9c:	3328      	adds	r3, #40	@ 0x28
 8002c9e:	881b      	ldrh	r3, [r3, #0]
 8002ca0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 8470 	beq.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	333c      	adds	r3, #60	@ 0x3c
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	f083 0301 	eor.w	r3, r3, #1
 8002cc6:	b2d8      	uxtb	r0, r3
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	333c      	adds	r3, #60	@ 0x3c
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	701a      	strb	r2, [r3, #0]
 8002cda:	f000 bc58 	b.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002cde:	78fa      	ldrb	r2, [r7, #3]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	1a9b      	subs	r3, r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	440b      	add	r3, r1
 8002cec:	333c      	adds	r3, #60	@ 0x3c
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	f083 0301 	eor.w	r3, r3, #1
 8002cf6:	b2d8      	uxtb	r0, r3
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	333c      	adds	r3, #60	@ 0x3c
 8002d06:	4602      	mov	r2, r0
 8002d08:	701a      	strb	r2, [r3, #0]
 8002d0a:	f000 bc40 	b.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f003 fb9d 	bl	8006456 <USB_ReadChInterrupts>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f003 0320 	and.w	r3, r3, #32
 8002d22:	2b20      	cmp	r3, #32
 8002d24:	d131      	bne.n	8002d8a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	015a      	lsls	r2, r3, #5
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d32:	461a      	mov	r2, r3
 8002d34:	2320      	movs	r3, #32
 8002d36:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	331a      	adds	r3, #26
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	f040 841f 	bne.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002d50:	78fa      	ldrb	r2, [r7, #3]
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	011b      	lsls	r3, r3, #4
 8002d58:	1a9b      	subs	r3, r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	331b      	adds	r3, #27
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	334d      	adds	r3, #77	@ 0x4d
 8002d74:	2203      	movs	r2, #3
 8002d76:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4618      	mov	r0, r3
 8002d82:	f004 f90c 	bl	8006f9e <USB_HC_Halt>
 8002d86:	f000 bc02 	b.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	4611      	mov	r1, r2
 8002d92:	4618      	mov	r0, r3
 8002d94:	f003 fb5f 	bl	8006456 <USB_ReadChInterrupts>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	f040 8305 	bne.w	80033ae <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002da4:	78fb      	ldrb	r3, [r7, #3]
 8002da6:	015a      	lsls	r2, r3, #5
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	4413      	add	r3, r2
 8002dac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002db0:	461a      	mov	r2, r3
 8002db2:	2302      	movs	r3, #2
 8002db4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	6879      	ldr	r1, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	1a9b      	subs	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	334d      	adds	r3, #77	@ 0x4d
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d114      	bne.n	8002df6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002dcc:	78fa      	ldrb	r2, [r7, #3]
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	1a9b      	subs	r3, r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	334d      	adds	r3, #77	@ 0x4d
 8002ddc:	2202      	movs	r2, #2
 8002dde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	334c      	adds	r3, #76	@ 0x4c
 8002df0:	2201      	movs	r2, #1
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	e2cc      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002df6:	78fa      	ldrb	r2, [r7, #3]
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	1a9b      	subs	r3, r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	440b      	add	r3, r1
 8002e04:	334d      	adds	r3, #77	@ 0x4d
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b06      	cmp	r3, #6
 8002e0a:	d114      	bne.n	8002e36 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e0c:	78fa      	ldrb	r2, [r7, #3]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	334d      	adds	r3, #77	@ 0x4d
 8002e1c:	2202      	movs	r2, #2
 8002e1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002e20:	78fa      	ldrb	r2, [r7, #3]
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	4613      	mov	r3, r2
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	1a9b      	subs	r3, r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	440b      	add	r3, r1
 8002e2e:	334c      	adds	r3, #76	@ 0x4c
 8002e30:	2205      	movs	r2, #5
 8002e32:	701a      	strb	r2, [r3, #0]
 8002e34:	e2ac      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e36:	78fa      	ldrb	r2, [r7, #3]
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	011b      	lsls	r3, r3, #4
 8002e3e:	1a9b      	subs	r3, r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	440b      	add	r3, r1
 8002e44:	334d      	adds	r3, #77	@ 0x4d
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b07      	cmp	r3, #7
 8002e4a:	d00b      	beq.n	8002e64 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	334d      	adds	r3, #77	@ 0x4d
 8002e5c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e5e:	2b09      	cmp	r3, #9
 8002e60:	f040 80a6 	bne.w	8002fb0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	334d      	adds	r3, #77	@ 0x4d
 8002e74:	2202      	movs	r2, #2
 8002e76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	3344      	adds	r3, #68	@ 0x44
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	1c59      	adds	r1, r3, #1
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4403      	add	r3, r0
 8002e98:	3344      	adds	r3, #68	@ 0x44
 8002e9a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e9c:	78fa      	ldrb	r2, [r7, #3]
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	1a9b      	subs	r3, r3, r2
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	3344      	adds	r3, #68	@ 0x44
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d943      	bls.n	8002f3a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002eb2:	78fa      	ldrb	r2, [r7, #3]
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	011b      	lsls	r3, r3, #4
 8002eba:	1a9b      	subs	r3, r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	3344      	adds	r3, #68	@ 0x44
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002ec6:	78fa      	ldrb	r2, [r7, #3]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	1a9b      	subs	r3, r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	331a      	adds	r3, #26
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d123      	bne.n	8002f24 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	331b      	adds	r3, #27
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002ef0:	78fa      	ldrb	r2, [r7, #3]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	011b      	lsls	r3, r3, #4
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	331c      	adds	r3, #28
 8002f00:	2200      	movs	r2, #0
 8002f02:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	015a      	lsls	r2, r3, #5
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	0151      	lsls	r1, r2, #5
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	440a      	add	r2, r1
 8002f1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f22:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	334c      	adds	r3, #76	@ 0x4c
 8002f34:	2204      	movs	r2, #4
 8002f36:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f38:	e229      	b.n	800338e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	011b      	lsls	r3, r3, #4
 8002f42:	1a9b      	subs	r3, r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	334c      	adds	r3, #76	@ 0x4c
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	3326      	adds	r3, #38	@ 0x26
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00b      	beq.n	8002f7c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	3326      	adds	r3, #38	@ 0x26
 8002f74:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	f040 8209 	bne.w	800338e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	015a      	lsls	r2, r3, #5
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4413      	add	r3, r2
 8002f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f92:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f9a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	015a      	lsls	r2, r3, #5
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fa8:	461a      	mov	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fae:	e1ee      	b.n	800338e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	1a9b      	subs	r3, r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	334d      	adds	r3, #77	@ 0x4d
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2b05      	cmp	r3, #5
 8002fc4:	f040 80c8 	bne.w	8003158 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fc8:	78fa      	ldrb	r2, [r7, #3]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	334d      	adds	r3, #77	@ 0x4d
 8002fd8:	2202      	movs	r2, #2
 8002fda:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	331b      	adds	r3, #27
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	f040 81ce 	bne.w	8003390 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002ff4:	78fa      	ldrb	r2, [r7, #3]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	1a9b      	subs	r3, r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	3326      	adds	r3, #38	@ 0x26
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b03      	cmp	r3, #3
 8003008:	d16b      	bne.n	80030e2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800300a:	78fa      	ldrb	r2, [r7, #3]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	3348      	adds	r3, #72	@ 0x48
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	1c59      	adds	r1, r3, #1
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4403      	add	r3, r0
 800302a:	3348      	adds	r3, #72	@ 0x48
 800302c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800302e:	78fa      	ldrb	r2, [r7, #3]
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	3348      	adds	r3, #72	@ 0x48
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b02      	cmp	r3, #2
 8003042:	d943      	bls.n	80030cc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	3348      	adds	r3, #72	@ 0x48
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	331b      	adds	r3, #27
 8003068:	2200      	movs	r2, #0
 800306a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800306c:	78fa      	ldrb	r2, [r7, #3]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	1a9b      	subs	r3, r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	3344      	adds	r3, #68	@ 0x44
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2b02      	cmp	r3, #2
 8003080:	d809      	bhi.n	8003096 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	1a9b      	subs	r3, r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	331c      	adds	r3, #28
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003096:	78fb      	ldrb	r3, [r7, #3]
 8003098:	015a      	lsls	r2, r3, #5
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	4413      	add	r3, r2
 800309e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	0151      	lsls	r1, r2, #5
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	440a      	add	r2, r1
 80030ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80030b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030b4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	334c      	adds	r3, #76	@ 0x4c
 80030c6:	2204      	movs	r2, #4
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	e014      	b.n	80030f6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	334c      	adds	r3, #76	@ 0x4c
 80030dc:	2202      	movs	r2, #2
 80030de:	701a      	strb	r2, [r3, #0]
 80030e0:	e009      	b.n	80030f6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	1a9b      	subs	r3, r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	334c      	adds	r3, #76	@ 0x4c
 80030f2:	2202      	movs	r2, #2
 80030f4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030f6:	78fa      	ldrb	r2, [r7, #3]
 80030f8:	6879      	ldr	r1, [r7, #4]
 80030fa:	4613      	mov	r3, r2
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	1a9b      	subs	r3, r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	440b      	add	r3, r1
 8003104:	3326      	adds	r3, #38	@ 0x26
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800310c:	78fa      	ldrb	r2, [r7, #3]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	1a9b      	subs	r3, r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	3326      	adds	r3, #38	@ 0x26
 800311c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800311e:	2b02      	cmp	r3, #2
 8003120:	f040 8136 	bne.w	8003390 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003124:	78fb      	ldrb	r3, [r7, #3]
 8003126:	015a      	lsls	r2, r3, #5
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	4413      	add	r3, r2
 800312c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800313a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003142:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	015a      	lsls	r2, r3, #5
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	4413      	add	r3, r2
 800314c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003150:	461a      	mov	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e11b      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003158:	78fa      	ldrb	r2, [r7, #3]
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	4613      	mov	r3, r2
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	440b      	add	r3, r1
 8003166:	334d      	adds	r3, #77	@ 0x4d
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b03      	cmp	r3, #3
 800316c:	f040 8081 	bne.w	8003272 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	334d      	adds	r3, #77	@ 0x4d
 8003180:	2202      	movs	r2, #2
 8003182:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	331b      	adds	r3, #27
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b01      	cmp	r3, #1
 8003198:	f040 80fa 	bne.w	8003390 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800319c:	78fa      	ldrb	r2, [r7, #3]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	1a9b      	subs	r3, r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	334c      	adds	r3, #76	@ 0x4c
 80031ac:	2202      	movs	r2, #2
 80031ae:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80031b0:	78fb      	ldrb	r3, [r7, #3]
 80031b2:	015a      	lsls	r2, r3, #5
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4413      	add	r3, r2
 80031b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	0151      	lsls	r1, r2, #5
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	440a      	add	r2, r1
 80031c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031ce:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80031d0:	78fb      	ldrb	r3, [r7, #3]
 80031d2:	015a      	lsls	r2, r3, #5
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	4413      	add	r3, r2
 80031d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	78fa      	ldrb	r2, [r7, #3]
 80031e0:	0151      	lsls	r1, r2, #5
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	440a      	add	r2, r1
 80031e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031ee:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80031f0:	78fb      	ldrb	r3, [r7, #3]
 80031f2:	015a      	lsls	r2, r3, #5
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4413      	add	r3, r2
 80031f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	78fa      	ldrb	r2, [r7, #3]
 8003200:	0151      	lsls	r1, r2, #5
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	440a      	add	r2, r1
 8003206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800320a:	f023 0320 	bic.w	r3, r3, #32
 800320e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003210:	78fa      	ldrb	r2, [r7, #3]
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	1a9b      	subs	r3, r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	3326      	adds	r3, #38	@ 0x26
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00b      	beq.n	800323e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003226:	78fa      	ldrb	r2, [r7, #3]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	3326      	adds	r3, #38	@ 0x26
 8003236:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003238:	2b02      	cmp	r3, #2
 800323a:	f040 80a9 	bne.w	8003390 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	015a      	lsls	r2, r3, #5
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4413      	add	r3, r2
 8003246:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003254:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800325c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800325e:	78fb      	ldrb	r3, [r7, #3]
 8003260:	015a      	lsls	r2, r3, #5
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	4413      	add	r3, r2
 8003266:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800326a:	461a      	mov	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	e08e      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003272:	78fa      	ldrb	r2, [r7, #3]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	1a9b      	subs	r3, r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	440b      	add	r3, r1
 8003280:	334d      	adds	r3, #77	@ 0x4d
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	2b04      	cmp	r3, #4
 8003286:	d143      	bne.n	8003310 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003288:	78fa      	ldrb	r2, [r7, #3]
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	011b      	lsls	r3, r3, #4
 8003290:	1a9b      	subs	r3, r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	440b      	add	r3, r1
 8003296:	334d      	adds	r3, #77	@ 0x4d
 8003298:	2202      	movs	r2, #2
 800329a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800329c:	78fa      	ldrb	r2, [r7, #3]
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4613      	mov	r3, r2
 80032a2:	011b      	lsls	r3, r3, #4
 80032a4:	1a9b      	subs	r3, r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	440b      	add	r3, r1
 80032aa:	334c      	adds	r3, #76	@ 0x4c
 80032ac:	2202      	movs	r2, #2
 80032ae:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032b0:	78fa      	ldrb	r2, [r7, #3]
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	4613      	mov	r3, r2
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	1a9b      	subs	r3, r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	3326      	adds	r3, #38	@ 0x26
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00a      	beq.n	80032dc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	1a9b      	subs	r3, r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	3326      	adds	r3, #38	@ 0x26
 80032d6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d159      	bne.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80032dc:	78fb      	ldrb	r3, [r7, #3]
 80032de:	015a      	lsls	r2, r3, #5
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	4413      	add	r3, r2
 80032e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80032f2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032fa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	015a      	lsls	r2, r3, #5
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	4413      	add	r3, r2
 8003304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003308:	461a      	mov	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6013      	str	r3, [r2, #0]
 800330e:	e03f      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003310:	78fa      	ldrb	r2, [r7, #3]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	334d      	adds	r3, #77	@ 0x4d
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	2b08      	cmp	r3, #8
 8003324:	d126      	bne.n	8003374 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	011b      	lsls	r3, r3, #4
 800332e:	1a9b      	subs	r3, r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	334d      	adds	r3, #77	@ 0x4d
 8003336:	2202      	movs	r2, #2
 8003338:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	1a9b      	subs	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	440b      	add	r3, r1
 8003348:	3344      	adds	r3, #68	@ 0x44
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	1c59      	adds	r1, r3, #1
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4403      	add	r3, r0
 800335a:	3344      	adds	r3, #68	@ 0x44
 800335c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800335e:	78fa      	ldrb	r2, [r7, #3]
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	1a9b      	subs	r3, r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	334c      	adds	r3, #76	@ 0x4c
 800336e:	2204      	movs	r2, #4
 8003370:	701a      	strb	r2, [r3, #0]
 8003372:	e00d      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	011b      	lsls	r3, r3, #4
 800337c:	1a9b      	subs	r3, r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	334d      	adds	r3, #77	@ 0x4d
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	2b02      	cmp	r3, #2
 8003388:	f000 8100 	beq.w	800358c <HCD_HC_IN_IRQHandler+0xcca>
 800338c:	e000      	b.n	8003390 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800338e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	334c      	adds	r3, #76	@ 0x4c
 80033a0:	781a      	ldrb	r2, [r3, #0]
 80033a2:	78fb      	ldrb	r3, [r7, #3]
 80033a4:	4619      	mov	r1, r3
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f006 f952 	bl	8009650 <HAL_HCD_HC_NotifyURBChange_Callback>
 80033ac:	e0ef      	b.n	800358e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	78fa      	ldrb	r2, [r7, #3]
 80033b4:	4611      	mov	r1, r2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f003 f84d 	bl	8006456 <USB_ReadChInterrupts>
 80033bc:	4603      	mov	r3, r0
 80033be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033c2:	2b40      	cmp	r3, #64	@ 0x40
 80033c4:	d12f      	bne.n	8003426 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80033c6:	78fb      	ldrb	r3, [r7, #3]
 80033c8:	015a      	lsls	r2, r3, #5
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4413      	add	r3, r2
 80033ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033d2:	461a      	mov	r2, r3
 80033d4:	2340      	movs	r3, #64	@ 0x40
 80033d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	334d      	adds	r3, #77	@ 0x4d
 80033e8:	2205      	movs	r2, #5
 80033ea:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	1a9b      	subs	r3, r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	331a      	adds	r3, #26
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d109      	bne.n	8003416 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003402:	78fa      	ldrb	r2, [r7, #3]
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	4613      	mov	r3, r2
 8003408:	011b      	lsls	r3, r3, #4
 800340a:	1a9b      	subs	r3, r3, r2
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	440b      	add	r3, r1
 8003410:	3344      	adds	r3, #68	@ 0x44
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	78fa      	ldrb	r2, [r7, #3]
 800341c:	4611      	mov	r1, r2
 800341e:	4618      	mov	r0, r3
 8003420:	f003 fdbd 	bl	8006f9e <USB_HC_Halt>
 8003424:	e0b3      	b.n	800358e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	4611      	mov	r1, r2
 800342e:	4618      	mov	r0, r3
 8003430:	f003 f811 	bl	8006456 <USB_ReadChInterrupts>
 8003434:	4603      	mov	r3, r0
 8003436:	f003 0310 	and.w	r3, r3, #16
 800343a:	2b10      	cmp	r3, #16
 800343c:	f040 80a7 	bne.w	800358e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003440:	78fa      	ldrb	r2, [r7, #3]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	3326      	adds	r3, #38	@ 0x26
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b03      	cmp	r3, #3
 8003454:	d11b      	bne.n	800348e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	3344      	adds	r3, #68	@ 0x44
 8003466:	2200      	movs	r2, #0
 8003468:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	1a9b      	subs	r3, r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	334d      	adds	r3, #77	@ 0x4d
 800347a:	2204      	movs	r2, #4
 800347c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	4611      	mov	r1, r2
 8003486:	4618      	mov	r0, r3
 8003488:	f003 fd89 	bl	8006f9e <USB_HC_Halt>
 800348c:	e03f      	b.n	800350e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	3326      	adds	r3, #38	@ 0x26
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00a      	beq.n	80034ba <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	011b      	lsls	r3, r3, #4
 80034ac:	1a9b      	subs	r3, r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	3326      	adds	r3, #38	@ 0x26
 80034b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d129      	bne.n	800350e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80034ba:	78fa      	ldrb	r2, [r7, #3]
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	1a9b      	subs	r3, r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	440b      	add	r3, r1
 80034c8:	3344      	adds	r3, #68	@ 0x44
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	799b      	ldrb	r3, [r3, #6]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <HCD_HC_IN_IRQHandler+0xc2a>
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	1a9b      	subs	r3, r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	331b      	adds	r3, #27
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d110      	bne.n	800350e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	334d      	adds	r3, #77	@ 0x4d
 80034fc:	2204      	movs	r2, #4
 80034fe:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	4611      	mov	r1, r2
 8003508:	4618      	mov	r0, r3
 800350a:	f003 fd48 	bl	8006f9e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800350e:	78fa      	ldrb	r2, [r7, #3]
 8003510:	6879      	ldr	r1, [r7, #4]
 8003512:	4613      	mov	r3, r2
 8003514:	011b      	lsls	r3, r3, #4
 8003516:	1a9b      	subs	r3, r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	331b      	adds	r3, #27
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d129      	bne.n	8003578 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003524:	78fa      	ldrb	r2, [r7, #3]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	331b      	adds	r3, #27
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003538:	78fb      	ldrb	r3, [r7, #3]
 800353a:	015a      	lsls	r2, r3, #5
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4413      	add	r3, r2
 8003540:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	0151      	lsls	r1, r2, #5
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	440a      	add	r2, r1
 800354e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003556:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	015a      	lsls	r2, r3, #5
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	4413      	add	r3, r2
 8003560:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	0151      	lsls	r1, r2, #5
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	440a      	add	r2, r1
 800356e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003572:	f043 0320 	orr.w	r3, r3, #32
 8003576:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	015a      	lsls	r2, r3, #5
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4413      	add	r3, r2
 8003580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003584:	461a      	mov	r2, r3
 8003586:	2310      	movs	r3, #16
 8003588:	6093      	str	r3, [r2, #8]
 800358a:	e000      	b.n	800358e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800358c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	460b      	mov	r3, r1
 800359e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	4611      	mov	r1, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f002 ff4f 	bl	8006456 <USB_ReadChInterrupts>
 80035b8:	4603      	mov	r3, r0
 80035ba:	f003 0304 	and.w	r3, r3, #4
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d11b      	bne.n	80035fa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80035c2:	78fb      	ldrb	r3, [r7, #3]
 80035c4:	015a      	lsls	r2, r3, #5
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	4413      	add	r3, r2
 80035ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ce:	461a      	mov	r2, r3
 80035d0:	2304      	movs	r3, #4
 80035d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80035d4:	78fa      	ldrb	r2, [r7, #3]
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	4613      	mov	r3, r2
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	334d      	adds	r3, #77	@ 0x4d
 80035e4:	2207      	movs	r2, #7
 80035e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	78fa      	ldrb	r2, [r7, #3]
 80035ee:	4611      	mov	r1, r2
 80035f0:	4618      	mov	r0, r3
 80035f2:	f003 fcd4 	bl	8006f9e <USB_HC_Halt>
 80035f6:	f000 bc89 	b.w	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	78fa      	ldrb	r2, [r7, #3]
 8003600:	4611      	mov	r1, r2
 8003602:	4618      	mov	r0, r3
 8003604:	f002 ff27 	bl	8006456 <USB_ReadChInterrupts>
 8003608:	4603      	mov	r3, r0
 800360a:	f003 0320 	and.w	r3, r3, #32
 800360e:	2b20      	cmp	r3, #32
 8003610:	f040 8082 	bne.w	8003718 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003614:	78fb      	ldrb	r3, [r7, #3]
 8003616:	015a      	lsls	r2, r3, #5
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4413      	add	r3, r2
 800361c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003620:	461a      	mov	r2, r3
 8003622:	2320      	movs	r3, #32
 8003624:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003626:	78fa      	ldrb	r2, [r7, #3]
 8003628:	6879      	ldr	r1, [r7, #4]
 800362a:	4613      	mov	r3, r2
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	1a9b      	subs	r3, r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	440b      	add	r3, r1
 8003634:	3319      	adds	r3, #25
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d124      	bne.n	8003686 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800363c:	78fa      	ldrb	r2, [r7, #3]
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	4613      	mov	r3, r2
 8003642:	011b      	lsls	r3, r3, #4
 8003644:	1a9b      	subs	r3, r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	440b      	add	r3, r1
 800364a:	3319      	adds	r3, #25
 800364c:	2200      	movs	r2, #0
 800364e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003650:	78fa      	ldrb	r2, [r7, #3]
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	4613      	mov	r3, r2
 8003656:	011b      	lsls	r3, r3, #4
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	334c      	adds	r3, #76	@ 0x4c
 8003660:	2202      	movs	r2, #2
 8003662:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003664:	78fa      	ldrb	r2, [r7, #3]
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	1a9b      	subs	r3, r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	334d      	adds	r3, #77	@ 0x4d
 8003674:	2203      	movs	r2, #3
 8003676:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	4611      	mov	r1, r2
 8003680:	4618      	mov	r0, r3
 8003682:	f003 fc8c 	bl	8006f9e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003686:	78fa      	ldrb	r2, [r7, #3]
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	4613      	mov	r3, r2
 800368c:	011b      	lsls	r3, r3, #4
 800368e:	1a9b      	subs	r3, r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	440b      	add	r3, r1
 8003694:	331a      	adds	r3, #26
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b01      	cmp	r3, #1
 800369a:	f040 8437 	bne.w	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
 800369e:	78fa      	ldrb	r2, [r7, #3]
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	4613      	mov	r3, r2
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	1a9b      	subs	r3, r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	440b      	add	r3, r1
 80036ac:	331b      	adds	r3, #27
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f040 842b 	bne.w	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80036b6:	78fa      	ldrb	r2, [r7, #3]
 80036b8:	6879      	ldr	r1, [r7, #4]
 80036ba:	4613      	mov	r3, r2
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	1a9b      	subs	r3, r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	3326      	adds	r3, #38	@ 0x26
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d009      	beq.n	80036e0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80036cc:	78fa      	ldrb	r2, [r7, #3]
 80036ce:	6879      	ldr	r1, [r7, #4]
 80036d0:	4613      	mov	r3, r2
 80036d2:	011b      	lsls	r3, r3, #4
 80036d4:	1a9b      	subs	r3, r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	440b      	add	r3, r1
 80036da:	331b      	adds	r3, #27
 80036dc:	2201      	movs	r2, #1
 80036de:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80036e0:	78fa      	ldrb	r2, [r7, #3]
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	1a9b      	subs	r3, r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	334d      	adds	r3, #77	@ 0x4d
 80036f0:	2203      	movs	r2, #3
 80036f2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	78fa      	ldrb	r2, [r7, #3]
 80036fa:	4611      	mov	r1, r2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f003 fc4e 	bl	8006f9e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	3344      	adds	r3, #68	@ 0x44
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	e3f9      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	78fa      	ldrb	r2, [r7, #3]
 800371e:	4611      	mov	r1, r2
 8003720:	4618      	mov	r0, r3
 8003722:	f002 fe98 	bl	8006456 <USB_ReadChInterrupts>
 8003726:	4603      	mov	r3, r0
 8003728:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800372c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003730:	d111      	bne.n	8003756 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003732:	78fb      	ldrb	r3, [r7, #3]
 8003734:	015a      	lsls	r2, r3, #5
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	4413      	add	r3, r2
 800373a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800373e:	461a      	mov	r2, r3
 8003740:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003744:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	4611      	mov	r1, r2
 800374e:	4618      	mov	r0, r3
 8003750:	f003 fc25 	bl	8006f9e <USB_HC_Halt>
 8003754:	e3da      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	78fa      	ldrb	r2, [r7, #3]
 800375c:	4611      	mov	r1, r2
 800375e:	4618      	mov	r0, r3
 8003760:	f002 fe79 	bl	8006456 <USB_ReadChInterrupts>
 8003764:	4603      	mov	r3, r0
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b01      	cmp	r3, #1
 800376c:	d168      	bne.n	8003840 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	3344      	adds	r3, #68	@ 0x44
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	78fa      	ldrb	r2, [r7, #3]
 8003788:	4611      	mov	r1, r2
 800378a:	4618      	mov	r0, r3
 800378c:	f002 fe63 	bl	8006456 <USB_ReadChInterrupts>
 8003790:	4603      	mov	r3, r0
 8003792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003796:	2b40      	cmp	r3, #64	@ 0x40
 8003798:	d112      	bne.n	80037c0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	3319      	adds	r3, #25
 80037aa:	2201      	movs	r2, #1
 80037ac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80037ae:	78fb      	ldrb	r3, [r7, #3]
 80037b0:	015a      	lsls	r2, r3, #5
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	4413      	add	r3, r2
 80037b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037ba:	461a      	mov	r2, r3
 80037bc:	2340      	movs	r3, #64	@ 0x40
 80037be:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80037c0:	78fa      	ldrb	r2, [r7, #3]
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	4613      	mov	r3, r2
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	331b      	adds	r3, #27
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d019      	beq.n	800380a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80037d6:	78fa      	ldrb	r2, [r7, #3]
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	1a9b      	subs	r3, r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	331b      	adds	r3, #27
 80037e6:	2200      	movs	r2, #0
 80037e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80037ea:	78fb      	ldrb	r3, [r7, #3]
 80037ec:	015a      	lsls	r2, r3, #5
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	4413      	add	r3, r2
 80037f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	0151      	lsls	r1, r2, #5
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	440a      	add	r2, r1
 8003800:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003804:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003808:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800380a:	78fb      	ldrb	r3, [r7, #3]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4413      	add	r3, r2
 8003812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003816:	461a      	mov	r2, r3
 8003818:	2301      	movs	r3, #1
 800381a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	6879      	ldr	r1, [r7, #4]
 8003820:	4613      	mov	r3, r2
 8003822:	011b      	lsls	r3, r3, #4
 8003824:	1a9b      	subs	r3, r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	334d      	adds	r3, #77	@ 0x4d
 800382c:	2201      	movs	r2, #1
 800382e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	4611      	mov	r1, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f003 fbb0 	bl	8006f9e <USB_HC_Halt>
 800383e:	e365      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	78fa      	ldrb	r2, [r7, #3]
 8003846:	4611      	mov	r1, r2
 8003848:	4618      	mov	r0, r3
 800384a:	f002 fe04 	bl	8006456 <USB_ReadChInterrupts>
 800384e:	4603      	mov	r3, r0
 8003850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003854:	2b40      	cmp	r3, #64	@ 0x40
 8003856:	d139      	bne.n	80038cc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	4613      	mov	r3, r2
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	1a9b      	subs	r3, r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	334d      	adds	r3, #77	@ 0x4d
 8003868:	2205      	movs	r2, #5
 800386a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800386c:	78fa      	ldrb	r2, [r7, #3]
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	331a      	adds	r3, #26
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d109      	bne.n	8003896 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	3319      	adds	r3, #25
 8003892:	2201      	movs	r2, #1
 8003894:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	1a9b      	subs	r3, r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	440b      	add	r3, r1
 80038a4:	3344      	adds	r3, #68	@ 0x44
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f003 fb73 	bl	8006f9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038c4:	461a      	mov	r2, r3
 80038c6:	2340      	movs	r3, #64	@ 0x40
 80038c8:	6093      	str	r3, [r2, #8]
 80038ca:	e31f      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	78fa      	ldrb	r2, [r7, #3]
 80038d2:	4611      	mov	r1, r2
 80038d4:	4618      	mov	r0, r3
 80038d6:	f002 fdbe 	bl	8006456 <USB_ReadChInterrupts>
 80038da:	4603      	mov	r3, r0
 80038dc:	f003 0308 	and.w	r3, r3, #8
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d11a      	bne.n	800391a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80038e4:	78fb      	ldrb	r3, [r7, #3]
 80038e6:	015a      	lsls	r2, r3, #5
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	4413      	add	r3, r2
 80038ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038f0:	461a      	mov	r2, r3
 80038f2:	2308      	movs	r3, #8
 80038f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80038f6:	78fa      	ldrb	r2, [r7, #3]
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	334d      	adds	r3, #77	@ 0x4d
 8003906:	2206      	movs	r2, #6
 8003908:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	4611      	mov	r1, r2
 8003912:	4618      	mov	r0, r3
 8003914:	f003 fb43 	bl	8006f9e <USB_HC_Halt>
 8003918:	e2f8      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	78fa      	ldrb	r2, [r7, #3]
 8003920:	4611      	mov	r1, r2
 8003922:	4618      	mov	r0, r3
 8003924:	f002 fd97 	bl	8006456 <USB_ReadChInterrupts>
 8003928:	4603      	mov	r3, r0
 800392a:	f003 0310 	and.w	r3, r3, #16
 800392e:	2b10      	cmp	r3, #16
 8003930:	d144      	bne.n	80039bc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	3344      	adds	r3, #68	@ 0x44
 8003942:	2200      	movs	r2, #0
 8003944:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003946:	78fa      	ldrb	r2, [r7, #3]
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	4613      	mov	r3, r2
 800394c:	011b      	lsls	r3, r3, #4
 800394e:	1a9b      	subs	r3, r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	440b      	add	r3, r1
 8003954:	334d      	adds	r3, #77	@ 0x4d
 8003956:	2204      	movs	r2, #4
 8003958:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800395a:	78fa      	ldrb	r2, [r7, #3]
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	4613      	mov	r3, r2
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	1a9b      	subs	r3, r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	440b      	add	r3, r1
 8003968:	3319      	adds	r3, #25
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d114      	bne.n	800399a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003970:	78fa      	ldrb	r2, [r7, #3]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	4613      	mov	r3, r2
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	1a9b      	subs	r3, r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	440b      	add	r3, r1
 800397e:	3318      	adds	r3, #24
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	3319      	adds	r3, #25
 8003996:	2201      	movs	r2, #1
 8003998:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	4611      	mov	r1, r2
 80039a2:	4618      	mov	r0, r3
 80039a4:	f003 fafb 	bl	8006f9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80039a8:	78fb      	ldrb	r3, [r7, #3]
 80039aa:	015a      	lsls	r2, r3, #5
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	4413      	add	r3, r2
 80039b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039b4:	461a      	mov	r2, r3
 80039b6:	2310      	movs	r3, #16
 80039b8:	6093      	str	r3, [r2, #8]
 80039ba:	e2a7      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	78fa      	ldrb	r2, [r7, #3]
 80039c2:	4611      	mov	r1, r2
 80039c4:	4618      	mov	r0, r3
 80039c6:	f002 fd46 	bl	8006456 <USB_ReadChInterrupts>
 80039ca:	4603      	mov	r3, r0
 80039cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d0:	2b80      	cmp	r3, #128	@ 0x80
 80039d2:	f040 8083 	bne.w	8003adc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	799b      	ldrb	r3, [r3, #6]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d111      	bne.n	8003a02 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80039de:	78fa      	ldrb	r2, [r7, #3]
 80039e0:	6879      	ldr	r1, [r7, #4]
 80039e2:	4613      	mov	r3, r2
 80039e4:	011b      	lsls	r3, r3, #4
 80039e6:	1a9b      	subs	r3, r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	440b      	add	r3, r1
 80039ec:	334d      	adds	r3, #77	@ 0x4d
 80039ee:	2207      	movs	r2, #7
 80039f0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	78fa      	ldrb	r2, [r7, #3]
 80039f8:	4611      	mov	r1, r2
 80039fa:	4618      	mov	r0, r3
 80039fc:	f003 facf 	bl	8006f9e <USB_HC_Halt>
 8003a00:	e062      	b.n	8003ac8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	440b      	add	r3, r1
 8003a10:	3344      	adds	r3, #68	@ 0x44
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	1c59      	adds	r1, r3, #1
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4403      	add	r3, r0
 8003a22:	3344      	adds	r3, #68	@ 0x44
 8003a24:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003a26:	78fa      	ldrb	r2, [r7, #3]
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	1a9b      	subs	r3, r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	3344      	adds	r3, #68	@ 0x44
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d922      	bls.n	8003a82 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003a3c:	78fa      	ldrb	r2, [r7, #3]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	011b      	lsls	r3, r3, #4
 8003a44:	1a9b      	subs	r3, r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	3344      	adds	r3, #68	@ 0x44
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	1a9b      	subs	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	334c      	adds	r3, #76	@ 0x4c
 8003a60:	2204      	movs	r2, #4
 8003a62:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003a64:	78fa      	ldrb	r2, [r7, #3]
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	334c      	adds	r3, #76	@ 0x4c
 8003a74:	781a      	ldrb	r2, [r3, #0]
 8003a76:	78fb      	ldrb	r3, [r7, #3]
 8003a78:	4619      	mov	r1, r3
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f005 fde8 	bl	8009650 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003a80:	e022      	b.n	8003ac8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a82:	78fa      	ldrb	r2, [r7, #3]
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	334c      	adds	r3, #76	@ 0x4c
 8003a92:	2202      	movs	r2, #2
 8003a94:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a96:	78fb      	ldrb	r3, [r7, #3]
 8003a98:	015a      	lsls	r2, r3, #5
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003aac:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ab4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ab6:	78fb      	ldrb	r3, [r7, #3]
 8003ab8:	015a      	lsls	r2, r3, #5
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4413      	add	r3, r2
 8003abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003ac8:	78fb      	ldrb	r3, [r7, #3]
 8003aca:	015a      	lsls	r2, r3, #5
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	4413      	add	r3, r2
 8003ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	6093      	str	r3, [r2, #8]
 8003ada:	e217      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	78fa      	ldrb	r2, [r7, #3]
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f002 fcb6 	bl	8006456 <USB_ReadChInterrupts>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003af4:	d11b      	bne.n	8003b2e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003af6:	78fa      	ldrb	r2, [r7, #3]
 8003af8:	6879      	ldr	r1, [r7, #4]
 8003afa:	4613      	mov	r3, r2
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	440b      	add	r3, r1
 8003b04:	334d      	adds	r3, #77	@ 0x4d
 8003b06:	2209      	movs	r2, #9
 8003b08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	78fa      	ldrb	r2, [r7, #3]
 8003b10:	4611      	mov	r1, r2
 8003b12:	4618      	mov	r0, r3
 8003b14:	f003 fa43 	bl	8006f9e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003b18:	78fb      	ldrb	r3, [r7, #3]
 8003b1a:	015a      	lsls	r2, r3, #5
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	4413      	add	r3, r2
 8003b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b24:	461a      	mov	r2, r3
 8003b26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b2a:	6093      	str	r3, [r2, #8]
 8003b2c:	e1ee      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	78fa      	ldrb	r2, [r7, #3]
 8003b34:	4611      	mov	r1, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f002 fc8d 	bl	8006456 <USB_ReadChInterrupts>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	f040 81df 	bne.w	8003f06 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	015a      	lsls	r2, r3, #5
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b54:	461a      	mov	r2, r3
 8003b56:	2302      	movs	r3, #2
 8003b58:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	1a9b      	subs	r3, r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	440b      	add	r3, r1
 8003b68:	334d      	adds	r3, #77	@ 0x4d
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	f040 8093 	bne.w	8003c98 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b72:	78fa      	ldrb	r2, [r7, #3]
 8003b74:	6879      	ldr	r1, [r7, #4]
 8003b76:	4613      	mov	r3, r2
 8003b78:	011b      	lsls	r3, r3, #4
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	440b      	add	r3, r1
 8003b80:	334d      	adds	r3, #77	@ 0x4d
 8003b82:	2202      	movs	r2, #2
 8003b84:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	440b      	add	r3, r1
 8003b94:	334c      	adds	r3, #76	@ 0x4c
 8003b96:	2201      	movs	r2, #1
 8003b98:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	3326      	adds	r3, #38	@ 0x26
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d00b      	beq.n	8003bc8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	3326      	adds	r3, #38	@ 0x26
 8003bc0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	f040 8190 	bne.w	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	799b      	ldrb	r3, [r3, #6]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d115      	bne.n	8003bfc <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	333d      	adds	r3, #61	@ 0x3d
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	78fa      	ldrb	r2, [r7, #3]
 8003be4:	f083 0301 	eor.w	r3, r3, #1
 8003be8:	b2d8      	uxtb	r0, r3
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	333d      	adds	r3, #61	@ 0x3d
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	799b      	ldrb	r3, [r3, #6]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	f040 8171 	bne.w	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
 8003c06:	78fa      	ldrb	r2, [r7, #3]
 8003c08:	6879      	ldr	r1, [r7, #4]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	1a9b      	subs	r3, r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	3334      	adds	r3, #52	@ 0x34
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8165 	beq.w	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	3334      	adds	r3, #52	@ 0x34
 8003c2e:	6819      	ldr	r1, [r3, #0]
 8003c30:	78fa      	ldrb	r2, [r7, #3]
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	4613      	mov	r3, r2
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	1a9b      	subs	r3, r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4403      	add	r3, r0
 8003c3e:	3328      	adds	r3, #40	@ 0x28
 8003c40:	881b      	ldrh	r3, [r3, #0]
 8003c42:	440b      	add	r3, r1
 8003c44:	1e59      	subs	r1, r3, #1
 8003c46:	78fa      	ldrb	r2, [r7, #3]
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	011b      	lsls	r3, r3, #4
 8003c4e:	1a9b      	subs	r3, r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4403      	add	r3, r0
 8003c54:	3328      	adds	r3, #40	@ 0x28
 8003c56:	881b      	ldrh	r3, [r3, #0]
 8003c58:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c5c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f000 813f 	beq.w	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	1a9b      	subs	r3, r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	333d      	adds	r3, #61	@ 0x3d
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	78fa      	ldrb	r2, [r7, #3]
 8003c7e:	f083 0301 	eor.w	r3, r3, #1
 8003c82:	b2d8      	uxtb	r0, r3
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	333d      	adds	r3, #61	@ 0x3d
 8003c92:	4602      	mov	r2, r0
 8003c94:	701a      	strb	r2, [r3, #0]
 8003c96:	e127      	b.n	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003c98:	78fa      	ldrb	r2, [r7, #3]
 8003c9a:	6879      	ldr	r1, [r7, #4]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	011b      	lsls	r3, r3, #4
 8003ca0:	1a9b      	subs	r3, r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	334d      	adds	r3, #77	@ 0x4d
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b03      	cmp	r3, #3
 8003cac:	d120      	bne.n	8003cf0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	334d      	adds	r3, #77	@ 0x4d
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003cc2:	78fa      	ldrb	r2, [r7, #3]
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	440b      	add	r3, r1
 8003cd0:	331b      	adds	r3, #27
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	f040 8107 	bne.w	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cda:	78fa      	ldrb	r2, [r7, #3]
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	1a9b      	subs	r3, r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	440b      	add	r3, r1
 8003ce8:	334c      	adds	r3, #76	@ 0x4c
 8003cea:	2202      	movs	r2, #2
 8003cec:	701a      	strb	r2, [r3, #0]
 8003cee:	e0fb      	b.n	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003cf0:	78fa      	ldrb	r2, [r7, #3]
 8003cf2:	6879      	ldr	r1, [r7, #4]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	011b      	lsls	r3, r3, #4
 8003cf8:	1a9b      	subs	r3, r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	440b      	add	r3, r1
 8003cfe:	334d      	adds	r3, #77	@ 0x4d
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d13a      	bne.n	8003d7c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d06:	78fa      	ldrb	r2, [r7, #3]
 8003d08:	6879      	ldr	r1, [r7, #4]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	1a9b      	subs	r3, r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	440b      	add	r3, r1
 8003d14:	334d      	adds	r3, #77	@ 0x4d
 8003d16:	2202      	movs	r2, #2
 8003d18:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d1a:	78fa      	ldrb	r2, [r7, #3]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	334c      	adds	r3, #76	@ 0x4c
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003d2e:	78fa      	ldrb	r2, [r7, #3]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	1a9b      	subs	r3, r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	331b      	adds	r3, #27
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	f040 80d1 	bne.w	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003d46:	78fa      	ldrb	r2, [r7, #3]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	440b      	add	r3, r1
 8003d54:	331b      	adds	r3, #27
 8003d56:	2200      	movs	r2, #0
 8003d58:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d5a:	78fb      	ldrb	r3, [r7, #3]
 8003d5c:	015a      	lsls	r2, r3, #5
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	78fa      	ldrb	r2, [r7, #3]
 8003d6a:	0151      	lsls	r1, r2, #5
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	440a      	add	r2, r1
 8003d70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d78:	6053      	str	r3, [r2, #4]
 8003d7a:	e0b5      	b.n	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003d7c:	78fa      	ldrb	r2, [r7, #3]
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	4613      	mov	r3, r2
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	1a9b      	subs	r3, r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	334d      	adds	r3, #77	@ 0x4d
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	2b05      	cmp	r3, #5
 8003d90:	d114      	bne.n	8003dbc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d92:	78fa      	ldrb	r2, [r7, #3]
 8003d94:	6879      	ldr	r1, [r7, #4]
 8003d96:	4613      	mov	r3, r2
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	1a9b      	subs	r3, r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	440b      	add	r3, r1
 8003da0:	334d      	adds	r3, #77	@ 0x4d
 8003da2:	2202      	movs	r2, #2
 8003da4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	1a9b      	subs	r3, r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	334c      	adds	r3, #76	@ 0x4c
 8003db6:	2202      	movs	r2, #2
 8003db8:	701a      	strb	r2, [r3, #0]
 8003dba:	e095      	b.n	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	334d      	adds	r3, #77	@ 0x4d
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	2b06      	cmp	r3, #6
 8003dd0:	d114      	bne.n	8003dfc <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dd2:	78fa      	ldrb	r2, [r7, #3]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	334d      	adds	r3, #77	@ 0x4d
 8003de2:	2202      	movs	r2, #2
 8003de4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003de6:	78fa      	ldrb	r2, [r7, #3]
 8003de8:	6879      	ldr	r1, [r7, #4]
 8003dea:	4613      	mov	r3, r2
 8003dec:	011b      	lsls	r3, r3, #4
 8003dee:	1a9b      	subs	r3, r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	440b      	add	r3, r1
 8003df4:	334c      	adds	r3, #76	@ 0x4c
 8003df6:	2205      	movs	r2, #5
 8003df8:	701a      	strb	r2, [r3, #0]
 8003dfa:	e075      	b.n	8003ee8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	334d      	adds	r3, #77	@ 0x4d
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b07      	cmp	r3, #7
 8003e10:	d00a      	beq.n	8003e28 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003e12:	78fa      	ldrb	r2, [r7, #3]
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	4613      	mov	r3, r2
 8003e18:	011b      	lsls	r3, r3, #4
 8003e1a:	1a9b      	subs	r3, r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	440b      	add	r3, r1
 8003e20:	334d      	adds	r3, #77	@ 0x4d
 8003e22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003e24:	2b09      	cmp	r3, #9
 8003e26:	d170      	bne.n	8003f0a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e28:	78fa      	ldrb	r2, [r7, #3]
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	1a9b      	subs	r3, r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	440b      	add	r3, r1
 8003e36:	334d      	adds	r3, #77	@ 0x4d
 8003e38:	2202      	movs	r2, #2
 8003e3a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003e3c:	78fa      	ldrb	r2, [r7, #3]
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	4613      	mov	r3, r2
 8003e42:	011b      	lsls	r3, r3, #4
 8003e44:	1a9b      	subs	r3, r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	440b      	add	r3, r1
 8003e4a:	3344      	adds	r3, #68	@ 0x44
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	1c59      	adds	r1, r3, #1
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4403      	add	r3, r0
 8003e5c:	3344      	adds	r3, #68	@ 0x44
 8003e5e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e60:	78fa      	ldrb	r2, [r7, #3]
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	4613      	mov	r3, r2
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	1a9b      	subs	r3, r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	3344      	adds	r3, #68	@ 0x44
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d914      	bls.n	8003ea0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003e76:	78fa      	ldrb	r2, [r7, #3]
 8003e78:	6879      	ldr	r1, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	1a9b      	subs	r3, r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	440b      	add	r3, r1
 8003e84:	3344      	adds	r3, #68	@ 0x44
 8003e86:	2200      	movs	r2, #0
 8003e88:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e8a:	78fa      	ldrb	r2, [r7, #3]
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	011b      	lsls	r3, r3, #4
 8003e92:	1a9b      	subs	r3, r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	334c      	adds	r3, #76	@ 0x4c
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e9e:	e022      	b.n	8003ee6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ea0:	78fa      	ldrb	r2, [r7, #3]
 8003ea2:	6879      	ldr	r1, [r7, #4]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	1a9b      	subs	r3, r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	440b      	add	r3, r1
 8003eae:	334c      	adds	r3, #76	@ 0x4c
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	015a      	lsls	r2, r3, #5
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	4413      	add	r3, r2
 8003ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003eca:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ed2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	015a      	lsls	r2, r3, #5
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	4413      	add	r3, r2
 8003edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ee6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	334c      	adds	r3, #76	@ 0x4c
 8003ef8:	781a      	ldrb	r2, [r3, #0]
 8003efa:	78fb      	ldrb	r3, [r7, #3]
 8003efc:	4619      	mov	r1, r3
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f005 fba6 	bl	8009650 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f04:	e002      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003f06:	bf00      	nop
 8003f08:	e000      	b.n	8003f0c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003f0a:	bf00      	nop
  }
}
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b08a      	sub	sp, #40	@ 0x28
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	0c5b      	lsrs	r3, r3, #17
 8003f38:	f003 030f 	and.w	r3, r3, #15
 8003f3c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f46:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d004      	beq.n	8003f58 <HCD_RXQLVL_IRQHandler+0x46>
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2b05      	cmp	r3, #5
 8003f52:	f000 80b6 	beq.w	80040c2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003f56:	e0b7      	b.n	80040c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f000 80b3 	beq.w	80040c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4613      	mov	r3, r2
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	332c      	adds	r3, #44	@ 0x2c
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 80a7 	beq.w	80040c6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003f78:	6879      	ldr	r1, [r7, #4]
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	3338      	adds	r3, #56	@ 0x38
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	18d1      	adds	r1, r2, r3
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4403      	add	r3, r0
 8003f9c:	3334      	adds	r3, #52	@ 0x34
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4299      	cmp	r1, r3
 8003fa2:	f200 8083 	bhi.w	80040ac <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6818      	ldr	r0, [r3, #0]
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	1a9b      	subs	r3, r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	440b      	add	r3, r1
 8003fb8:	332c      	adds	r3, #44	@ 0x2c
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	b292      	uxth	r2, r2
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	f002 f9dd 	bl	8006380 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	1a9b      	subs	r3, r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	440b      	add	r3, r1
 8003fd4:	332c      	adds	r3, #44	@ 0x2c
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	18d1      	adds	r1, r2, r3
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	1a9b      	subs	r3, r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4403      	add	r3, r0
 8003fea:	332c      	adds	r3, #44	@ 0x2c
 8003fec:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	011b      	lsls	r3, r3, #4
 8003ff6:	1a9b      	subs	r3, r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	3338      	adds	r3, #56	@ 0x38
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	18d1      	adds	r1, r2, r3
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4613      	mov	r3, r2
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4403      	add	r3, r0
 8004012:	3338      	adds	r3, #56	@ 0x38
 8004014:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	015a      	lsls	r2, r3, #5
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	4413      	add	r3, r2
 800401e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	0cdb      	lsrs	r3, r3, #19
 8004026:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800402a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800402c:	6879      	ldr	r1, [r7, #4]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	4613      	mov	r3, r2
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	3328      	adds	r3, #40	@ 0x28
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	461a      	mov	r2, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4293      	cmp	r3, r2
 8004044:	d13f      	bne.n	80040c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d03c      	beq.n	80040c6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	015a      	lsls	r2, r3, #5
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	4413      	add	r3, r2
 8004054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004062:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800406a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	015a      	lsls	r2, r3, #5
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	4413      	add	r3, r2
 8004074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004078:	461a      	mov	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4613      	mov	r3, r2
 8004084:	011b      	lsls	r3, r3, #4
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	333c      	adds	r3, #60	@ 0x3c
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	f083 0301 	eor.w	r3, r3, #1
 8004094:	b2d8      	uxtb	r0, r3
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4613      	mov	r3, r2
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	333c      	adds	r3, #60	@ 0x3c
 80040a6:	4602      	mov	r2, r0
 80040a8:	701a      	strb	r2, [r3, #0]
      break;
 80040aa:	e00c      	b.n	80040c6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	4613      	mov	r3, r2
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	334c      	adds	r3, #76	@ 0x4c
 80040bc:	2204      	movs	r2, #4
 80040be:	701a      	strb	r2, [r3, #0]
      break;
 80040c0:	e001      	b.n	80040c6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80040c6:	bf00      	nop
  }
}
 80040c8:	bf00      	nop
 80040ca:	3728      	adds	r7, #40	@ 0x28
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80040fc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b02      	cmp	r3, #2
 8004106:	d10b      	bne.n	8004120 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b01      	cmp	r3, #1
 8004110:	d102      	bne.n	8004118 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f005 fa80 	bl	8009618 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	f043 0302 	orr.w	r3, r3, #2
 800411e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b08      	cmp	r3, #8
 8004128:	d132      	bne.n	8004190 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	f043 0308 	orr.w	r3, r3, #8
 8004130:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b04      	cmp	r3, #4
 800413a:	d126      	bne.n	800418a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	7a5b      	ldrb	r3, [r3, #9]
 8004140:	2b02      	cmp	r3, #2
 8004142:	d113      	bne.n	800416c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800414a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800414e:	d106      	bne.n	800415e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2102      	movs	r1, #2
 8004156:	4618      	mov	r0, r3
 8004158:	f002 faa2 	bl	80066a0 <USB_InitFSLSPClkSel>
 800415c:	e011      	b.n	8004182 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2101      	movs	r1, #1
 8004164:	4618      	mov	r0, r3
 8004166:	f002 fa9b 	bl	80066a0 <USB_InitFSLSPClkSel>
 800416a:	e00a      	b.n	8004182 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	79db      	ldrb	r3, [r3, #7]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d106      	bne.n	8004182 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800417a:	461a      	mov	r2, r3
 800417c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004180:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f005 fa72 	bl	800966c <HAL_HCD_PortEnabled_Callback>
 8004188:	e002      	b.n	8004190 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f005 fa7c 	bl	8009688 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f003 0320 	and.w	r3, r3, #32
 8004196:	2b20      	cmp	r3, #32
 8004198:	d103      	bne.n	80041a2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	f043 0320 	orr.w	r3, r3, #32
 80041a0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80041a8:	461a      	mov	r2, r3
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	6013      	str	r3, [r2, #0]
}
 80041ae:	bf00      	nop
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
	...

080041b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e12b      	b.n	8004422 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d106      	bne.n	80041e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7fc fcdc 	bl	8000b9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2224      	movs	r2, #36	@ 0x24
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 0201 	bic.w	r2, r2, #1
 80041fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800420a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800421a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800421c:	f001 fa20 	bl	8005660 <HAL_RCC_GetPCLK1Freq>
 8004220:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	4a81      	ldr	r2, [pc, #516]	@ (800442c <HAL_I2C_Init+0x274>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d807      	bhi.n	800423c <HAL_I2C_Init+0x84>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	4a80      	ldr	r2, [pc, #512]	@ (8004430 <HAL_I2C_Init+0x278>)
 8004230:	4293      	cmp	r3, r2
 8004232:	bf94      	ite	ls
 8004234:	2301      	movls	r3, #1
 8004236:	2300      	movhi	r3, #0
 8004238:	b2db      	uxtb	r3, r3
 800423a:	e006      	b.n	800424a <HAL_I2C_Init+0x92>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4a7d      	ldr	r2, [pc, #500]	@ (8004434 <HAL_I2C_Init+0x27c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	bf94      	ite	ls
 8004244:	2301      	movls	r3, #1
 8004246:	2300      	movhi	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e0e7      	b.n	8004422 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	4a78      	ldr	r2, [pc, #480]	@ (8004438 <HAL_I2C_Init+0x280>)
 8004256:	fba2 2303 	umull	r2, r3, r2, r3
 800425a:	0c9b      	lsrs	r3, r3, #18
 800425c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	430a      	orrs	r2, r1
 8004270:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	4a6a      	ldr	r2, [pc, #424]	@ (800442c <HAL_I2C_Init+0x274>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d802      	bhi.n	800428c <HAL_I2C_Init+0xd4>
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	3301      	adds	r3, #1
 800428a:	e009      	b.n	80042a0 <HAL_I2C_Init+0xe8>
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004292:	fb02 f303 	mul.w	r3, r2, r3
 8004296:	4a69      	ldr	r2, [pc, #420]	@ (800443c <HAL_I2C_Init+0x284>)
 8004298:	fba2 2303 	umull	r2, r3, r2, r3
 800429c:	099b      	lsrs	r3, r3, #6
 800429e:	3301      	adds	r3, #1
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6812      	ldr	r2, [r2, #0]
 80042a4:	430b      	orrs	r3, r1
 80042a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80042b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	495c      	ldr	r1, [pc, #368]	@ (800442c <HAL_I2C_Init+0x274>)
 80042bc:	428b      	cmp	r3, r1
 80042be:	d819      	bhi.n	80042f4 <HAL_I2C_Init+0x13c>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	1e59      	subs	r1, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80042ce:	1c59      	adds	r1, r3, #1
 80042d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80042d4:	400b      	ands	r3, r1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <HAL_I2C_Init+0x138>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1e59      	subs	r1, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80042e8:	3301      	adds	r3, #1
 80042ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ee:	e051      	b.n	8004394 <HAL_I2C_Init+0x1dc>
 80042f0:	2304      	movs	r3, #4
 80042f2:	e04f      	b.n	8004394 <HAL_I2C_Init+0x1dc>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d111      	bne.n	8004320 <HAL_I2C_Init+0x168>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	1e58      	subs	r0, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6859      	ldr	r1, [r3, #4]
 8004304:	460b      	mov	r3, r1
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	440b      	add	r3, r1
 800430a:	fbb0 f3f3 	udiv	r3, r0, r3
 800430e:	3301      	adds	r3, #1
 8004310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004314:	2b00      	cmp	r3, #0
 8004316:	bf0c      	ite	eq
 8004318:	2301      	moveq	r3, #1
 800431a:	2300      	movne	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	e012      	b.n	8004346 <HAL_I2C_Init+0x18e>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	1e58      	subs	r0, r3, #1
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6859      	ldr	r1, [r3, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	440b      	add	r3, r1
 800432e:	0099      	lsls	r1, r3, #2
 8004330:	440b      	add	r3, r1
 8004332:	fbb0 f3f3 	udiv	r3, r0, r3
 8004336:	3301      	adds	r3, #1
 8004338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800433c:	2b00      	cmp	r3, #0
 800433e:	bf0c      	ite	eq
 8004340:	2301      	moveq	r3, #1
 8004342:	2300      	movne	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <HAL_I2C_Init+0x196>
 800434a:	2301      	movs	r3, #1
 800434c:	e022      	b.n	8004394 <HAL_I2C_Init+0x1dc>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10e      	bne.n	8004374 <HAL_I2C_Init+0x1bc>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	1e58      	subs	r0, r3, #1
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6859      	ldr	r1, [r3, #4]
 800435e:	460b      	mov	r3, r1
 8004360:	005b      	lsls	r3, r3, #1
 8004362:	440b      	add	r3, r1
 8004364:	fbb0 f3f3 	udiv	r3, r0, r3
 8004368:	3301      	adds	r3, #1
 800436a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004372:	e00f      	b.n	8004394 <HAL_I2C_Init+0x1dc>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	1e58      	subs	r0, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6859      	ldr	r1, [r3, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	0099      	lsls	r1, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	fbb0 f3f3 	udiv	r3, r0, r3
 800438a:	3301      	adds	r3, #1
 800438c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004390:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	6809      	ldr	r1, [r1, #0]
 8004398:	4313      	orrs	r3, r2
 800439a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69da      	ldr	r2, [r3, #28]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80043c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6911      	ldr	r1, [r2, #16]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	68d2      	ldr	r2, [r2, #12]
 80043ce:	4311      	orrs	r1, r2
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6812      	ldr	r2, [r2, #0]
 80043d4:	430b      	orrs	r3, r1
 80043d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695a      	ldr	r2, [r3, #20]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0201 	orr.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	000186a0 	.word	0x000186a0
 8004430:	001e847f 	.word	0x001e847f
 8004434:	003d08ff 	.word	0x003d08ff
 8004438:	431bde83 	.word	0x431bde83
 800443c:	10624dd3 	.word	0x10624dd3

08004440 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b088      	sub	sp, #32
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e128      	b.n	80046a4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a90      	ldr	r2, [pc, #576]	@ (80046ac <HAL_I2S_Init+0x26c>)
 800446a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f7fc fbdd 	bl	8000c2c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2202      	movs	r2, #2
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004488:	f023 030f 	bic.w	r3, r3, #15
 800448c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2202      	movs	r2, #2
 8004494:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d060      	beq.n	8004560 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d102      	bne.n	80044ac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80044a6:	2310      	movs	r3, #16
 80044a8:	617b      	str	r3, [r7, #20]
 80044aa:	e001      	b.n	80044b0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80044ac:	2320      	movs	r3, #32
 80044ae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b20      	cmp	r3, #32
 80044b6:	d802      	bhi.n	80044be <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80044be:	2001      	movs	r0, #1
 80044c0:	f001 f9c4 	bl	800584c <HAL_RCCEx_GetPeriphCLKFreq>
 80044c4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044ce:	d125      	bne.n	800451c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d010      	beq.n	80044fa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	fbb2 f2f3 	udiv	r2, r2, r3
 80044e2:	4613      	mov	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	4413      	add	r3, r2
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	461a      	mov	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f4:	3305      	adds	r3, #5
 80044f6:	613b      	str	r3, [r7, #16]
 80044f8:	e01f      	b.n	800453a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	fbb2 f2f3 	udiv	r2, r2, r3
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	461a      	mov	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	fbb2 f3f3 	udiv	r3, r2, r3
 8004516:	3305      	adds	r3, #5
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	e00e      	b.n	800453a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	fbb2 f2f3 	udiv	r2, r2, r3
 8004524:	4613      	mov	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	005b      	lsls	r3, r3, #1
 800452c:	461a      	mov	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	fbb2 f3f3 	udiv	r3, r2, r3
 8004536:	3305      	adds	r3, #5
 8004538:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	4a5c      	ldr	r2, [pc, #368]	@ (80046b0 <HAL_I2S_Init+0x270>)
 800453e:	fba2 2303 	umull	r2, r3, r2, r3
 8004542:	08db      	lsrs	r3, r3, #3
 8004544:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	085b      	lsrs	r3, r3, #1
 8004556:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	021b      	lsls	r3, r3, #8
 800455c:	61bb      	str	r3, [r7, #24]
 800455e:	e003      	b.n	8004568 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004560:	2302      	movs	r3, #2
 8004562:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d902      	bls.n	8004574 <HAL_I2S_Init+0x134>
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	2bff      	cmp	r3, #255	@ 0xff
 8004572:	d907      	bls.n	8004584 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004578:	f043 0210 	orr.w	r2, r3, #16
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e08f      	b.n	80046a4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	691a      	ldr	r2, [r3, #16]
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	ea42 0103 	orr.w	r1, r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	69fa      	ldr	r2, [r7, #28]
 8004594:	430a      	orrs	r2, r1
 8004596:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80045a2:	f023 030f 	bic.w	r3, r3, #15
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6851      	ldr	r1, [r2, #4]
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6892      	ldr	r2, [r2, #8]
 80045ae:	4311      	orrs	r1, r2
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	68d2      	ldr	r2, [r2, #12]
 80045b4:	4311      	orrs	r1, r2
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	6992      	ldr	r2, [r2, #24]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045c6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d161      	bne.n	8004694 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a38      	ldr	r2, [pc, #224]	@ (80046b4 <HAL_I2S_Init+0x274>)
 80045d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a37      	ldr	r2, [pc, #220]	@ (80046b8 <HAL_I2S_Init+0x278>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d101      	bne.n	80045e4 <HAL_I2S_Init+0x1a4>
 80045e0:	4b36      	ldr	r3, [pc, #216]	@ (80046bc <HAL_I2S_Init+0x27c>)
 80045e2:	e001      	b.n	80045e8 <HAL_I2S_Init+0x1a8>
 80045e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	6812      	ldr	r2, [r2, #0]
 80045ee:	4932      	ldr	r1, [pc, #200]	@ (80046b8 <HAL_I2S_Init+0x278>)
 80045f0:	428a      	cmp	r2, r1
 80045f2:	d101      	bne.n	80045f8 <HAL_I2S_Init+0x1b8>
 80045f4:	4a31      	ldr	r2, [pc, #196]	@ (80046bc <HAL_I2S_Init+0x27c>)
 80045f6:	e001      	b.n	80045fc <HAL_I2S_Init+0x1bc>
 80045f8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80045fc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004600:	f023 030f 	bic.w	r3, r3, #15
 8004604:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a2b      	ldr	r2, [pc, #172]	@ (80046b8 <HAL_I2S_Init+0x278>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d101      	bne.n	8004614 <HAL_I2S_Init+0x1d4>
 8004610:	4b2a      	ldr	r3, [pc, #168]	@ (80046bc <HAL_I2S_Init+0x27c>)
 8004612:	e001      	b.n	8004618 <HAL_I2S_Init+0x1d8>
 8004614:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004618:	2202      	movs	r2, #2
 800461a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a25      	ldr	r2, [pc, #148]	@ (80046b8 <HAL_I2S_Init+0x278>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d101      	bne.n	800462a <HAL_I2S_Init+0x1ea>
 8004626:	4b25      	ldr	r3, [pc, #148]	@ (80046bc <HAL_I2S_Init+0x27c>)
 8004628:	e001      	b.n	800462e <HAL_I2S_Init+0x1ee>
 800462a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800463a:	d003      	beq.n	8004644 <HAL_I2S_Init+0x204>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d103      	bne.n	800464c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004644:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004648:	613b      	str	r3, [r7, #16]
 800464a:	e001      	b.n	8004650 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800464c:	2300      	movs	r3, #0
 800464e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800465a:	4313      	orrs	r3, r2
 800465c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004664:	4313      	orrs	r3, r2
 8004666:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800466e:	4313      	orrs	r3, r2
 8004670:	b29a      	uxth	r2, r3
 8004672:	897b      	ldrh	r3, [r7, #10]
 8004674:	4313      	orrs	r3, r2
 8004676:	b29b      	uxth	r3, r3
 8004678:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800467c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a0d      	ldr	r2, [pc, #52]	@ (80046b8 <HAL_I2S_Init+0x278>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d101      	bne.n	800468c <HAL_I2S_Init+0x24c>
 8004688:	4b0c      	ldr	r3, [pc, #48]	@ (80046bc <HAL_I2S_Init+0x27c>)
 800468a:	e001      	b.n	8004690 <HAL_I2S_Init+0x250>
 800468c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004690:	897a      	ldrh	r2, [r7, #10]
 8004692:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3720      	adds	r7, #32
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	080047b7 	.word	0x080047b7
 80046b0:	cccccccd 	.word	0xcccccccd
 80046b4:	080048cd 	.word	0x080048cd
 80046b8:	40003800 	.word	0x40003800
 80046bc:	40003400 	.word	0x40003400

080046c0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004708:	881a      	ldrh	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004714:	1c9a      	adds	r2, r3, #2
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471e:	b29b      	uxth	r3, r3
 8004720:	3b01      	subs	r3, #1
 8004722:	b29a      	uxth	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800472c:	b29b      	uxth	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10e      	bne.n	8004750 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004740:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ffb8 	bl	80046c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004750:	bf00      	nop
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476a:	b292      	uxth	r2, r2
 800476c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004772:	1c9a      	adds	r2, r3, #2
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800477c:	b29b      	uxth	r3, r3
 800477e:	3b01      	subs	r3, #1
 8004780:	b29a      	uxth	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10e      	bne.n	80047ae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800479e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff ff93 	bl	80046d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80047ae:	bf00      	nop
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b086      	sub	sp, #24
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d13a      	bne.n	8004848 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d109      	bne.n	80047f0 <I2S_IRQHandler+0x3a>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e6:	2b40      	cmp	r3, #64	@ 0x40
 80047e8:	d102      	bne.n	80047f0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7ff ffb4 	bl	8004758 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f6:	2b40      	cmp	r3, #64	@ 0x40
 80047f8:	d126      	bne.n	8004848 <I2S_IRQHandler+0x92>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f003 0320 	and.w	r3, r3, #32
 8004804:	2b20      	cmp	r3, #32
 8004806:	d11f      	bne.n	8004848 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004816:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004818:	2300      	movs	r3, #0
 800481a:	613b      	str	r3, [r7, #16]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	613b      	str	r3, [r7, #16]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	613b      	str	r3, [r7, #16]
 800482c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2201      	movs	r2, #1
 8004832:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483a:	f043 0202 	orr.w	r2, r3, #2
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7ff ff50 	bl	80046e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b03      	cmp	r3, #3
 8004852:	d136      	bne.n	80048c2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b02      	cmp	r3, #2
 800485c:	d109      	bne.n	8004872 <I2S_IRQHandler+0xbc>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004868:	2b80      	cmp	r3, #128	@ 0x80
 800486a:	d102      	bne.n	8004872 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f7ff ff45 	bl	80046fc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f003 0308 	and.w	r3, r3, #8
 8004878:	2b08      	cmp	r3, #8
 800487a:	d122      	bne.n	80048c2 <I2S_IRQHandler+0x10c>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f003 0320 	and.w	r3, r3, #32
 8004886:	2b20      	cmp	r3, #32
 8004888:	d11b      	bne.n	80048c2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004898:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b4:	f043 0204 	orr.w	r2, r3, #4
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f7ff ff13 	bl	80046e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048c2:	bf00      	nop
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
	...

080048cc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a92      	ldr	r2, [pc, #584]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d101      	bne.n	80048ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80048e6:	4b92      	ldr	r3, [pc, #584]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048e8:	e001      	b.n	80048ee <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80048ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a8b      	ldr	r2, [pc, #556]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d101      	bne.n	8004908 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004904:	4b8a      	ldr	r3, [pc, #552]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004906:	e001      	b.n	800490c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004908:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004918:	d004      	beq.n	8004924 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	f040 8099 	bne.w	8004a56 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b02      	cmp	r3, #2
 800492c:	d107      	bne.n	800493e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f925 	bl	8004b88 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b01      	cmp	r3, #1
 8004946:	d107      	bne.n	8004958 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800494e:	2b00      	cmp	r3, #0
 8004950:	d002      	beq.n	8004958 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f9c8 	bl	8004ce8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800495e:	2b40      	cmp	r3, #64	@ 0x40
 8004960:	d13a      	bne.n	80049d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f003 0320 	and.w	r3, r3, #32
 8004968:	2b00      	cmp	r3, #0
 800496a:	d035      	beq.n	80049d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a6e      	ldr	r2, [pc, #440]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d101      	bne.n	800497a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004976:	4b6e      	ldr	r3, [pc, #440]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004978:	e001      	b.n	800497e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800497a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4969      	ldr	r1, [pc, #420]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004986:	428b      	cmp	r3, r1
 8004988:	d101      	bne.n	800498e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800498a:	4b69      	ldr	r3, [pc, #420]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800498c:	e001      	b.n	8004992 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800498e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004992:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004996:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049a6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80049a8:	2300      	movs	r3, #0
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ca:	f043 0202 	orr.w	r2, r3, #2
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff fe88 	bl	80046e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b08      	cmp	r3, #8
 80049e0:	f040 80c3 	bne.w	8004b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	f003 0320 	and.w	r3, r3, #32
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 80bd 	beq.w	8004b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a49      	ldr	r2, [pc, #292]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d101      	bne.n	8004a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004a0a:	4b49      	ldr	r3, [pc, #292]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a0c:	e001      	b.n	8004a12 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004a0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4944      	ldr	r1, [pc, #272]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a1a:	428b      	cmp	r3, r1
 8004a1c:	d101      	bne.n	8004a22 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004a1e:	4b44      	ldr	r3, [pc, #272]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a20:	e001      	b.n	8004a26 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004a22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a26:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a2a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	60bb      	str	r3, [r7, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	60bb      	str	r3, [r7, #8]
 8004a38:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a46:	f043 0204 	orr.w	r2, r3, #4
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7ff fe4a 	bl	80046e8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a54:	e089      	b.n	8004b6a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d107      	bne.n	8004a70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d002      	beq.n	8004a70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f8be 	bl	8004bec <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d107      	bne.n	8004a8a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d002      	beq.n	8004a8a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f8fd 	bl	8004c84 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a90:	2b40      	cmp	r3, #64	@ 0x40
 8004a92:	d12f      	bne.n	8004af4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d02a      	beq.n	8004af4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004aac:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d101      	bne.n	8004abc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004aba:	e001      	b.n	8004ac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004abc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4919      	ldr	r1, [pc, #100]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ac8:	428b      	cmp	r3, r1
 8004aca:	d101      	bne.n	8004ad0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004acc:	4b18      	ldr	r3, [pc, #96]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ace:	e001      	b.n	8004ad4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004ad0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ad4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ad8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae6:	f043 0202 	orr.w	r2, r3, #2
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff fdfa 	bl	80046e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	f003 0308 	and.w	r3, r3, #8
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d136      	bne.n	8004b6c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d031      	beq.n	8004b6c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a07      	ldr	r2, [pc, #28]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d101      	bne.n	8004b16 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004b12:	4b07      	ldr	r3, [pc, #28]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b14:	e001      	b.n	8004b1a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004b16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4902      	ldr	r1, [pc, #8]	@ (8004b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b22:	428b      	cmp	r3, r1
 8004b24:	d106      	bne.n	8004b34 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004b26:	4b02      	ldr	r3, [pc, #8]	@ (8004b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b28:	e006      	b.n	8004b38 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004b2a:	bf00      	nop
 8004b2c:	40003800 	.word	0x40003800
 8004b30:	40003400 	.word	0x40003400
 8004b34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b38:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b3c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b4c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5a:	f043 0204 	orr.w	r2, r3, #4
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7ff fdc0 	bl	80046e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b68:	e000      	b.n	8004b6c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004b6a:	bf00      	nop
}
 8004b6c:	bf00      	nop
 8004b6e:	3720      	adds	r7, #32
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	1c99      	adds	r1, r3, #2
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6251      	str	r1, [r2, #36]	@ 0x24
 8004b9a:	881a      	ldrh	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d113      	bne.n	8004be2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004bc8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d106      	bne.n	8004be2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7ff ffc9 	bl	8004b74 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004be2:	bf00      	nop
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
	...

08004bec <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	1c99      	adds	r1, r3, #2
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	6251      	str	r1, [r2, #36]	@ 0x24
 8004bfe:	8819      	ldrh	r1, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a1d      	ldr	r2, [pc, #116]	@ (8004c7c <I2SEx_TxISR_I2SExt+0x90>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d101      	bne.n	8004c0e <I2SEx_TxISR_I2SExt+0x22>
 8004c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c80 <I2SEx_TxISR_I2SExt+0x94>)
 8004c0c:	e001      	b.n	8004c12 <I2SEx_TxISR_I2SExt+0x26>
 8004c0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c12:	460a      	mov	r2, r1
 8004c14:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d121      	bne.n	8004c72 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a12      	ldr	r2, [pc, #72]	@ (8004c7c <I2SEx_TxISR_I2SExt+0x90>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d101      	bne.n	8004c3c <I2SEx_TxISR_I2SExt+0x50>
 8004c38:	4b11      	ldr	r3, [pc, #68]	@ (8004c80 <I2SEx_TxISR_I2SExt+0x94>)
 8004c3a:	e001      	b.n	8004c40 <I2SEx_TxISR_I2SExt+0x54>
 8004c3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	490d      	ldr	r1, [pc, #52]	@ (8004c7c <I2SEx_TxISR_I2SExt+0x90>)
 8004c48:	428b      	cmp	r3, r1
 8004c4a:	d101      	bne.n	8004c50 <I2SEx_TxISR_I2SExt+0x64>
 8004c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c80 <I2SEx_TxISR_I2SExt+0x94>)
 8004c4e:	e001      	b.n	8004c54 <I2SEx_TxISR_I2SExt+0x68>
 8004c50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c54:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004c58:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d106      	bne.n	8004c72 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff ff81 	bl	8004b74 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c72:	bf00      	nop
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	40003800 	.word	0x40003800
 8004c80:	40003400 	.word	0x40003400

08004c84 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68d8      	ldr	r0, [r3, #12]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c96:	1c99      	adds	r1, r3, #2
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004c9c:	b282      	uxth	r2, r0
 8004c9e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d113      	bne.n	8004ce0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004cc6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d106      	bne.n	8004ce0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff ff4a 	bl	8004b74 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ce0:	bf00      	nop
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a20      	ldr	r2, [pc, #128]	@ (8004d78 <I2SEx_RxISR_I2SExt+0x90>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <I2SEx_RxISR_I2SExt+0x16>
 8004cfa:	4b20      	ldr	r3, [pc, #128]	@ (8004d7c <I2SEx_RxISR_I2SExt+0x94>)
 8004cfc:	e001      	b.n	8004d02 <I2SEx_RxISR_I2SExt+0x1a>
 8004cfe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d02:	68d8      	ldr	r0, [r3, #12]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d08:	1c99      	adds	r1, r3, #2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004d0e:	b282      	uxth	r2, r0
 8004d10:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d121      	bne.n	8004d6e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a12      	ldr	r2, [pc, #72]	@ (8004d78 <I2SEx_RxISR_I2SExt+0x90>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d101      	bne.n	8004d38 <I2SEx_RxISR_I2SExt+0x50>
 8004d34:	4b11      	ldr	r3, [pc, #68]	@ (8004d7c <I2SEx_RxISR_I2SExt+0x94>)
 8004d36:	e001      	b.n	8004d3c <I2SEx_RxISR_I2SExt+0x54>
 8004d38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	490d      	ldr	r1, [pc, #52]	@ (8004d78 <I2SEx_RxISR_I2SExt+0x90>)
 8004d44:	428b      	cmp	r3, r1
 8004d46:	d101      	bne.n	8004d4c <I2SEx_RxISR_I2SExt+0x64>
 8004d48:	4b0c      	ldr	r3, [pc, #48]	@ (8004d7c <I2SEx_RxISR_I2SExt+0x94>)
 8004d4a:	e001      	b.n	8004d50 <I2SEx_RxISR_I2SExt+0x68>
 8004d4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d50:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d54:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d106      	bne.n	8004d6e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f7ff ff03 	bl	8004b74 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d6e:	bf00      	nop
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	40003800 	.word	0x40003800
 8004d7c:	40003400 	.word	0x40003400

08004d80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e267      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d075      	beq.n	8004e8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d9e:	4b88      	ldr	r3, [pc, #544]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d00c      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004daa:	4b85      	ldr	r3, [pc, #532]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004db2:	2b08      	cmp	r3, #8
 8004db4:	d112      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004db6:	4b82      	ldr	r3, [pc, #520]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc4:	4b7e      	ldr	r3, [pc, #504]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d05b      	beq.n	8004e88 <HAL_RCC_OscConfig+0x108>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d157      	bne.n	8004e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e242      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de4:	d106      	bne.n	8004df4 <HAL_RCC_OscConfig+0x74>
 8004de6:	4b76      	ldr	r3, [pc, #472]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a75      	ldr	r2, [pc, #468]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	e01d      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dfc:	d10c      	bne.n	8004e18 <HAL_RCC_OscConfig+0x98>
 8004dfe:	4b70      	ldr	r3, [pc, #448]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a6f      	ldr	r2, [pc, #444]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e08:	6013      	str	r3, [r2, #0]
 8004e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a6c      	ldr	r2, [pc, #432]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	e00b      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004e18:	4b69      	ldr	r3, [pc, #420]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a68      	ldr	r2, [pc, #416]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b66      	ldr	r3, [pc, #408]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a65      	ldr	r2, [pc, #404]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d013      	beq.n	8004e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e38:	f7fc f8fc 	bl	8001034 <HAL_GetTick>
 8004e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e40:	f7fc f8f8 	bl	8001034 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	@ 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e207      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e52:	4b5b      	ldr	r3, [pc, #364]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCC_OscConfig+0xc0>
 8004e5e:	e014      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7fc f8e8 	bl	8001034 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e68:	f7fc f8e4 	bl	8001034 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e1f3      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e7a:	4b51      	ldr	r3, [pc, #324]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0xe8>
 8004e86:	e000      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d063      	beq.n	8004f5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e96:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00b      	beq.n	8004eba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ea2:	4b47      	ldr	r3, [pc, #284]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d11c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eae:	4b44      	ldr	r3, [pc, #272]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d116      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eba:	4b41      	ldr	r3, [pc, #260]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d005      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x152>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d001      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e1c7      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4937      	ldr	r1, [pc, #220]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee6:	e03a      	b.n	8004f5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d020      	beq.n	8004f32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ef0:	4b34      	ldr	r3, [pc, #208]	@ (8004fc4 <HAL_RCC_OscConfig+0x244>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef6:	f7fc f89d 	bl	8001034 <HAL_GetTick>
 8004efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004efc:	e008      	b.n	8004f10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efe:	f7fc f899 	bl	8001034 <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d901      	bls.n	8004f10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e1a8      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f10:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0f0      	beq.n	8004efe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f1c:	4b28      	ldr	r3, [pc, #160]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4925      	ldr	r1, [pc, #148]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	600b      	str	r3, [r1, #0]
 8004f30:	e015      	b.n	8004f5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f32:	4b24      	ldr	r3, [pc, #144]	@ (8004fc4 <HAL_RCC_OscConfig+0x244>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f38:	f7fc f87c 	bl	8001034 <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f40:	f7fc f878 	bl	8001034 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e187      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f52:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f0      	bne.n	8004f40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d036      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d016      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f72:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <HAL_RCC_OscConfig+0x248>)
 8004f74:	2201      	movs	r2, #1
 8004f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f78:	f7fc f85c 	bl	8001034 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fc f858 	bl	8001034 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e167      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f92:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0f0      	beq.n	8004f80 <HAL_RCC_OscConfig+0x200>
 8004f9e:	e01b      	b.n	8004fd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa0:	4b09      	ldr	r3, [pc, #36]	@ (8004fc8 <HAL_RCC_OscConfig+0x248>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fa6:	f7fc f845 	bl	8001034 <HAL_GetTick>
 8004faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fac:	e00e      	b.n	8004fcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fae:	f7fc f841 	bl	8001034 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d907      	bls.n	8004fcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e150      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	42470000 	.word	0x42470000
 8004fc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fcc:	4b88      	ldr	r3, [pc, #544]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8004fce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1ea      	bne.n	8004fae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0304 	and.w	r3, r3, #4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 8097 	beq.w	8005114 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fea:	4b81      	ldr	r3, [pc, #516]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10f      	bne.n	8005016 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60bb      	str	r3, [r7, #8]
 8004ffa:	4b7d      	ldr	r3, [pc, #500]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffe:	4a7c      	ldr	r2, [pc, #496]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005004:	6413      	str	r3, [r2, #64]	@ 0x40
 8005006:	4b7a      	ldr	r3, [pc, #488]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500e:	60bb      	str	r3, [r7, #8]
 8005010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005012:	2301      	movs	r3, #1
 8005014:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005016:	4b77      	ldr	r3, [pc, #476]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800501e:	2b00      	cmp	r3, #0
 8005020:	d118      	bne.n	8005054 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005022:	4b74      	ldr	r3, [pc, #464]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a73      	ldr	r2, [pc, #460]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 8005028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800502c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800502e:	f7fc f801 	bl	8001034 <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005036:	f7fb fffd 	bl	8001034 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e10c      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005048:	4b6a      	ldr	r3, [pc, #424]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f0      	beq.n	8005036 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d106      	bne.n	800506a <HAL_RCC_OscConfig+0x2ea>
 800505c:	4b64      	ldr	r3, [pc, #400]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800505e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005060:	4a63      	ldr	r2, [pc, #396]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	6713      	str	r3, [r2, #112]	@ 0x70
 8005068:	e01c      	b.n	80050a4 <HAL_RCC_OscConfig+0x324>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	2b05      	cmp	r3, #5
 8005070:	d10c      	bne.n	800508c <HAL_RCC_OscConfig+0x30c>
 8005072:	4b5f      	ldr	r3, [pc, #380]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	4a5e      	ldr	r2, [pc, #376]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005078:	f043 0304 	orr.w	r3, r3, #4
 800507c:	6713      	str	r3, [r2, #112]	@ 0x70
 800507e:	4b5c      	ldr	r3, [pc, #368]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005082:	4a5b      	ldr	r2, [pc, #364]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005084:	f043 0301 	orr.w	r3, r3, #1
 8005088:	6713      	str	r3, [r2, #112]	@ 0x70
 800508a:	e00b      	b.n	80050a4 <HAL_RCC_OscConfig+0x324>
 800508c:	4b58      	ldr	r3, [pc, #352]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800508e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005090:	4a57      	ldr	r2, [pc, #348]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	6713      	str	r3, [r2, #112]	@ 0x70
 8005098:	4b55      	ldr	r3, [pc, #340]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800509a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509c:	4a54      	ldr	r2, [pc, #336]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800509e:	f023 0304 	bic.w	r3, r3, #4
 80050a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d015      	beq.n	80050d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ac:	f7fb ffc2 	bl	8001034 <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b2:	e00a      	b.n	80050ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050b4:	f7fb ffbe 	bl	8001034 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d901      	bls.n	80050ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e0cb      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ca:	4b49      	ldr	r3, [pc, #292]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d0ee      	beq.n	80050b4 <HAL_RCC_OscConfig+0x334>
 80050d6:	e014      	b.n	8005102 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d8:	f7fb ffac 	bl	8001034 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050de:	e00a      	b.n	80050f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e0:	f7fb ffa8 	bl	8001034 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e0b5      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050f6:	4b3e      	ldr	r3, [pc, #248]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80050f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1ee      	bne.n	80050e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005102:	7dfb      	ldrb	r3, [r7, #23]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d105      	bne.n	8005114 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005108:	4b39      	ldr	r3, [pc, #228]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800510a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510c:	4a38      	ldr	r2, [pc, #224]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800510e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005112:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	2b00      	cmp	r3, #0
 800511a:	f000 80a1 	beq.w	8005260 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800511e:	4b34      	ldr	r3, [pc, #208]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	2b08      	cmp	r3, #8
 8005128:	d05c      	beq.n	80051e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	2b02      	cmp	r3, #2
 8005130:	d141      	bne.n	80051b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005132:	4b31      	ldr	r3, [pc, #196]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005138:	f7fb ff7c 	bl	8001034 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513e:	e008      	b.n	8005152 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005140:	f7fb ff78 	bl	8001034 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b02      	cmp	r3, #2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e087      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005152:	4b27      	ldr	r3, [pc, #156]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1f0      	bne.n	8005140 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69da      	ldr	r2, [r3, #28]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	019b      	lsls	r3, r3, #6
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	3b01      	subs	r3, #1
 8005178:	041b      	lsls	r3, r3, #16
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005180:	061b      	lsls	r3, r3, #24
 8005182:	491b      	ldr	r1, [pc, #108]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005184:	4313      	orrs	r3, r2
 8005186:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005188:	4b1b      	ldr	r3, [pc, #108]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800518a:	2201      	movs	r2, #1
 800518c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800518e:	f7fb ff51 	bl	8001034 <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005196:	f7fb ff4d 	bl	8001034 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e05c      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051a8:	4b11      	ldr	r3, [pc, #68]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f0      	beq.n	8005196 <HAL_RCC_OscConfig+0x416>
 80051b4:	e054      	b.n	8005260 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b6:	4b10      	ldr	r3, [pc, #64]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051bc:	f7fb ff3a 	bl	8001034 <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c2:	e008      	b.n	80051d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c4:	f7fb ff36 	bl	8001034 <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e045      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d6:	4b06      	ldr	r3, [pc, #24]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f0      	bne.n	80051c4 <HAL_RCC_OscConfig+0x444>
 80051e2:	e03d      	b.n	8005260 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d107      	bne.n	80051fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e038      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
 80051f0:	40023800 	.word	0x40023800
 80051f4:	40007000 	.word	0x40007000
 80051f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051fc:	4b1b      	ldr	r3, [pc, #108]	@ (800526c <HAL_RCC_OscConfig+0x4ec>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d028      	beq.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005214:	429a      	cmp	r2, r3
 8005216:	d121      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005222:	429a      	cmp	r2, r3
 8005224:	d11a      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800522c:	4013      	ands	r3, r2
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005232:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005234:	4293      	cmp	r3, r2
 8005236:	d111      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005242:	085b      	lsrs	r3, r3, #1
 8005244:	3b01      	subs	r3, #1
 8005246:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d107      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005258:	429a      	cmp	r2, r3
 800525a:	d001      	beq.n	8005260 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e000      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	40023800 	.word	0x40023800

08005270 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e0cc      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005284:	4b68      	ldr	r3, [pc, #416]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	429a      	cmp	r2, r3
 8005290:	d90c      	bls.n	80052ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005292:	4b65      	ldr	r3, [pc, #404]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800529a:	4b63      	ldr	r3, [pc, #396]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d001      	beq.n	80052ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e0b8      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d020      	beq.n	80052fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052c4:	4b59      	ldr	r3, [pc, #356]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	4a58      	ldr	r2, [pc, #352]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052dc:	4b53      	ldr	r3, [pc, #332]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	4a52      	ldr	r2, [pc, #328]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052e8:	4b50      	ldr	r3, [pc, #320]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	494d      	ldr	r1, [pc, #308]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d044      	beq.n	8005390 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d107      	bne.n	800531e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	4b47      	ldr	r3, [pc, #284]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d119      	bne.n	800534e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e07f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d003      	beq.n	800532e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800532a:	2b03      	cmp	r3, #3
 800532c:	d107      	bne.n	800533e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800532e:	4b3f      	ldr	r3, [pc, #252]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d109      	bne.n	800534e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e06f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800533e:	4b3b      	ldr	r3, [pc, #236]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e067      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800534e:	4b37      	ldr	r3, [pc, #220]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f023 0203 	bic.w	r2, r3, #3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	4934      	ldr	r1, [pc, #208]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 800535c:	4313      	orrs	r3, r2
 800535e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005360:	f7fb fe68 	bl	8001034 <HAL_GetTick>
 8005364:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005366:	e00a      	b.n	800537e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005368:	f7fb fe64 	bl	8001034 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005376:	4293      	cmp	r3, r2
 8005378:	d901      	bls.n	800537e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e04f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537e:	4b2b      	ldr	r3, [pc, #172]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 020c 	and.w	r2, r3, #12
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	429a      	cmp	r2, r3
 800538e:	d1eb      	bne.n	8005368 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005390:	4b25      	ldr	r3, [pc, #148]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0307 	and.w	r3, r3, #7
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	429a      	cmp	r2, r3
 800539c:	d20c      	bcs.n	80053b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800539e:	4b22      	ldr	r3, [pc, #136]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	b2d2      	uxtb	r2, r2
 80053a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a6:	4b20      	ldr	r3, [pc, #128]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0307 	and.w	r3, r3, #7
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d001      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e032      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d008      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c4:	4b19      	ldr	r3, [pc, #100]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	4916      	ldr	r1, [pc, #88]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053e2:	4b12      	ldr	r3, [pc, #72]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	490e      	ldr	r1, [pc, #56]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053f6:	f000 f821 	bl	800543c <HAL_RCC_GetSysClockFreq>
 80053fa:	4602      	mov	r2, r0
 80053fc:	4b0b      	ldr	r3, [pc, #44]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	091b      	lsrs	r3, r3, #4
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	490a      	ldr	r1, [pc, #40]	@ (8005430 <HAL_RCC_ClockConfig+0x1c0>)
 8005408:	5ccb      	ldrb	r3, [r1, r3]
 800540a:	fa22 f303 	lsr.w	r3, r2, r3
 800540e:	4a09      	ldr	r2, [pc, #36]	@ (8005434 <HAL_RCC_ClockConfig+0x1c4>)
 8005410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005412:	4b09      	ldr	r3, [pc, #36]	@ (8005438 <HAL_RCC_ClockConfig+0x1c8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7fb fdc8 	bl	8000fac <HAL_InitTick>

  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40023c00 	.word	0x40023c00
 800542c:	40023800 	.word	0x40023800
 8005430:	08009d44 	.word	0x08009d44
 8005434:	20000000 	.word	0x20000000
 8005438:	20000004 	.word	0x20000004

0800543c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800543c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005440:	b094      	sub	sp, #80	@ 0x50
 8005442:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800544c:	2300      	movs	r3, #0
 800544e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005450:	2300      	movs	r3, #0
 8005452:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005454:	4b79      	ldr	r3, [pc, #484]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 030c 	and.w	r3, r3, #12
 800545c:	2b08      	cmp	r3, #8
 800545e:	d00d      	beq.n	800547c <HAL_RCC_GetSysClockFreq+0x40>
 8005460:	2b08      	cmp	r3, #8
 8005462:	f200 80e1 	bhi.w	8005628 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x34>
 800546a:	2b04      	cmp	r3, #4
 800546c:	d003      	beq.n	8005476 <HAL_RCC_GetSysClockFreq+0x3a>
 800546e:	e0db      	b.n	8005628 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005470:	4b73      	ldr	r3, [pc, #460]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 8005472:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005474:	e0db      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005476:	4b73      	ldr	r3, [pc, #460]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x208>)
 8005478:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800547a:	e0d8      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800547c:	4b6f      	ldr	r3, [pc, #444]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005484:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005486:	4b6d      	ldr	r3, [pc, #436]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d063      	beq.n	800555a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005492:	4b6a      	ldr	r3, [pc, #424]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	099b      	lsrs	r3, r3, #6
 8005498:	2200      	movs	r2, #0
 800549a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800549c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80054a6:	2300      	movs	r3, #0
 80054a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054ae:	4622      	mov	r2, r4
 80054b0:	462b      	mov	r3, r5
 80054b2:	f04f 0000 	mov.w	r0, #0
 80054b6:	f04f 0100 	mov.w	r1, #0
 80054ba:	0159      	lsls	r1, r3, #5
 80054bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054c0:	0150      	lsls	r0, r2, #5
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4621      	mov	r1, r4
 80054c8:	1a51      	subs	r1, r2, r1
 80054ca:	6139      	str	r1, [r7, #16]
 80054cc:	4629      	mov	r1, r5
 80054ce:	eb63 0301 	sbc.w	r3, r3, r1
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e0:	4659      	mov	r1, fp
 80054e2:	018b      	lsls	r3, r1, #6
 80054e4:	4651      	mov	r1, sl
 80054e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054ea:	4651      	mov	r1, sl
 80054ec:	018a      	lsls	r2, r1, #6
 80054ee:	4651      	mov	r1, sl
 80054f0:	ebb2 0801 	subs.w	r8, r2, r1
 80054f4:	4659      	mov	r1, fp
 80054f6:	eb63 0901 	sbc.w	r9, r3, r1
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800550a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800550e:	4690      	mov	r8, r2
 8005510:	4699      	mov	r9, r3
 8005512:	4623      	mov	r3, r4
 8005514:	eb18 0303 	adds.w	r3, r8, r3
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	462b      	mov	r3, r5
 800551c:	eb49 0303 	adc.w	r3, r9, r3
 8005520:	60fb      	str	r3, [r7, #12]
 8005522:	f04f 0200 	mov.w	r2, #0
 8005526:	f04f 0300 	mov.w	r3, #0
 800552a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800552e:	4629      	mov	r1, r5
 8005530:	024b      	lsls	r3, r1, #9
 8005532:	4621      	mov	r1, r4
 8005534:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005538:	4621      	mov	r1, r4
 800553a:	024a      	lsls	r2, r1, #9
 800553c:	4610      	mov	r0, r2
 800553e:	4619      	mov	r1, r3
 8005540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005542:	2200      	movs	r2, #0
 8005544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005546:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005548:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800554c:	f7fa fe3c 	bl	80001c8 <__aeabi_uldivmod>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4613      	mov	r3, r2
 8005556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005558:	e058      	b.n	800560c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800555a:	4b38      	ldr	r3, [pc, #224]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	099b      	lsrs	r3, r3, #6
 8005560:	2200      	movs	r2, #0
 8005562:	4618      	mov	r0, r3
 8005564:	4611      	mov	r1, r2
 8005566:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800556a:	623b      	str	r3, [r7, #32]
 800556c:	2300      	movs	r3, #0
 800556e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005570:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005574:	4642      	mov	r2, r8
 8005576:	464b      	mov	r3, r9
 8005578:	f04f 0000 	mov.w	r0, #0
 800557c:	f04f 0100 	mov.w	r1, #0
 8005580:	0159      	lsls	r1, r3, #5
 8005582:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005586:	0150      	lsls	r0, r2, #5
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4641      	mov	r1, r8
 800558e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005592:	4649      	mov	r1, r9
 8005594:	eb63 0b01 	sbc.w	fp, r3, r1
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 0300 	mov.w	r3, #0
 80055a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055ac:	ebb2 040a 	subs.w	r4, r2, sl
 80055b0:	eb63 050b 	sbc.w	r5, r3, fp
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	00eb      	lsls	r3, r5, #3
 80055be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055c2:	00e2      	lsls	r2, r4, #3
 80055c4:	4614      	mov	r4, r2
 80055c6:	461d      	mov	r5, r3
 80055c8:	4643      	mov	r3, r8
 80055ca:	18e3      	adds	r3, r4, r3
 80055cc:	603b      	str	r3, [r7, #0]
 80055ce:	464b      	mov	r3, r9
 80055d0:	eb45 0303 	adc.w	r3, r5, r3
 80055d4:	607b      	str	r3, [r7, #4]
 80055d6:	f04f 0200 	mov.w	r2, #0
 80055da:	f04f 0300 	mov.w	r3, #0
 80055de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055e2:	4629      	mov	r1, r5
 80055e4:	028b      	lsls	r3, r1, #10
 80055e6:	4621      	mov	r1, r4
 80055e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055ec:	4621      	mov	r1, r4
 80055ee:	028a      	lsls	r2, r1, #10
 80055f0:	4610      	mov	r0, r2
 80055f2:	4619      	mov	r1, r3
 80055f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055f6:	2200      	movs	r2, #0
 80055f8:	61bb      	str	r3, [r7, #24]
 80055fa:	61fa      	str	r2, [r7, #28]
 80055fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005600:	f7fa fde2 	bl	80001c8 <__aeabi_uldivmod>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4613      	mov	r3, r2
 800560a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800560c:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	0c1b      	lsrs	r3, r3, #16
 8005612:	f003 0303 	and.w	r3, r3, #3
 8005616:	3301      	adds	r3, #1
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800561c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800561e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005620:	fbb2 f3f3 	udiv	r3, r2, r3
 8005624:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005626:	e002      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 800562a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800562c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800562e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005630:	4618      	mov	r0, r3
 8005632:	3750      	adds	r7, #80	@ 0x50
 8005634:	46bd      	mov	sp, r7
 8005636:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800563a:	bf00      	nop
 800563c:	40023800 	.word	0x40023800
 8005640:	00f42400 	.word	0x00f42400
 8005644:	007a1200 	.word	0x007a1200

08005648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800564c:	4b03      	ldr	r3, [pc, #12]	@ (800565c <HAL_RCC_GetHCLKFreq+0x14>)
 800564e:	681b      	ldr	r3, [r3, #0]
}
 8005650:	4618      	mov	r0, r3
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	20000000 	.word	0x20000000

08005660 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005664:	f7ff fff0 	bl	8005648 <HAL_RCC_GetHCLKFreq>
 8005668:	4602      	mov	r2, r0
 800566a:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <HAL_RCC_GetPCLK1Freq+0x20>)
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	0a9b      	lsrs	r3, r3, #10
 8005670:	f003 0307 	and.w	r3, r3, #7
 8005674:	4903      	ldr	r1, [pc, #12]	@ (8005684 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005676:	5ccb      	ldrb	r3, [r1, r3]
 8005678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800567c:	4618      	mov	r0, r3
 800567e:	bd80      	pop	{r7, pc}
 8005680:	40023800 	.word	0x40023800
 8005684:	08009d54 	.word	0x08009d54

08005688 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005690:	2300      	movs	r3, #0
 8005692:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005694:	2300      	movs	r3, #0
 8005696:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d105      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d035      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80056b0:	4b62      	ldr	r3, [pc, #392]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056b6:	f7fb fcbd 	bl	8001034 <HAL_GetTick>
 80056ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056bc:	e008      	b.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80056be:	f7fb fcb9 	bl	8001034 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d901      	bls.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e0b0      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056d0:	4b5b      	ldr	r3, [pc, #364]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1f0      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	019a      	lsls	r2, r3, #6
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	071b      	lsls	r3, r3, #28
 80056e8:	4955      	ldr	r1, [pc, #340]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80056f0:	4b52      	ldr	r3, [pc, #328]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80056f2:	2201      	movs	r2, #1
 80056f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056f6:	f7fb fc9d 	bl	8001034 <HAL_GetTick>
 80056fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80056fc:	e008      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80056fe:	f7fb fc99 	bl	8001034 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e090      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005710:	4b4b      	ldr	r3, [pc, #300]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0f0      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8083 	beq.w	8005830 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800572a:	2300      	movs	r3, #0
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	4b44      	ldr	r3, [pc, #272]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005732:	4a43      	ldr	r2, [pc, #268]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005738:	6413      	str	r3, [r2, #64]	@ 0x40
 800573a:	4b41      	ldr	r3, [pc, #260]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800573c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800573e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005746:	4b3f      	ldr	r3, [pc, #252]	@ (8005844 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a3e      	ldr	r2, [pc, #248]	@ (8005844 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800574c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005750:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005752:	f7fb fc6f 	bl	8001034 <HAL_GetTick>
 8005756:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005758:	e008      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800575a:	f7fb fc6b 	bl	8001034 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d901      	bls.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e062      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800576c:	4b35      	ldr	r3, [pc, #212]	@ (8005844 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005774:	2b00      	cmp	r3, #0
 8005776:	d0f0      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005778:	4b31      	ldr	r3, [pc, #196]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800577a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800577c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005780:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d02f      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	429a      	cmp	r2, r3
 8005794:	d028      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005796:	4b2a      	ldr	r3, [pc, #168]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800579a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800579e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057a0:	4b29      	ldr	r3, [pc, #164]	@ (8005848 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80057a2:	2201      	movs	r2, #1
 80057a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057a6:	4b28      	ldr	r3, [pc, #160]	@ (8005848 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80057ac:	4a24      	ldr	r2, [pc, #144]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80057b2:	4b23      	ldr	r3, [pc, #140]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d114      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80057be:	f7fb fc39 	bl	8001034 <HAL_GetTick>
 80057c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057c4:	e00a      	b.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057c6:	f7fb fc35 	bl	8001034 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d901      	bls.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e02a      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057dc:	4b18      	ldr	r3, [pc, #96]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e0:	f003 0302 	and.w	r3, r3, #2
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d0ee      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057f4:	d10d      	bne.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80057f6:	4b12      	ldr	r3, [pc, #72]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800580a:	490d      	ldr	r1, [pc, #52]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800580c:	4313      	orrs	r3, r2
 800580e:	608b      	str	r3, [r1, #8]
 8005810:	e005      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005812:	4b0b      	ldr	r3, [pc, #44]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	4a0a      	ldr	r2, [pc, #40]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005818:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800581c:	6093      	str	r3, [r2, #8]
 800581e:	4b08      	ldr	r3, [pc, #32]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005820:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800582a:	4905      	ldr	r1, [pc, #20]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800582c:	4313      	orrs	r3, r2
 800582e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	42470068 	.word	0x42470068
 8005840:	40023800 	.word	0x40023800
 8005844:	40007000 	.word	0x40007000
 8005848:	42470e40 	.word	0x42470e40

0800584c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800584c:	b480      	push	{r7}
 800584e:	b087      	sub	sp, #28
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005854:	2300      	movs	r3, #0
 8005856:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005858:	2300      	movs	r3, #0
 800585a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800585c:	2300      	movs	r3, #0
 800585e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d13f      	bne.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800586a:	4b24      	ldr	r3, [pc, #144]	@ (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005872:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d006      	beq.n	8005888 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005880:	d12f      	bne.n	80058e2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005882:	4b1f      	ldr	r3, [pc, #124]	@ (8005900 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005884:	617b      	str	r3, [r7, #20]
          break;
 8005886:	e02f      	b.n	80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005888:	4b1c      	ldr	r3, [pc, #112]	@ (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005890:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005894:	d108      	bne.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005896:	4b19      	ldr	r3, [pc, #100]	@ (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800589e:	4a19      	ldr	r2, [pc, #100]	@ (8005904 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80058a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a4:	613b      	str	r3, [r7, #16]
 80058a6:	e007      	b.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80058a8:	4b14      	ldr	r3, [pc, #80]	@ (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058b0:	4a15      	ldr	r2, [pc, #84]	@ (8005908 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80058b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80058b8:	4b10      	ldr	r3, [pc, #64]	@ (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80058ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058be:	099b      	lsrs	r3, r3, #6
 80058c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	fb02 f303 	mul.w	r3, r2, r3
 80058ca:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80058cc:	4b0b      	ldr	r3, [pc, #44]	@ (80058fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80058ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058d2:	0f1b      	lsrs	r3, r3, #28
 80058d4:	f003 0307 	and.w	r3, r3, #7
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	fbb2 f3f3 	udiv	r3, r2, r3
 80058de:	617b      	str	r3, [r7, #20]
          break;
 80058e0:	e002      	b.n	80058e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
          break;
 80058e6:	bf00      	nop
        }
      }
      break;
 80058e8:	e000      	b.n	80058ec <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80058ea:	bf00      	nop
    }
  }
  return frequency;
 80058ec:	697b      	ldr	r3, [r7, #20]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	371c      	adds	r7, #28
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	40023800 	.word	0x40023800
 8005900:	00bb8000 	.word	0x00bb8000
 8005904:	007a1200 	.word	0x007a1200
 8005908:	00f42400 	.word	0x00f42400

0800590c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e07b      	b.n	8005a16 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005922:	2b00      	cmp	r3, #0
 8005924:	d108      	bne.n	8005938 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800592e:	d009      	beq.n	8005944 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	61da      	str	r2, [r3, #28]
 8005936:	e005      	b.n	8005944 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d106      	bne.n	8005964 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7fb f9e4 	bl	8000d2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800597a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800598c:	431a      	orrs	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	431a      	orrs	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	431a      	orrs	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059b4:	431a      	orrs	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059be:	431a      	orrs	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a1b      	ldr	r3, [r3, #32]
 80059c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c8:	ea42 0103 	orr.w	r1, r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	699b      	ldr	r3, [r3, #24]
 80059e0:	0c1b      	lsrs	r3, r3, #16
 80059e2:	f003 0104 	and.w	r1, r3, #4
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ea:	f003 0210 	and.w	r2, r3, #16
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	69da      	ldr	r2, [r3, #28]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3708      	adds	r7, #8
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b082      	sub	sp, #8
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e041      	b.n	8005ab4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d106      	bne.n	8005a4a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f7fb f9b9 	bl	8000dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	3304      	adds	r3, #4
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	4610      	mov	r0, r2
 8005a5e:	f000 f95d 	bl	8005d1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3708      	adds	r7, #8
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d001      	beq.n	8005ad4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e046      	b.n	8005b62 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a23      	ldr	r2, [pc, #140]	@ (8005b70 <HAL_TIM_Base_Start+0xb4>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d022      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aee:	d01d      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b74 <HAL_TIM_Base_Start+0xb8>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d018      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a1e      	ldr	r2, [pc, #120]	@ (8005b78 <HAL_TIM_Base_Start+0xbc>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d013      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a1c      	ldr	r2, [pc, #112]	@ (8005b7c <HAL_TIM_Base_Start+0xc0>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00e      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a1b      	ldr	r2, [pc, #108]	@ (8005b80 <HAL_TIM_Base_Start+0xc4>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d009      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a19      	ldr	r2, [pc, #100]	@ (8005b84 <HAL_TIM_Base_Start+0xc8>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d004      	beq.n	8005b2c <HAL_TIM_Base_Start+0x70>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a18      	ldr	r2, [pc, #96]	@ (8005b88 <HAL_TIM_Base_Start+0xcc>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d111      	bne.n	8005b50 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b06      	cmp	r3, #6
 8005b3c:	d010      	beq.n	8005b60 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f042 0201 	orr.w	r2, r2, #1
 8005b4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b4e:	e007      	b.n	8005b60 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f042 0201 	orr.w	r2, r2, #1
 8005b5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3714      	adds	r7, #20
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40010000 	.word	0x40010000
 8005b74:	40000400 	.word	0x40000400
 8005b78:	40000800 	.word	0x40000800
 8005b7c:	40000c00 	.word	0x40000c00
 8005b80:	40010400 	.word	0x40010400
 8005b84:	40014000 	.word	0x40014000
 8005b88:	40001800 	.word	0x40001800

08005b8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b96:	2300      	movs	r3, #0
 8005b98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d101      	bne.n	8005ba8 <HAL_TIM_ConfigClockSource+0x1c>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e0b4      	b.n	8005d12 <HAL_TIM_ConfigClockSource+0x186>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005bc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005be0:	d03e      	beq.n	8005c60 <HAL_TIM_ConfigClockSource+0xd4>
 8005be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005be6:	f200 8087 	bhi.w	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bee:	f000 8086 	beq.w	8005cfe <HAL_TIM_ConfigClockSource+0x172>
 8005bf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bf6:	d87f      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bf8:	2b70      	cmp	r3, #112	@ 0x70
 8005bfa:	d01a      	beq.n	8005c32 <HAL_TIM_ConfigClockSource+0xa6>
 8005bfc:	2b70      	cmp	r3, #112	@ 0x70
 8005bfe:	d87b      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005c00:	2b60      	cmp	r3, #96	@ 0x60
 8005c02:	d050      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x11a>
 8005c04:	2b60      	cmp	r3, #96	@ 0x60
 8005c06:	d877      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005c08:	2b50      	cmp	r3, #80	@ 0x50
 8005c0a:	d03c      	beq.n	8005c86 <HAL_TIM_ConfigClockSource+0xfa>
 8005c0c:	2b50      	cmp	r3, #80	@ 0x50
 8005c0e:	d873      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005c10:	2b40      	cmp	r3, #64	@ 0x40
 8005c12:	d058      	beq.n	8005cc6 <HAL_TIM_ConfigClockSource+0x13a>
 8005c14:	2b40      	cmp	r3, #64	@ 0x40
 8005c16:	d86f      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005c18:	2b30      	cmp	r3, #48	@ 0x30
 8005c1a:	d064      	beq.n	8005ce6 <HAL_TIM_ConfigClockSource+0x15a>
 8005c1c:	2b30      	cmp	r3, #48	@ 0x30
 8005c1e:	d86b      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005c20:	2b20      	cmp	r3, #32
 8005c22:	d060      	beq.n	8005ce6 <HAL_TIM_ConfigClockSource+0x15a>
 8005c24:	2b20      	cmp	r3, #32
 8005c26:	d867      	bhi.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d05c      	beq.n	8005ce6 <HAL_TIM_ConfigClockSource+0x15a>
 8005c2c:	2b10      	cmp	r3, #16
 8005c2e:	d05a      	beq.n	8005ce6 <HAL_TIM_ConfigClockSource+0x15a>
 8005c30:	e062      	b.n	8005cf8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c42:	f000 f991 	bl	8005f68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	609a      	str	r2, [r3, #8]
      break;
 8005c5e:	e04f      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c70:	f000 f97a 	bl	8005f68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689a      	ldr	r2, [r3, #8]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c82:	609a      	str	r2, [r3, #8]
      break;
 8005c84:	e03c      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c92:	461a      	mov	r2, r3
 8005c94:	f000 f8ee 	bl	8005e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2150      	movs	r1, #80	@ 0x50
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 f947 	bl	8005f32 <TIM_ITRx_SetConfig>
      break;
 8005ca4:	e02c      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	f000 f90d 	bl	8005ed2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2160      	movs	r1, #96	@ 0x60
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 f937 	bl	8005f32 <TIM_ITRx_SetConfig>
      break;
 8005cc4:	e01c      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f000 f8ce 	bl	8005e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2140      	movs	r1, #64	@ 0x40
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 f927 	bl	8005f32 <TIM_ITRx_SetConfig>
      break;
 8005ce4:	e00c      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4619      	mov	r1, r3
 8005cf0:	4610      	mov	r0, r2
 8005cf2:	f000 f91e 	bl	8005f32 <TIM_ITRx_SetConfig>
      break;
 8005cf6:	e003      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8005cfc:	e000      	b.n	8005d00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
	...

08005d1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a46      	ldr	r2, [pc, #280]	@ (8005e48 <TIM_Base_SetConfig+0x12c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d013      	beq.n	8005d5c <TIM_Base_SetConfig+0x40>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d3a:	d00f      	beq.n	8005d5c <TIM_Base_SetConfig+0x40>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a43      	ldr	r2, [pc, #268]	@ (8005e4c <TIM_Base_SetConfig+0x130>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d00b      	beq.n	8005d5c <TIM_Base_SetConfig+0x40>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a42      	ldr	r2, [pc, #264]	@ (8005e50 <TIM_Base_SetConfig+0x134>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d007      	beq.n	8005d5c <TIM_Base_SetConfig+0x40>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a41      	ldr	r2, [pc, #260]	@ (8005e54 <TIM_Base_SetConfig+0x138>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d003      	beq.n	8005d5c <TIM_Base_SetConfig+0x40>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a40      	ldr	r2, [pc, #256]	@ (8005e58 <TIM_Base_SetConfig+0x13c>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d108      	bne.n	8005d6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a35      	ldr	r2, [pc, #212]	@ (8005e48 <TIM_Base_SetConfig+0x12c>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d02b      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7c:	d027      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a32      	ldr	r2, [pc, #200]	@ (8005e4c <TIM_Base_SetConfig+0x130>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d023      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a31      	ldr	r2, [pc, #196]	@ (8005e50 <TIM_Base_SetConfig+0x134>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d01f      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a30      	ldr	r2, [pc, #192]	@ (8005e54 <TIM_Base_SetConfig+0x138>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d01b      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a2f      	ldr	r2, [pc, #188]	@ (8005e58 <TIM_Base_SetConfig+0x13c>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d017      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a2e      	ldr	r2, [pc, #184]	@ (8005e5c <TIM_Base_SetConfig+0x140>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d013      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a2d      	ldr	r2, [pc, #180]	@ (8005e60 <TIM_Base_SetConfig+0x144>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d00f      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a2c      	ldr	r2, [pc, #176]	@ (8005e64 <TIM_Base_SetConfig+0x148>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d00b      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a2b      	ldr	r2, [pc, #172]	@ (8005e68 <TIM_Base_SetConfig+0x14c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d007      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8005e6c <TIM_Base_SetConfig+0x150>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d003      	beq.n	8005dce <TIM_Base_SetConfig+0xb2>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a29      	ldr	r2, [pc, #164]	@ (8005e70 <TIM_Base_SetConfig+0x154>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d108      	bne.n	8005de0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	689a      	ldr	r2, [r3, #8]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a10      	ldr	r2, [pc, #64]	@ (8005e48 <TIM_Base_SetConfig+0x12c>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_Base_SetConfig+0xf8>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a12      	ldr	r2, [pc, #72]	@ (8005e58 <TIM_Base_SetConfig+0x13c>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d103      	bne.n	8005e1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d105      	bne.n	8005e3a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	f023 0201 	bic.w	r2, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	611a      	str	r2, [r3, #16]
  }
}
 8005e3a:	bf00      	nop
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40000400 	.word	0x40000400
 8005e50:	40000800 	.word	0x40000800
 8005e54:	40000c00 	.word	0x40000c00
 8005e58:	40010400 	.word	0x40010400
 8005e5c:	40014000 	.word	0x40014000
 8005e60:	40014400 	.word	0x40014400
 8005e64:	40014800 	.word	0x40014800
 8005e68:	40001800 	.word	0x40001800
 8005e6c:	40001c00 	.word	0x40001c00
 8005e70:	40002000 	.word	0x40002000

08005e74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b087      	sub	sp, #28
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	f023 0201 	bic.w	r2, r3, #1
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	011b      	lsls	r3, r3, #4
 8005ea4:	693a      	ldr	r2, [r7, #16]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f023 030a 	bic.w	r3, r3, #10
 8005eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	621a      	str	r2, [r3, #32]
}
 8005ec6:	bf00      	nop
 8005ec8:	371c      	adds	r7, #28
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b087      	sub	sp, #28
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	60f8      	str	r0, [r7, #12]
 8005eda:	60b9      	str	r1, [r7, #8]
 8005edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6a1b      	ldr	r3, [r3, #32]
 8005ee8:	f023 0210 	bic.w	r2, r3, #16
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	031b      	lsls	r3, r3, #12
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	621a      	str	r2, [r3, #32]
}
 8005f26:	bf00      	nop
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b085      	sub	sp, #20
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
 8005f3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	f043 0307 	orr.w	r3, r3, #7
 8005f54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	609a      	str	r2, [r3, #8]
}
 8005f5c:	bf00      	nop
 8005f5e:	3714      	adds	r7, #20
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
 8005f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	021a      	lsls	r2, r3, #8
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	609a      	str	r2, [r3, #8]
}
 8005f9c:	bf00      	nop
 8005f9e:	371c      	adds	r7, #28
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d101      	bne.n	8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e05a      	b.n	8006076 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fe6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a21      	ldr	r2, [pc, #132]	@ (8006084 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d022      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800600c:	d01d      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1d      	ldr	r2, [pc, #116]	@ (8006088 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d018      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a1b      	ldr	r2, [pc, #108]	@ (800608c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d013      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a1a      	ldr	r2, [pc, #104]	@ (8006090 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00e      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a18      	ldr	r2, [pc, #96]	@ (8006094 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d009      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a17      	ldr	r2, [pc, #92]	@ (8006098 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d004      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a15      	ldr	r2, [pc, #84]	@ (800609c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d10c      	bne.n	8006064 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006050:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	4313      	orrs	r3, r2
 800605a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	40010000 	.word	0x40010000
 8006088:	40000400 	.word	0x40000400
 800608c:	40000800 	.word	0x40000800
 8006090:	40000c00 	.word	0x40000c00
 8006094:	40010400 	.word	0x40010400
 8006098:	40014000 	.word	0x40014000
 800609c:	40001800 	.word	0x40001800

080060a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060a0:	b084      	sub	sp, #16
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
 80060aa:	f107 001c 	add.w	r0, r7, #28
 80060ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d123      	bne.n	8006102 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80060ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d105      	bne.n	80060f6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f9dc 	bl	80064b4 <USB_CoreReset>
 80060fc:	4603      	mov	r3, r0
 80060fe:	73fb      	strb	r3, [r7, #15]
 8006100:	e01b      	b.n	800613a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f9d0 	bl	80064b4 <USB_CoreReset>
 8006114:	4603      	mov	r3, r0
 8006116:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006118:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800611c:	2b00      	cmp	r3, #0
 800611e:	d106      	bne.n	800612e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006124:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	639a      	str	r2, [r3, #56]	@ 0x38
 800612c:	e005      	b.n	800613a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006132:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800613a:	7fbb      	ldrb	r3, [r7, #30]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d10b      	bne.n	8006158 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f043 0206 	orr.w	r2, r3, #6
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f043 0220 	orr.w	r2, r3, #32
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006158:	7bfb      	ldrb	r3, [r7, #15]
}
 800615a:	4618      	mov	r0, r3
 800615c:	3710      	adds	r7, #16
 800615e:	46bd      	mov	sp, r7
 8006160:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006164:	b004      	add	sp, #16
 8006166:	4770      	bx	lr

08006168 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f043 0201 	orr.w	r2, r3, #1
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr

0800618a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800618a:	b480      	push	{r7}
 800618c:	b083      	sub	sp, #12
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f023 0201 	bic.w	r2, r3, #1
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80061b8:	2300      	movs	r3, #0
 80061ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d115      	bne.n	80061fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061da:	200a      	movs	r0, #10
 80061dc:	f7fa ff36 	bl	800104c <HAL_Delay>
      ms += 10U;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	330a      	adds	r3, #10
 80061e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f956 	bl	8006498 <USB_GetMode>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d01e      	beq.n	8006230 <USB_SetCurrentMode+0x84>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2bc7      	cmp	r3, #199	@ 0xc7
 80061f6:	d9f0      	bls.n	80061da <USB_SetCurrentMode+0x2e>
 80061f8:	e01a      	b.n	8006230 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061fa:	78fb      	ldrb	r3, [r7, #3]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d115      	bne.n	800622c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800620c:	200a      	movs	r0, #10
 800620e:	f7fa ff1d 	bl	800104c <HAL_Delay>
      ms += 10U;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	330a      	adds	r3, #10
 8006216:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f93d 	bl	8006498 <USB_GetMode>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d005      	beq.n	8006230 <USB_SetCurrentMode+0x84>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2bc7      	cmp	r3, #199	@ 0xc7
 8006228:	d9f0      	bls.n	800620c <USB_SetCurrentMode+0x60>
 800622a:	e001      	b.n	8006230 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e005      	b.n	800623c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2bc8      	cmp	r3, #200	@ 0xc8
 8006234:	d101      	bne.n	800623a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800624e:	2300      	movs	r3, #0
 8006250:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	3301      	adds	r3, #1
 8006256:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800625e:	d901      	bls.n	8006264 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e01b      	b.n	800629c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	2b00      	cmp	r3, #0
 800626a:	daf2      	bge.n	8006252 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	019b      	lsls	r3, r3, #6
 8006274:	f043 0220 	orr.w	r2, r3, #32
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3301      	adds	r3, #1
 8006280:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006288:	d901      	bls.n	800628e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e006      	b.n	800629c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	f003 0320 	and.w	r3, r3, #32
 8006296:	2b20      	cmp	r3, #32
 8006298:	d0f0      	beq.n	800627c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062b0:	2300      	movs	r3, #0
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	3301      	adds	r3, #1
 80062b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062c0:	d901      	bls.n	80062c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e018      	b.n	80062f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	daf2      	bge.n	80062b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2210      	movs	r2, #16
 80062d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	3301      	adds	r3, #1
 80062dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062e4:	d901      	bls.n	80062ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e006      	b.n	80062f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	f003 0310 	and.w	r3, r3, #16
 80062f2:	2b10      	cmp	r3, #16
 80062f4:	d0f0      	beq.n	80062d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3714      	adds	r7, #20
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006304:	b480      	push	{r7}
 8006306:	b089      	sub	sp, #36	@ 0x24
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	4611      	mov	r1, r2
 8006310:	461a      	mov	r2, r3
 8006312:	460b      	mov	r3, r1
 8006314:	71fb      	strb	r3, [r7, #7]
 8006316:	4613      	mov	r3, r2
 8006318:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006322:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006326:	2b00      	cmp	r3, #0
 8006328:	d123      	bne.n	8006372 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800632a:	88bb      	ldrh	r3, [r7, #4]
 800632c:	3303      	adds	r3, #3
 800632e:	089b      	lsrs	r3, r3, #2
 8006330:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006332:	2300      	movs	r3, #0
 8006334:	61bb      	str	r3, [r7, #24]
 8006336:	e018      	b.n	800636a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006338:	79fb      	ldrb	r3, [r7, #7]
 800633a:	031a      	lsls	r2, r3, #12
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	4413      	add	r3, r2
 8006340:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006344:	461a      	mov	r2, r3
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	3301      	adds	r3, #1
 8006350:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	3301      	adds	r3, #1
 8006356:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	3301      	adds	r3, #1
 800635c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	3301      	adds	r3, #1
 8006362:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	3301      	adds	r3, #1
 8006368:	61bb      	str	r3, [r7, #24]
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	429a      	cmp	r2, r3
 8006370:	d3e2      	bcc.n	8006338 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3724      	adds	r7, #36	@ 0x24
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006380:	b480      	push	{r7}
 8006382:	b08b      	sub	sp, #44	@ 0x2c
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	4613      	mov	r3, r2
 800638c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	089b      	lsrs	r3, r3, #2
 800639a:	b29b      	uxth	r3, r3
 800639c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800639e:	88fb      	ldrh	r3, [r7, #6]
 80063a0:	f003 0303 	and.w	r3, r3, #3
 80063a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80063a6:	2300      	movs	r3, #0
 80063a8:	623b      	str	r3, [r7, #32]
 80063aa:	e014      	b.n	80063d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	601a      	str	r2, [r3, #0]
    pDest++;
 80063b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ba:	3301      	adds	r3, #1
 80063bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80063be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c0:	3301      	adds	r3, #1
 80063c2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80063c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c6:	3301      	adds	r3, #1
 80063c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80063ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063cc:	3301      	adds	r3, #1
 80063ce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	3301      	adds	r3, #1
 80063d4:	623b      	str	r3, [r7, #32]
 80063d6:	6a3a      	ldr	r2, [r7, #32]
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d3e6      	bcc.n	80063ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80063de:	8bfb      	ldrh	r3, [r7, #30]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d01e      	beq.n	8006422 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80063e4:	2300      	movs	r3, #0
 80063e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063ee:	461a      	mov	r2, r3
 80063f0:	f107 0310 	add.w	r3, r7, #16
 80063f4:	6812      	ldr	r2, [r2, #0]
 80063f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	00db      	lsls	r3, r3, #3
 8006400:	fa22 f303 	lsr.w	r3, r2, r3
 8006404:	b2da      	uxtb	r2, r3
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	701a      	strb	r2, [r3, #0]
      i++;
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	3301      	adds	r3, #1
 800640e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006412:	3301      	adds	r3, #1
 8006414:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006416:	8bfb      	ldrh	r3, [r7, #30]
 8006418:	3b01      	subs	r3, #1
 800641a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800641c:	8bfb      	ldrh	r3, [r7, #30]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1ea      	bne.n	80063f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006424:	4618      	mov	r0, r3
 8006426:	372c      	adds	r7, #44	@ 0x2c
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006430:	b480      	push	{r7}
 8006432:	b085      	sub	sp, #20
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4013      	ands	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006448:	68fb      	ldr	r3, [r7, #12]
}
 800644a:	4618      	mov	r0, r3
 800644c:	3714      	adds	r7, #20
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006456:	b480      	push	{r7}
 8006458:	b085      	sub	sp, #20
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	460b      	mov	r3, r1
 8006460:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006466:	78fb      	ldrb	r3, [r7, #3]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4413      	add	r3, r2
 800646e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006476:	78fb      	ldrb	r3, [r7, #3]
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	4413      	add	r3, r2
 800647e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	4013      	ands	r3, r2
 8006488:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800648a:	68bb      	ldr	r3, [r7, #8]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	695b      	ldr	r3, [r3, #20]
 80064a4:	f003 0301 	and.w	r3, r3, #1
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	3301      	adds	r3, #1
 80064c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064cc:	d901      	bls.n	80064d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e01b      	b.n	800650a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	daf2      	bge.n	80064c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80064da:	2300      	movs	r3, #0
 80064dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	f043 0201 	orr.w	r2, r3, #1
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3301      	adds	r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064f6:	d901      	bls.n	80064fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e006      	b.n	800650a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b01      	cmp	r3, #1
 8006506:	d0f0      	beq.n	80064ea <USB_CoreReset+0x36>

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
	...

08006518 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006518:	b084      	sub	sp, #16
 800651a:	b580      	push	{r7, lr}
 800651c:	b086      	sub	sp, #24
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
 8006522:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006526:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800652a:	2300      	movs	r3, #0
 800652c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006538:	461a      	mov	r2, r3
 800653a:	2300      	movs	r3, #0
 800653c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006542:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800654e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d119      	bne.n	80065a2 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800656e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006572:	2b01      	cmp	r3, #1
 8006574:	d10a      	bne.n	800658c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006584:	f043 0304 	orr.w	r3, r3, #4
 8006588:	6013      	str	r3, [r2, #0]
 800658a:	e014      	b.n	80065b6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800659a:	f023 0304 	bic.w	r3, r3, #4
 800659e:	6013      	str	r3, [r2, #0]
 80065a0:	e009      	b.n	80065b6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80065b0:	f023 0304 	bic.w	r3, r3, #4
 80065b4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80065b6:	2110      	movs	r1, #16
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f7ff fe43 	bl	8006244 <USB_FlushTxFifo>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7ff fe6d 	bl	80062a8 <USB_FlushRxFifo>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d001      	beq.n	80065d8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80065d8:	2300      	movs	r3, #0
 80065da:	613b      	str	r3, [r7, #16]
 80065dc:	e015      	b.n	800660a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065ea:	461a      	mov	r2, r3
 80065ec:	f04f 33ff 	mov.w	r3, #4294967295
 80065f0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	015a      	lsls	r2, r3, #5
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065fe:	461a      	mov	r2, r3
 8006600:	2300      	movs	r3, #0
 8006602:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	3301      	adds	r3, #1
 8006608:	613b      	str	r3, [r7, #16]
 800660a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800660e:	461a      	mov	r2, r3
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	4293      	cmp	r3, r2
 8006614:	d3e3      	bcc.n	80065de <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f04f 32ff 	mov.w	r2, #4294967295
 8006622:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a18      	ldr	r2, [pc, #96]	@ (8006688 <USB_HostInit+0x170>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d10b      	bne.n	8006644 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006632:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a15      	ldr	r2, [pc, #84]	@ (800668c <USB_HostInit+0x174>)
 8006638:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a14      	ldr	r2, [pc, #80]	@ (8006690 <USB_HostInit+0x178>)
 800663e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006642:	e009      	b.n	8006658 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2280      	movs	r2, #128	@ 0x80
 8006648:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a11      	ldr	r2, [pc, #68]	@ (8006694 <USB_HostInit+0x17c>)
 800664e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a11      	ldr	r2, [pc, #68]	@ (8006698 <USB_HostInit+0x180>)
 8006654:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006658:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800665c:	2b00      	cmp	r3, #0
 800665e:	d105      	bne.n	800666c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	f043 0210 	orr.w	r2, r3, #16
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	699a      	ldr	r2, [r3, #24]
 8006670:	4b0a      	ldr	r3, [pc, #40]	@ (800669c <USB_HostInit+0x184>)
 8006672:	4313      	orrs	r3, r2
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006678:	7dfb      	ldrb	r3, [r7, #23]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3718      	adds	r7, #24
 800667e:	46bd      	mov	sp, r7
 8006680:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006684:	b004      	add	sp, #16
 8006686:	4770      	bx	lr
 8006688:	40040000 	.word	0x40040000
 800668c:	01000200 	.word	0x01000200
 8006690:	00e00300 	.word	0x00e00300
 8006694:	00600080 	.word	0x00600080
 8006698:	004000e0 	.word	0x004000e0
 800669c:	a3200008 	.word	0xa3200008

080066a0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	460b      	mov	r3, r1
 80066aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80066be:	f023 0303 	bic.w	r3, r3, #3
 80066c2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	78fb      	ldrb	r3, [r7, #3]
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	68f9      	ldr	r1, [r7, #12]
 80066d4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80066d8:	4313      	orrs	r3, r2
 80066da:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80066dc:	78fb      	ldrb	r3, [r7, #3]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d107      	bne.n	80066f2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066e8:	461a      	mov	r2, r3
 80066ea:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80066ee:	6053      	str	r3, [r2, #4]
 80066f0:	e00c      	b.n	800670c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80066f2:	78fb      	ldrb	r3, [r7, #3]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d107      	bne.n	8006708 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066fe:	461a      	mov	r2, r3
 8006700:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006704:	6053      	str	r3, [r2, #4]
 8006706:	e001      	b.n	800670c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e000      	b.n	800670e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr

0800671a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b084      	sub	sp, #16
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006726:	2300      	movs	r3, #0
 8006728:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800673a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006748:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800674a:	2064      	movs	r0, #100	@ 0x64
 800674c:	f7fa fc7e 	bl	800104c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006758:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800675c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800675e:	200a      	movs	r0, #10
 8006760:	f7fa fc74 	bl	800104c <HAL_Delay>

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800676e:	b480      	push	{r7}
 8006770:	b085      	sub	sp, #20
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	460b      	mov	r3, r1
 8006778:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800677e:	2300      	movs	r3, #0
 8006780:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006792:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d109      	bne.n	80067b2 <USB_DriveVbus+0x44>
 800679e:	78fb      	ldrb	r3, [r7, #3]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d106      	bne.n	80067b2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80067ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80067b0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067bc:	d109      	bne.n	80067d2 <USB_DriveVbus+0x64>
 80067be:	78fb      	ldrb	r3, [r7, #3]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d106      	bne.n	80067d2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80067cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067d0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3714      	adds	r7, #20
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b085      	sub	sp, #20
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80067ec:	2300      	movs	r3, #0
 80067ee:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	0c5b      	lsrs	r3, r3, #17
 80067fe:	f003 0303 	and.w	r3, r3, #3
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr

0800680e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800680e:	b480      	push	{r7}
 8006810:	b085      	sub	sp, #20
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	b29b      	uxth	r3, r3
}
 8006824:	4618      	mov	r0, r3
 8006826:	3714      	adds	r7, #20
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b088      	sub	sp, #32
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	4608      	mov	r0, r1
 800683a:	4611      	mov	r1, r2
 800683c:	461a      	mov	r2, r3
 800683e:	4603      	mov	r3, r0
 8006840:	70fb      	strb	r3, [r7, #3]
 8006842:	460b      	mov	r3, r1
 8006844:	70bb      	strb	r3, [r7, #2]
 8006846:	4613      	mov	r3, r2
 8006848:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800684a:	2300      	movs	r3, #0
 800684c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006852:	78fb      	ldrb	r3, [r7, #3]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	4413      	add	r3, r2
 800685a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800685e:	461a      	mov	r2, r3
 8006860:	f04f 33ff 	mov.w	r3, #4294967295
 8006864:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006866:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800686a:	2b03      	cmp	r3, #3
 800686c:	d87c      	bhi.n	8006968 <USB_HC_Init+0x138>
 800686e:	a201      	add	r2, pc, #4	@ (adr r2, 8006874 <USB_HC_Init+0x44>)
 8006870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006874:	08006885 	.word	0x08006885
 8006878:	0800692b 	.word	0x0800692b
 800687c:	08006885 	.word	0x08006885
 8006880:	080068ed 	.word	0x080068ed
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006884:	78fb      	ldrb	r3, [r7, #3]
 8006886:	015a      	lsls	r2, r3, #5
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	4413      	add	r3, r2
 800688c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006890:	461a      	mov	r2, r3
 8006892:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006896:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006898:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800689c:	2b00      	cmp	r3, #0
 800689e:	da10      	bge.n	80068c2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80068a0:	78fb      	ldrb	r3, [r7, #3]
 80068a2:	015a      	lsls	r2, r3, #5
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	4413      	add	r3, r2
 80068a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	78fa      	ldrb	r2, [r7, #3]
 80068b0:	0151      	lsls	r1, r2, #5
 80068b2:	693a      	ldr	r2, [r7, #16]
 80068b4:	440a      	add	r2, r1
 80068b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068be:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80068c0:	e055      	b.n	800696e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a6f      	ldr	r2, [pc, #444]	@ (8006a84 <USB_HC_Init+0x254>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d151      	bne.n	800696e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80068ca:	78fb      	ldrb	r3, [r7, #3]
 80068cc:	015a      	lsls	r2, r3, #5
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	78fa      	ldrb	r2, [r7, #3]
 80068da:	0151      	lsls	r1, r2, #5
 80068dc:	693a      	ldr	r2, [r7, #16]
 80068de:	440a      	add	r2, r1
 80068e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068e4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80068e8:	60d3      	str	r3, [r2, #12]
      break;
 80068ea:	e040      	b.n	800696e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80068ec:	78fb      	ldrb	r3, [r7, #3]
 80068ee:	015a      	lsls	r2, r3, #5
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	4413      	add	r3, r2
 80068f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f8:	461a      	mov	r2, r3
 80068fa:	f240 639d 	movw	r3, #1693	@ 0x69d
 80068fe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006900:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006904:	2b00      	cmp	r3, #0
 8006906:	da34      	bge.n	8006972 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006908:	78fb      	ldrb	r3, [r7, #3]
 800690a:	015a      	lsls	r2, r3, #5
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	4413      	add	r3, r2
 8006910:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	78fa      	ldrb	r2, [r7, #3]
 8006918:	0151      	lsls	r1, r2, #5
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	440a      	add	r2, r1
 800691e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006926:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006928:	e023      	b.n	8006972 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800692a:	78fb      	ldrb	r3, [r7, #3]
 800692c:	015a      	lsls	r2, r3, #5
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	4413      	add	r3, r2
 8006932:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006936:	461a      	mov	r2, r3
 8006938:	f240 2325 	movw	r3, #549	@ 0x225
 800693c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800693e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006942:	2b00      	cmp	r3, #0
 8006944:	da17      	bge.n	8006976 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006946:	78fb      	ldrb	r3, [r7, #3]
 8006948:	015a      	lsls	r2, r3, #5
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	4413      	add	r3, r2
 800694e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	78fa      	ldrb	r2, [r7, #3]
 8006956:	0151      	lsls	r1, r2, #5
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	440a      	add	r2, r1
 800695c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006960:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006964:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006966:	e006      	b.n	8006976 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	77fb      	strb	r3, [r7, #31]
      break;
 800696c:	e004      	b.n	8006978 <USB_HC_Init+0x148>
      break;
 800696e:	bf00      	nop
 8006970:	e002      	b.n	8006978 <USB_HC_Init+0x148>
      break;
 8006972:	bf00      	nop
 8006974:	e000      	b.n	8006978 <USB_HC_Init+0x148>
      break;
 8006976:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006978:	78fb      	ldrb	r3, [r7, #3]
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	4413      	add	r3, r2
 8006980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006984:	461a      	mov	r2, r3
 8006986:	2300      	movs	r3, #0
 8006988:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800698a:	78fb      	ldrb	r3, [r7, #3]
 800698c:	015a      	lsls	r2, r3, #5
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	4413      	add	r3, r2
 8006992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	78fa      	ldrb	r2, [r7, #3]
 800699a:	0151      	lsls	r1, r2, #5
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	440a      	add	r2, r1
 80069a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069a4:	f043 0302 	orr.w	r3, r3, #2
 80069a8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069b0:	699a      	ldr	r2, [r3, #24]
 80069b2:	78fb      	ldrb	r3, [r7, #3]
 80069b4:	f003 030f 	and.w	r3, r3, #15
 80069b8:	2101      	movs	r1, #1
 80069ba:	fa01 f303 	lsl.w	r3, r1, r3
 80069be:	6939      	ldr	r1, [r7, #16]
 80069c0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80069c4:	4313      	orrs	r3, r2
 80069c6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80069d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	da03      	bge.n	80069e4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80069dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069e0:	61bb      	str	r3, [r7, #24]
 80069e2:	e001      	b.n	80069e8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80069e4:	2300      	movs	r3, #0
 80069e6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f7ff fef9 	bl	80067e0 <USB_GetHostSpeed>
 80069ee:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80069f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d106      	bne.n	8006a06 <USB_HC_Init+0x1d6>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d003      	beq.n	8006a06 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80069fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006a02:	617b      	str	r3, [r7, #20]
 8006a04:	e001      	b.n	8006a0a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006a06:	2300      	movs	r3, #0
 8006a08:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a0a:	787b      	ldrb	r3, [r7, #1]
 8006a0c:	059b      	lsls	r3, r3, #22
 8006a0e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006a12:	78bb      	ldrb	r3, [r7, #2]
 8006a14:	02db      	lsls	r3, r3, #11
 8006a16:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a1a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006a1c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006a20:	049b      	lsls	r3, r3, #18
 8006a22:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006a26:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006a28:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006a2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006a2e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	431a      	orrs	r2, r3
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a38:	78fa      	ldrb	r2, [r7, #3]
 8006a3a:	0151      	lsls	r1, r2, #5
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	440a      	add	r2, r1
 8006a40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006a44:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006a48:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006a4a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006a4e:	2b03      	cmp	r3, #3
 8006a50:	d003      	beq.n	8006a5a <USB_HC_Init+0x22a>
 8006a52:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d10f      	bne.n	8006a7a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	015a      	lsls	r2, r3, #5
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	4413      	add	r3, r2
 8006a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	78fa      	ldrb	r2, [r7, #3]
 8006a6a:	0151      	lsls	r1, r2, #5
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	440a      	add	r2, r1
 8006a70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006a78:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006a7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3720      	adds	r7, #32
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	40040000 	.word	0x40040000

08006a88 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b08c      	sub	sp, #48	@ 0x30
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	4613      	mov	r3, r2
 8006a94:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	785b      	ldrb	r3, [r3, #1]
 8006a9e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006aa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006aa4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	4a5d      	ldr	r2, [pc, #372]	@ (8006c20 <USB_HC_StartXfer+0x198>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d12f      	bne.n	8006b0e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006aae:	79fb      	ldrb	r3, [r7, #7]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d11c      	bne.n	8006aee <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	7c9b      	ldrb	r3, [r3, #18]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d003      	beq.n	8006ac4 <USB_HC_StartXfer+0x3c>
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	7c9b      	ldrb	r3, [r3, #18]
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d124      	bne.n	8006b0e <USB_HC_StartXfer+0x86>
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	799b      	ldrb	r3, [r3, #6]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d120      	bne.n	8006b0e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	015a      	lsls	r2, r3, #5
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	69fa      	ldr	r2, [r7, #28]
 8006adc:	0151      	lsls	r1, r2, #5
 8006ade:	6a3a      	ldr	r2, [r7, #32]
 8006ae0:	440a      	add	r2, r1
 8006ae2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aea:	60d3      	str	r3, [r2, #12]
 8006aec:	e00f      	b.n	8006b0e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	791b      	ldrb	r3, [r3, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10b      	bne.n	8006b0e <USB_HC_StartXfer+0x86>
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	795b      	ldrb	r3, [r3, #5]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d107      	bne.n	8006b0e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	785b      	ldrb	r3, [r3, #1]
 8006b02:	4619      	mov	r1, r3
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f000 fb6b 	bl	80071e0 <USB_DoPing>
        return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	e232      	b.n	8006f74 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	799b      	ldrb	r3, [r3, #6]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d158      	bne.n	8006bc8 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006b16:	2301      	movs	r3, #1
 8006b18:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	78db      	ldrb	r3, [r3, #3]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d007      	beq.n	8006b32 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	8a92      	ldrh	r2, [r2, #20]
 8006b28:	fb03 f202 	mul.w	r2, r3, r2
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	61da      	str	r2, [r3, #28]
 8006b30:	e07c      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	7c9b      	ldrb	r3, [r3, #18]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d130      	bne.n	8006b9c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	2bbc      	cmp	r3, #188	@ 0xbc
 8006b40:	d918      	bls.n	8006b74 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	8a9b      	ldrh	r3, [r3, #20]
 8006b46:	461a      	mov	r2, r3
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	69da      	ldr	r2, [r3, #28]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d003      	beq.n	8006b64 <USB_HC_StartXfer+0xdc>
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d103      	bne.n	8006b6c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	2202      	movs	r2, #2
 8006b68:	60da      	str	r2, [r3, #12]
 8006b6a:	e05f      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	60da      	str	r2, [r3, #12]
 8006b72:	e05b      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	6a1a      	ldr	r2, [r3, #32]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d007      	beq.n	8006b94 <USB_HC_StartXfer+0x10c>
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d003      	beq.n	8006b94 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	2204      	movs	r2, #4
 8006b90:	60da      	str	r2, [r3, #12]
 8006b92:	e04b      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	2203      	movs	r2, #3
 8006b98:	60da      	str	r2, [r3, #12]
 8006b9a:	e047      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006b9c:	79fb      	ldrb	r3, [r7, #7]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d10d      	bne.n	8006bbe <USB_HC_StartXfer+0x136>
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	8a92      	ldrh	r2, [r2, #20]
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d907      	bls.n	8006bbe <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006bae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	8a92      	ldrh	r2, [r2, #20]
 8006bb4:	fb03 f202 	mul.w	r2, r3, r2
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	61da      	str	r2, [r3, #28]
 8006bbc:	e036      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	6a1a      	ldr	r2, [r3, #32]
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	61da      	str	r2, [r3, #28]
 8006bc6:	e031      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d018      	beq.n	8006c02 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	8a92      	ldrh	r2, [r2, #20]
 8006bd8:	4413      	add	r3, r2
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	8a92      	ldrh	r2, [r2, #20]
 8006be0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006be4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006be6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006be8:	8b7b      	ldrh	r3, [r7, #26]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d90b      	bls.n	8006c06 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006bee:	8b7b      	ldrh	r3, [r7, #26]
 8006bf0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006bf2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006bf4:	68ba      	ldr	r2, [r7, #8]
 8006bf6:	8a92      	ldrh	r2, [r2, #20]
 8006bf8:	fb03 f202 	mul.w	r2, r3, r2
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	61da      	str	r2, [r3, #28]
 8006c00:	e001      	b.n	8006c06 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006c02:	2301      	movs	r3, #1
 8006c04:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	78db      	ldrb	r3, [r3, #3]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006c0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	8a92      	ldrh	r2, [r2, #20]
 8006c14:	fb03 f202 	mul.w	r2, r3, r2
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	61da      	str	r2, [r3, #28]
 8006c1c:	e006      	b.n	8006c2c <USB_HC_StartXfer+0x1a4>
 8006c1e:	bf00      	nop
 8006c20:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	6a1a      	ldr	r2, [r3, #32]
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	69db      	ldr	r3, [r3, #28]
 8006c30:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006c34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006c36:	04d9      	lsls	r1, r3, #19
 8006c38:	4ba3      	ldr	r3, [pc, #652]	@ (8006ec8 <USB_HC_StartXfer+0x440>)
 8006c3a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006c3c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	7d9b      	ldrb	r3, [r3, #22]
 8006c42:	075b      	lsls	r3, r3, #29
 8006c44:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006c48:	69f9      	ldr	r1, [r7, #28]
 8006c4a:	0148      	lsls	r0, r1, #5
 8006c4c:	6a39      	ldr	r1, [r7, #32]
 8006c4e:	4401      	add	r1, r0
 8006c50:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006c54:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006c56:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006c58:	79fb      	ldrb	r3, [r7, #7]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d009      	beq.n	8006c72 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	6999      	ldr	r1, [r3, #24]
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	015a      	lsls	r2, r3, #5
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	4413      	add	r3, r2
 8006c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c6e:	460a      	mov	r2, r1
 8006c70:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006c72:	6a3b      	ldr	r3, [r7, #32]
 8006c74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	bf0c      	ite	eq
 8006c82:	2301      	moveq	r3, #1
 8006c84:	2300      	movne	r3, #0
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006c8a:	69fb      	ldr	r3, [r7, #28]
 8006c8c:	015a      	lsls	r2, r3, #5
 8006c8e:	6a3b      	ldr	r3, [r7, #32]
 8006c90:	4413      	add	r3, r2
 8006c92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	69fa      	ldr	r2, [r7, #28]
 8006c9a:	0151      	lsls	r1, r2, #5
 8006c9c:	6a3a      	ldr	r2, [r7, #32]
 8006c9e:	440a      	add	r2, r1
 8006ca0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ca4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006ca8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	6a3b      	ldr	r3, [r7, #32]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	7e7b      	ldrb	r3, [r7, #25]
 8006cba:	075b      	lsls	r3, r3, #29
 8006cbc:	69f9      	ldr	r1, [r7, #28]
 8006cbe:	0148      	lsls	r0, r1, #5
 8006cc0:	6a39      	ldr	r1, [r7, #32]
 8006cc2:	4401      	add	r1, r0
 8006cc4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	799b      	ldrb	r3, [r3, #6]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	f040 80c3 	bne.w	8006e5c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	7c5b      	ldrb	r3, [r3, #17]
 8006cda:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	69fa      	ldr	r2, [r7, #28]
 8006ce4:	0151      	lsls	r1, r2, #5
 8006ce6:	6a3a      	ldr	r2, [r7, #32]
 8006ce8:	440a      	add	r2, r1
 8006cea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006cee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006cf2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	015a      	lsls	r2, r3, #5
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	0151      	lsls	r1, r2, #5
 8006d06:	6a3a      	ldr	r2, [r7, #32]
 8006d08:	440a      	add	r2, r1
 8006d0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d0e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006d12:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	79db      	ldrb	r3, [r3, #7]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d123      	bne.n	8006d64 <USB_HC_StartXfer+0x2dc>
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	78db      	ldrb	r3, [r3, #3]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d11f      	bne.n	8006d64 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	015a      	lsls	r2, r3, #5
 8006d28:	6a3b      	ldr	r3, [r7, #32]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	69fa      	ldr	r2, [r7, #28]
 8006d34:	0151      	lsls	r1, r2, #5
 8006d36:	6a3a      	ldr	r2, [r7, #32]
 8006d38:	440a      	add	r2, r1
 8006d3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d42:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	015a      	lsls	r2, r3, #5
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	69fa      	ldr	r2, [r7, #28]
 8006d54:	0151      	lsls	r1, r2, #5
 8006d56:	6a3a      	ldr	r2, [r7, #32]
 8006d58:	440a      	add	r2, r1
 8006d5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d62:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	7c9b      	ldrb	r3, [r3, #18]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d003      	beq.n	8006d74 <USB_HC_StartXfer+0x2ec>
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	7c9b      	ldrb	r3, [r3, #18]
 8006d70:	2b03      	cmp	r3, #3
 8006d72:	d117      	bne.n	8006da4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d113      	bne.n	8006da4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	78db      	ldrb	r3, [r3, #3]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d10f      	bne.n	8006da4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	015a      	lsls	r2, r3, #5
 8006d88:	6a3b      	ldr	r3, [r7, #32]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	69fa      	ldr	r2, [r7, #28]
 8006d94:	0151      	lsls	r1, r2, #5
 8006d96:	6a3a      	ldr	r2, [r7, #32]
 8006d98:	440a      	add	r2, r1
 8006d9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	7c9b      	ldrb	r3, [r3, #18]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d162      	bne.n	8006e72 <USB_HC_StartXfer+0x3ea>
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	78db      	ldrb	r3, [r3, #3]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d15e      	bne.n	8006e72 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	3b01      	subs	r3, #1
 8006dba:	2b03      	cmp	r3, #3
 8006dbc:	d858      	bhi.n	8006e70 <USB_HC_StartXfer+0x3e8>
 8006dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc4 <USB_HC_StartXfer+0x33c>)
 8006dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc4:	08006dd5 	.word	0x08006dd5
 8006dc8:	08006df7 	.word	0x08006df7
 8006dcc:	08006e19 	.word	0x08006e19
 8006dd0:	08006e3b 	.word	0x08006e3b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	015a      	lsls	r2, r3, #5
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	4413      	add	r3, r2
 8006ddc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	69fa      	ldr	r2, [r7, #28]
 8006de4:	0151      	lsls	r1, r2, #5
 8006de6:	6a3a      	ldr	r2, [r7, #32]
 8006de8:	440a      	add	r2, r1
 8006dea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006df2:	6053      	str	r3, [r2, #4]
          break;
 8006df4:	e03d      	b.n	8006e72 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	015a      	lsls	r2, r3, #5
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	69fa      	ldr	r2, [r7, #28]
 8006e06:	0151      	lsls	r1, r2, #5
 8006e08:	6a3a      	ldr	r2, [r7, #32]
 8006e0a:	440a      	add	r2, r1
 8006e0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e10:	f043 030e 	orr.w	r3, r3, #14
 8006e14:	6053      	str	r3, [r2, #4]
          break;
 8006e16:	e02c      	b.n	8006e72 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	015a      	lsls	r2, r3, #5
 8006e1c:	6a3b      	ldr	r3, [r7, #32]
 8006e1e:	4413      	add	r3, r2
 8006e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	69fa      	ldr	r2, [r7, #28]
 8006e28:	0151      	lsls	r1, r2, #5
 8006e2a:	6a3a      	ldr	r2, [r7, #32]
 8006e2c:	440a      	add	r2, r1
 8006e2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006e36:	6053      	str	r3, [r2, #4]
          break;
 8006e38:	e01b      	b.n	8006e72 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	015a      	lsls	r2, r3, #5
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	4413      	add	r3, r2
 8006e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	69fa      	ldr	r2, [r7, #28]
 8006e4a:	0151      	lsls	r1, r2, #5
 8006e4c:	6a3a      	ldr	r2, [r7, #32]
 8006e4e:	440a      	add	r2, r1
 8006e50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e58:	6053      	str	r3, [r2, #4]
          break;
 8006e5a:	e00a      	b.n	8006e72 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e68:	461a      	mov	r2, r3
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	6053      	str	r3, [r2, #4]
 8006e6e:	e000      	b.n	8006e72 <USB_HC_StartXfer+0x3ea>
          break;
 8006e70:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	015a      	lsls	r2, r3, #5
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	4413      	add	r3, r2
 8006e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e88:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	78db      	ldrb	r3, [r3, #3]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d004      	beq.n	8006e9c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e98:	613b      	str	r3, [r7, #16]
 8006e9a:	e003      	b.n	8006ea4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006ea2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006eaa:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	6a3b      	ldr	r3, [r7, #32]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eb8:	461a      	mov	r2, r3
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006ebe:	79fb      	ldrb	r3, [r7, #7]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d003      	beq.n	8006ecc <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	e055      	b.n	8006f74 <USB_HC_StartXfer+0x4ec>
 8006ec8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	78db      	ldrb	r3, [r3, #3]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d14e      	bne.n	8006f72 <USB_HC_StartXfer+0x4ea>
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d04a      	beq.n	8006f72 <USB_HC_StartXfer+0x4ea>
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	79db      	ldrb	r3, [r3, #7]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d146      	bne.n	8006f72 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	7c9b      	ldrb	r3, [r3, #18]
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d831      	bhi.n	8006f50 <USB_HC_StartXfer+0x4c8>
 8006eec:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef4 <USB_HC_StartXfer+0x46c>)
 8006eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef2:	bf00      	nop
 8006ef4:	08006f05 	.word	0x08006f05
 8006ef8:	08006f29 	.word	0x08006f29
 8006efc:	08006f05 	.word	0x08006f05
 8006f00:	08006f29 	.word	0x08006f29
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	6a1b      	ldr	r3, [r3, #32]
 8006f08:	3303      	adds	r3, #3
 8006f0a:	089b      	lsrs	r3, r3, #2
 8006f0c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006f0e:	8afa      	ldrh	r2, [r7, #22]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d91c      	bls.n	8006f54 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	f043 0220 	orr.w	r2, r3, #32
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	619a      	str	r2, [r3, #24]
        }
        break;
 8006f26:	e015      	b.n	8006f54 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	3303      	adds	r3, #3
 8006f2e:	089b      	lsrs	r3, r3, #2
 8006f30:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006f32:	8afa      	ldrh	r2, [r7, #22]
 8006f34:	6a3b      	ldr	r3, [r7, #32]
 8006f36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d90a      	bls.n	8006f58 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	619a      	str	r2, [r3, #24]
        }
        break;
 8006f4e:	e003      	b.n	8006f58 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006f50:	bf00      	nop
 8006f52:	e002      	b.n	8006f5a <USB_HC_StartXfer+0x4d2>
        break;
 8006f54:	bf00      	nop
 8006f56:	e000      	b.n	8006f5a <USB_HC_StartXfer+0x4d2>
        break;
 8006f58:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	6999      	ldr	r1, [r3, #24]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	785a      	ldrb	r2, [r3, #1]
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2000      	movs	r0, #0
 8006f6a:	9000      	str	r0, [sp, #0]
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f7ff f9c9 	bl	8006304 <USB_WritePacket>
  }

  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3728      	adds	r7, #40	@ 0x28
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	b29b      	uxth	r3, r3
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b089      	sub	sp, #36	@ 0x24
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006fae:	78fb      	ldrb	r3, [r7, #3]
 8006fb0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	015a      	lsls	r2, r3, #5
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	0c9b      	lsrs	r3, r3, #18
 8006fc6:	f003 0303 	and.w	r3, r3, #3
 8006fca:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	0fdb      	lsrs	r3, r3, #31
 8006fdc:	f003 0301 	and.w	r3, r3, #1
 8006fe0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	0fdb      	lsrs	r3, r3, #31
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f003 0320 	and.w	r3, r3, #32
 8007000:	2b20      	cmp	r3, #32
 8007002:	d10d      	bne.n	8007020 <USB_HC_Halt+0x82>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10a      	bne.n	8007020 <USB_HC_Halt+0x82>
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d005      	beq.n	800701c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d002      	beq.n	800701c <USB_HC_Halt+0x7e>
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	2b03      	cmp	r3, #3
 800701a:	d101      	bne.n	8007020 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800701c:	2300      	movs	r3, #0
 800701e:	e0d8      	b.n	80071d2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <USB_HC_Halt+0x8e>
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	2b02      	cmp	r3, #2
 800702a:	d173      	bne.n	8007114 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	4413      	add	r3, r2
 8007034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69ba      	ldr	r2, [r7, #24]
 800703c:	0151      	lsls	r1, r2, #5
 800703e:	69fa      	ldr	r2, [r7, #28]
 8007040:	440a      	add	r2, r1
 8007042:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007046:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800704a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f003 0320 	and.w	r3, r3, #32
 8007054:	2b00      	cmp	r3, #0
 8007056:	d14a      	bne.n	80070ee <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d133      	bne.n	80070cc <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	4413      	add	r3, r2
 800706c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	69ba      	ldr	r2, [r7, #24]
 8007074:	0151      	lsls	r1, r2, #5
 8007076:	69fa      	ldr	r2, [r7, #28]
 8007078:	440a      	add	r2, r1
 800707a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800707e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007082:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	4413      	add	r3, r2
 800708c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	0151      	lsls	r1, r2, #5
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	440a      	add	r2, r1
 800709a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800709e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070a2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	3301      	adds	r3, #1
 80070a8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80070b0:	d82e      	bhi.n	8007110 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	015a      	lsls	r2, r3, #5
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070c8:	d0ec      	beq.n	80070a4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80070ca:	e081      	b.n	80071d0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	69ba      	ldr	r2, [r7, #24]
 80070dc:	0151      	lsls	r1, r2, #5
 80070de:	69fa      	ldr	r2, [r7, #28]
 80070e0:	440a      	add	r2, r1
 80070e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070ea:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80070ec:	e070      	b.n	80071d0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	0151      	lsls	r1, r2, #5
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	440a      	add	r2, r1
 8007104:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007108:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800710c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800710e:	e05f      	b.n	80071d0 <USB_HC_Halt+0x232>
            break;
 8007110:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007112:	e05d      	b.n	80071d0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	4413      	add	r3, r2
 800711c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	69ba      	ldr	r2, [r7, #24]
 8007124:	0151      	lsls	r1, r2, #5
 8007126:	69fa      	ldr	r2, [r7, #28]
 8007128:	440a      	add	r2, r1
 800712a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800712e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007132:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d133      	bne.n	80071ac <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	4413      	add	r3, r2
 800714c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69ba      	ldr	r2, [r7, #24]
 8007154:	0151      	lsls	r1, r2, #5
 8007156:	69fa      	ldr	r2, [r7, #28]
 8007158:	440a      	add	r2, r1
 800715a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800715e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007162:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	015a      	lsls	r2, r3, #5
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	4413      	add	r3, r2
 800716c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	69ba      	ldr	r2, [r7, #24]
 8007174:	0151      	lsls	r1, r2, #5
 8007176:	69fa      	ldr	r2, [r7, #28]
 8007178:	440a      	add	r2, r1
 800717a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800717e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007182:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	3301      	adds	r3, #1
 8007188:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007190:	d81d      	bhi.n	80071ce <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	4413      	add	r3, r2
 800719a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071a8:	d0ec      	beq.n	8007184 <USB_HC_Halt+0x1e6>
 80071aa:	e011      	b.n	80071d0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	015a      	lsls	r2, r3, #5
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	4413      	add	r3, r2
 80071b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	0151      	lsls	r1, r2, #5
 80071be:	69fa      	ldr	r2, [r7, #28]
 80071c0:	440a      	add	r2, r1
 80071c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071ca:	6013      	str	r3, [r2, #0]
 80071cc:	e000      	b.n	80071d0 <USB_HC_Halt+0x232>
          break;
 80071ce:	bf00      	nop
    }
  }

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3724      	adds	r7, #36	@ 0x24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
	...

080071e0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b087      	sub	sp, #28
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	460b      	mov	r3, r1
 80071ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80071f0:	78fb      	ldrb	r3, [r7, #3]
 80071f2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80071f4:	2301      	movs	r3, #1
 80071f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	04da      	lsls	r2, r3, #19
 80071fc:	4b15      	ldr	r3, [pc, #84]	@ (8007254 <USB_DoPing+0x74>)
 80071fe:	4013      	ands	r3, r2
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	0151      	lsls	r1, r2, #5
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	440a      	add	r2, r1
 8007208:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800720c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007210:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	015a      	lsls	r2, r3, #5
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	4413      	add	r3, r2
 800721a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007228:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007230:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	4413      	add	r3, r2
 800723a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800723e:	461a      	mov	r2, r3
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	371c      	adds	r7, #28
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	1ff80000 	.word	0x1ff80000

08007258 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b088      	sub	sp, #32
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007260:	2300      	movs	r3, #0
 8007262:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f7fe ff8c 	bl	800618a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007272:	2110      	movs	r1, #16
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f7fe ffe5 	bl	8006244 <USB_FlushTxFifo>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f7ff f80f 	bl	80062a8 <USB_FlushRxFifo>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d001      	beq.n	8007294 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007294:	2300      	movs	r3, #0
 8007296:	61bb      	str	r3, [r7, #24]
 8007298:	e01f      	b.n	80072da <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800729a:	69bb      	ldr	r3, [r7, #24]
 800729c:	015a      	lsls	r2, r3, #5
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	4413      	add	r3, r2
 80072a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072b0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072b8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80072c0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	015a      	lsls	r2, r3, #5
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	4413      	add	r3, r2
 80072ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ce:	461a      	mov	r2, r3
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	3301      	adds	r3, #1
 80072d8:	61bb      	str	r3, [r7, #24]
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	2b0f      	cmp	r3, #15
 80072de:	d9dc      	bls.n	800729a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80072e0:	2300      	movs	r3, #0
 80072e2:	61bb      	str	r3, [r7, #24]
 80072e4:	e034      	b.n	8007350 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072fc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007304:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800730c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	015a      	lsls	r2, r3, #5
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	4413      	add	r3, r2
 8007316:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800731a:	461a      	mov	r2, r3
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	3301      	adds	r3, #1
 8007324:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800732c:	d80c      	bhi.n	8007348 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	4413      	add	r3, r2
 8007336:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007340:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007344:	d0ec      	beq.n	8007320 <USB_StopHost+0xc8>
 8007346:	e000      	b.n	800734a <USB_StopHost+0xf2>
        break;
 8007348:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	3301      	adds	r3, #1
 800734e:	61bb      	str	r3, [r7, #24]
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2b0f      	cmp	r3, #15
 8007354:	d9c7      	bls.n	80072e6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800735c:	461a      	mov	r2, r3
 800735e:	f04f 33ff 	mov.w	r3, #4294967295
 8007362:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f04f 32ff 	mov.w	r2, #4294967295
 800736a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7fe fefb 	bl	8006168 <USB_EnableGlobalInt>

  return ret;
 8007372:	7ffb      	ldrb	r3, [r7, #31]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3720      	adds	r7, #32
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800737c:	b590      	push	{r4, r7, lr}
 800737e:	b089      	sub	sp, #36	@ 0x24
 8007380:	af04      	add	r7, sp, #16
 8007382:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007384:	2301      	movs	r3, #1
 8007386:	2202      	movs	r2, #2
 8007388:	2102      	movs	r1, #2
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fc85 	bl	8007c9a <USBH_FindInterface>
 8007390:	4603      	mov	r3, r0
 8007392:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007394:	7bfb      	ldrb	r3, [r7, #15]
 8007396:	2bff      	cmp	r3, #255	@ 0xff
 8007398:	d002      	beq.n	80073a0 <USBH_CDC_InterfaceInit+0x24>
 800739a:	7bfb      	ldrb	r3, [r7, #15]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d901      	bls.n	80073a4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80073a0:	2302      	movs	r3, #2
 80073a2:	e13d      	b.n	8007620 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
 80073a6:	4619      	mov	r1, r3
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 fc5a 	bl	8007c62 <USBH_SelectInterface>
 80073ae:	4603      	mov	r3, r0
 80073b0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80073b2:	7bbb      	ldrb	r3, [r7, #14]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d001      	beq.n	80073bc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80073b8:	2302      	movs	r3, #2
 80073ba:	e131      	b.n	8007620 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80073c2:	2050      	movs	r0, #80	@ 0x50
 80073c4:	f002 fb64 	bl	8009a90 <malloc>
 80073c8:	4603      	mov	r3, r0
 80073ca:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80073d2:	69db      	ldr	r3, [r3, #28]
 80073d4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80073dc:	2302      	movs	r3, #2
 80073de:	e11f      	b.n	8007620 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80073e0:	2250      	movs	r2, #80	@ 0x50
 80073e2:	2100      	movs	r1, #0
 80073e4:	68b8      	ldr	r0, [r7, #8]
 80073e6:	f002 fc11 	bl	8009c0c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	211a      	movs	r1, #26
 80073f0:	fb01 f303 	mul.w	r3, r1, r3
 80073f4:	4413      	add	r3, r2
 80073f6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	b25b      	sxtb	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	da15      	bge.n	800742e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007402:	7bfb      	ldrb	r3, [r7, #15]
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	211a      	movs	r1, #26
 8007408:	fb01 f303 	mul.w	r3, r1, r3
 800740c:	4413      	add	r3, r2
 800740e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007412:	781a      	ldrb	r2, [r3, #0]
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007418:	7bfb      	ldrb	r3, [r7, #15]
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	211a      	movs	r1, #26
 800741e:	fb01 f303 	mul.w	r3, r1, r3
 8007422:	4413      	add	r3, r2
 8007424:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007428:	881a      	ldrh	r2, [r3, #0]
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	785b      	ldrb	r3, [r3, #1]
 8007432:	4619      	mov	r1, r3
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f001 ffbe 	bl	80093b6 <USBH_AllocPipe>
 800743a:	4603      	mov	r3, r0
 800743c:	461a      	mov	r2, r3
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	7819      	ldrb	r1, [r3, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	7858      	ldrb	r0, [r3, #1]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	8952      	ldrh	r2, [r2, #10]
 800745a:	9202      	str	r2, [sp, #8]
 800745c:	2203      	movs	r2, #3
 800745e:	9201      	str	r2, [sp, #4]
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	4623      	mov	r3, r4
 8007464:	4602      	mov	r2, r0
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f001 ff76 	bl	8009358 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	2200      	movs	r2, #0
 8007472:	4619      	mov	r1, r3
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f002 fa85 	bl	8009984 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800747a:	2300      	movs	r3, #0
 800747c:	2200      	movs	r2, #0
 800747e:	210a      	movs	r1, #10
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 fc0a 	bl	8007c9a <USBH_FindInterface>
 8007486:	4603      	mov	r3, r0
 8007488:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800748a:	7bfb      	ldrb	r3, [r7, #15]
 800748c:	2bff      	cmp	r3, #255	@ 0xff
 800748e:	d002      	beq.n	8007496 <USBH_CDC_InterfaceInit+0x11a>
 8007490:	7bfb      	ldrb	r3, [r7, #15]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d901      	bls.n	800749a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007496:	2302      	movs	r3, #2
 8007498:	e0c2      	b.n	8007620 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800749a:	7bfb      	ldrb	r3, [r7, #15]
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	211a      	movs	r1, #26
 80074a0:	fb01 f303 	mul.w	r3, r1, r3
 80074a4:	4413      	add	r3, r2
 80074a6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	b25b      	sxtb	r3, r3
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	da16      	bge.n	80074e0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	211a      	movs	r1, #26
 80074b8:	fb01 f303 	mul.w	r3, r1, r3
 80074bc:	4413      	add	r3, r2
 80074be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80074c2:	781a      	ldrb	r2, [r3, #0]
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80074c8:	7bfb      	ldrb	r3, [r7, #15]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	211a      	movs	r1, #26
 80074ce:	fb01 f303 	mul.w	r3, r1, r3
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80074d8:	881a      	ldrh	r2, [r3, #0]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	835a      	strh	r2, [r3, #26]
 80074de:	e015      	b.n	800750c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80074e0:	7bfb      	ldrb	r3, [r7, #15]
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	211a      	movs	r1, #26
 80074e6:	fb01 f303 	mul.w	r3, r1, r3
 80074ea:	4413      	add	r3, r2
 80074ec:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80074f0:	781a      	ldrb	r2, [r3, #0]
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80074f6:	7bfb      	ldrb	r3, [r7, #15]
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	211a      	movs	r1, #26
 80074fc:	fb01 f303 	mul.w	r3, r1, r3
 8007500:	4413      	add	r3, r2
 8007502:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007506:	881a      	ldrh	r2, [r3, #0]
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800750c:	7bfb      	ldrb	r3, [r7, #15]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	211a      	movs	r1, #26
 8007512:	fb01 f303 	mul.w	r3, r1, r3
 8007516:	4413      	add	r3, r2
 8007518:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	b25b      	sxtb	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	da16      	bge.n	8007552 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	211a      	movs	r1, #26
 800752a:	fb01 f303 	mul.w	r3, r1, r3
 800752e:	4413      	add	r3, r2
 8007530:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007534:	781a      	ldrb	r2, [r3, #0]
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800753a:	7bfb      	ldrb	r3, [r7, #15]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	211a      	movs	r1, #26
 8007540:	fb01 f303 	mul.w	r3, r1, r3
 8007544:	4413      	add	r3, r2
 8007546:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800754a:	881a      	ldrh	r2, [r3, #0]
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	835a      	strh	r2, [r3, #26]
 8007550:	e015      	b.n	800757e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007552:	7bfb      	ldrb	r3, [r7, #15]
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	211a      	movs	r1, #26
 8007558:	fb01 f303 	mul.w	r3, r1, r3
 800755c:	4413      	add	r3, r2
 800755e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007562:	781a      	ldrb	r2, [r3, #0]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007568:	7bfb      	ldrb	r3, [r7, #15]
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	211a      	movs	r1, #26
 800756e:	fb01 f303 	mul.w	r3, r1, r3
 8007572:	4413      	add	r3, r2
 8007574:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007578:	881a      	ldrh	r2, [r3, #0]
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	7b9b      	ldrb	r3, [r3, #14]
 8007582:	4619      	mov	r1, r3
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f001 ff16 	bl	80093b6 <USBH_AllocPipe>
 800758a:	4603      	mov	r3, r0
 800758c:	461a      	mov	r2, r3
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	7bdb      	ldrb	r3, [r3, #15]
 8007596:	4619      	mov	r1, r3
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f001 ff0c 	bl	80093b6 <USBH_AllocPipe>
 800759e:	4603      	mov	r3, r0
 80075a0:	461a      	mov	r2, r3
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	7b59      	ldrb	r1, [r3, #13]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	7b98      	ldrb	r0, [r3, #14]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	8b12      	ldrh	r2, [r2, #24]
 80075be:	9202      	str	r2, [sp, #8]
 80075c0:	2202      	movs	r2, #2
 80075c2:	9201      	str	r2, [sp, #4]
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	4623      	mov	r3, r4
 80075c8:	4602      	mov	r2, r0
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f001 fec4 	bl	8009358 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	7b19      	ldrb	r1, [r3, #12]
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	7bd8      	ldrb	r0, [r3, #15]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	8b52      	ldrh	r2, [r2, #26]
 80075e8:	9202      	str	r2, [sp, #8]
 80075ea:	2202      	movs	r2, #2
 80075ec:	9201      	str	r2, [sp, #4]
 80075ee:	9300      	str	r3, [sp, #0]
 80075f0:	4623      	mov	r3, r4
 80075f2:	4602      	mov	r2, r0
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f001 feaf 	bl	8009358 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	7b5b      	ldrb	r3, [r3, #13]
 8007606:	2200      	movs	r2, #0
 8007608:	4619      	mov	r1, r3
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f002 f9ba 	bl	8009984 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	7b1b      	ldrb	r3, [r3, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	4619      	mov	r1, r3
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f002 f9b3 	bl	8009984 <USBH_LL_SetToggle>

  return USBH_OK;
 800761e:	2300      	movs	r3, #0
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	bd90      	pop	{r4, r7, pc}

08007628 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007636:	69db      	ldr	r3, [r3, #28]
 8007638:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00e      	beq.n	8007660 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	4619      	mov	r1, r3
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f001 fea4 	bl	8009396 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	4619      	mov	r1, r3
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f001 fecf 	bl	80093f8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	7b1b      	ldrb	r3, [r3, #12]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00e      	beq.n	8007686 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	7b1b      	ldrb	r3, [r3, #12]
 800766c:	4619      	mov	r1, r3
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f001 fe91 	bl	8009396 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	7b1b      	ldrb	r3, [r3, #12]
 8007678:	4619      	mov	r1, r3
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f001 febc 	bl	80093f8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	7b5b      	ldrb	r3, [r3, #13]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00e      	beq.n	80076ac <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	7b5b      	ldrb	r3, [r3, #13]
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f001 fe7e 	bl	8009396 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	7b5b      	ldrb	r3, [r3, #13]
 800769e:	4619      	mov	r1, r3
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f001 fea9 	bl	80093f8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00b      	beq.n	80076d0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076be:	69db      	ldr	r3, [r3, #28]
 80076c0:	4618      	mov	r0, r3
 80076c2:	f002 f9ed 	bl	8009aa0 <free>
    phost->pActiveClass->pData = 0U;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076cc:	2200      	movs	r2, #0
 80076ce:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80076d0:	2300      	movs	r3, #0
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b084      	sub	sp, #16
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	3340      	adds	r3, #64	@ 0x40
 80076f0:	4619      	mov	r1, r3
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f8b1 	bl	800785a <GetLineCoding>
 80076f8:	4603      	mov	r3, r0
 80076fa:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80076fc:	7afb      	ldrb	r3, [r7, #11]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d105      	bne.n	800770e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007708:	2102      	movs	r1, #2
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800770e:	7afb      	ldrb	r3, [r7, #11]
}
 8007710:	4618      	mov	r0, r3
 8007712:	3710      	adds	r7, #16
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007720:	2301      	movs	r3, #1
 8007722:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007724:	2300      	movs	r3, #0
 8007726:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800772e:	69db      	ldr	r3, [r3, #28]
 8007730:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007738:	2b04      	cmp	r3, #4
 800773a:	d877      	bhi.n	800782c <USBH_CDC_Process+0x114>
 800773c:	a201      	add	r2, pc, #4	@ (adr r2, 8007744 <USBH_CDC_Process+0x2c>)
 800773e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007742:	bf00      	nop
 8007744:	08007759 	.word	0x08007759
 8007748:	0800775f 	.word	0x0800775f
 800774c:	0800778f 	.word	0x0800778f
 8007750:	08007803 	.word	0x08007803
 8007754:	08007811 	.word	0x08007811
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007758:	2300      	movs	r3, #0
 800775a:	73fb      	strb	r3, [r7, #15]
      break;
 800775c:	e06d      	b.n	800783a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007762:	4619      	mov	r1, r3
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f897 	bl	8007898 <SetLineCoding>
 800776a:	4603      	mov	r3, r0
 800776c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800776e:	7bbb      	ldrb	r3, [r7, #14]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d104      	bne.n	800777e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800777c:	e058      	b.n	8007830 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800777e:	7bbb      	ldrb	r3, [r7, #14]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d055      	beq.n	8007830 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2204      	movs	r2, #4
 8007788:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800778c:	e050      	b.n	8007830 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	3340      	adds	r3, #64	@ 0x40
 8007792:	4619      	mov	r1, r3
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f860 	bl	800785a <GetLineCoding>
 800779a:	4603      	mov	r3, r0
 800779c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800779e:	7bbb      	ldrb	r3, [r7, #14]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d126      	bne.n	80077f2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077b6:	791b      	ldrb	r3, [r3, #4]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d13b      	bne.n	8007834 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077c6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d133      	bne.n	8007834 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077d6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80077d8:	429a      	cmp	r2, r3
 80077da:	d12b      	bne.n	8007834 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077e4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d124      	bne.n	8007834 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 f958 	bl	8007aa0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80077f0:	e020      	b.n	8007834 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80077f2:	7bbb      	ldrb	r3, [r7, #14]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d01d      	beq.n	8007834 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	2204      	movs	r2, #4
 80077fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007800:	e018      	b.n	8007834 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f867 	bl	80078d6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 f8da 	bl	80079c2 <CDC_ProcessReception>
      break;
 800780e:	e014      	b.n	800783a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007810:	2100      	movs	r1, #0
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f001 f81a 	bl	800884c <USBH_ClrFeature>
 8007818:	4603      	mov	r3, r0
 800781a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800781c:	7bbb      	ldrb	r3, [r7, #14]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10a      	bne.n	8007838 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800782a:	e005      	b.n	8007838 <USBH_CDC_Process+0x120>

    default:
      break;
 800782c:	bf00      	nop
 800782e:	e004      	b.n	800783a <USBH_CDC_Process+0x122>
      break;
 8007830:	bf00      	nop
 8007832:	e002      	b.n	800783a <USBH_CDC_Process+0x122>
      break;
 8007834:	bf00      	nop
 8007836:	e000      	b.n	800783a <USBH_CDC_Process+0x122>
      break;
 8007838:	bf00      	nop

  }

  return status;
 800783a:	7bfb      	ldrb	r3, [r7, #15]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	370c      	adds	r7, #12
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800785a:	b580      	push	{r7, lr}
 800785c:	b082      	sub	sp, #8
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
 8007862:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	22a1      	movs	r2, #161	@ 0xa1
 8007868:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2221      	movs	r2, #33	@ 0x21
 800786e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2207      	movs	r2, #7
 8007880:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	2207      	movs	r2, #7
 8007886:	4619      	mov	r1, r3
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f001 fb14 	bl	8008eb6 <USBH_CtlReq>
 800788e:	4603      	mov	r3, r0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2221      	movs	r2, #33	@ 0x21
 80078a6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2220      	movs	r2, #32
 80078ac:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2207      	movs	r2, #7
 80078be:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	2207      	movs	r2, #7
 80078c4:	4619      	mov	r1, r3
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f001 faf5 	bl	8008eb6 <USBH_CtlReq>
 80078cc:	4603      	mov	r3, r0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3708      	adds	r7, #8
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b086      	sub	sp, #24
 80078da:	af02      	add	r7, sp, #8
 80078dc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078e4:	69db      	ldr	r3, [r3, #28]
 80078e6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80078e8:	2300      	movs	r3, #0
 80078ea:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d002      	beq.n	80078fc <CDC_ProcessTransmission+0x26>
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d023      	beq.n	8007942 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80078fa:	e05e      	b.n	80079ba <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	8b12      	ldrh	r2, [r2, #24]
 8007904:	4293      	cmp	r3, r2
 8007906:	d90b      	bls.n	8007920 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	69d9      	ldr	r1, [r3, #28]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	8b1a      	ldrh	r2, [r3, #24]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	7b5b      	ldrb	r3, [r3, #13]
 8007914:	2001      	movs	r0, #1
 8007916:	9000      	str	r0, [sp, #0]
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f001 fcda 	bl	80092d2 <USBH_BulkSendData>
 800791e:	e00b      	b.n	8007938 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007928:	b29a      	uxth	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	7b5b      	ldrb	r3, [r3, #13]
 800792e:	2001      	movs	r0, #1
 8007930:	9000      	str	r0, [sp, #0]
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f001 fccd 	bl	80092d2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2202      	movs	r2, #2
 800793c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007940:	e03b      	b.n	80079ba <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	7b5b      	ldrb	r3, [r3, #13]
 8007946:	4619      	mov	r1, r3
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f001 fff1 	bl	8009930 <USBH_LL_GetURBState>
 800794e:	4603      	mov	r3, r0
 8007950:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007952:	7afb      	ldrb	r3, [r7, #11]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d128      	bne.n	80079aa <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	8b12      	ldrh	r2, [r2, #24]
 8007960:	4293      	cmp	r3, r2
 8007962:	d90e      	bls.n	8007982 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007968:	68fa      	ldr	r2, [r7, #12]
 800796a:	8b12      	ldrh	r2, [r2, #24]
 800796c:	1a9a      	subs	r2, r3, r2
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	69db      	ldr	r3, [r3, #28]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	8b12      	ldrh	r2, [r2, #24]
 800797a:	441a      	add	r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	61da      	str	r2, [r3, #28]
 8007980:	e002      	b.n	8007988 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800798c:	2b00      	cmp	r3, #0
 800798e:	d004      	beq.n	800799a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007998:	e00e      	b.n	80079b8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 f868 	bl	8007a78 <USBH_CDC_TransmitCallback>
      break;
 80079a8:	e006      	b.n	80079b8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80079aa:	7afb      	ldrb	r3, [r7, #11]
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d103      	bne.n	80079b8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80079b8:	bf00      	nop
  }
}
 80079ba:	bf00      	nop
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b086      	sub	sp, #24
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079d0:	69db      	ldr	r3, [r3, #28]
 80079d2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80079d4:	2300      	movs	r3, #0
 80079d6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80079de:	2b03      	cmp	r3, #3
 80079e0:	d002      	beq.n	80079e8 <CDC_ProcessReception+0x26>
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d00e      	beq.n	8007a04 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80079e6:	e043      	b.n	8007a70 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	6a19      	ldr	r1, [r3, #32]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	8b5a      	ldrh	r2, [r3, #26]
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	7b1b      	ldrb	r3, [r3, #12]
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f001 fc91 	bl	800931c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	2204      	movs	r2, #4
 80079fe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007a02:	e035      	b.n	8007a70 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	7b1b      	ldrb	r3, [r3, #12]
 8007a08:	4619      	mov	r1, r3
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f001 ff90 	bl	8009930 <USBH_LL_GetURBState>
 8007a10:	4603      	mov	r3, r0
 8007a12:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007a14:	7cfb      	ldrb	r3, [r7, #19]
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d129      	bne.n	8007a6e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	7b1b      	ldrb	r3, [r3, #12]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f001 fef3 	bl	800980c <USBH_LL_GetLastXferSize>
 8007a26:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d016      	beq.n	8007a60 <CDC_ProcessReception+0x9e>
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	8b5b      	ldrh	r3, [r3, #26]
 8007a36:	461a      	mov	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d110      	bne.n	8007a60 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	1ad2      	subs	r2, r2, r3
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	6a1a      	ldr	r2, [r3, #32]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	441a      	add	r2, r3
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	2203      	movs	r2, #3
 8007a5a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007a5e:	e006      	b.n	8007a6e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f80f 	bl	8007a8c <USBH_CDC_ReceiveCallback>
      break;
 8007a6e:	bf00      	nop
  }
}
 8007a70:	bf00      	nop
 8007a72:	3718      	adds	r7, #24
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d101      	bne.n	8007acc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007ac8:	2302      	movs	r3, #2
 8007aca:	e029      	b.n	8007b20 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	79fa      	ldrb	r2, [r7, #7]
 8007ad0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f000 f81f 	bl	8007b28 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	68ba      	ldr	r2, [r7, #8]
 8007b14:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f001 fdc3 	bl	80096a4 <USBH_LL_Init>

  return USBH_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007b30:	2300      	movs	r3, #0
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007b34:	2300      	movs	r3, #0
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	e009      	b.n	8007b4e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	33e0      	adds	r3, #224	@ 0xe0
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	4413      	add	r3, r2
 8007b44:	2200      	movs	r2, #0
 8007b46:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b0f      	cmp	r3, #15
 8007b52:	d9f2      	bls.n	8007b3a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007b54:	2300      	movs	r3, #0
 8007b56:	60fb      	str	r3, [r7, #12]
 8007b58:	e009      	b.n	8007b6e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	4413      	add	r3, r2
 8007b60:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007b64:	2200      	movs	r2, #0
 8007b66:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	60fb      	str	r3, [r7, #12]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b74:	d3f1      	bcc.n	8007b5a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2201      	movs	r2, #1
 8007b86:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2240      	movs	r2, #64	@ 0x40
 8007b9a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	331c      	adds	r3, #28
 8007bc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007bca:	2100      	movs	r1, #0
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f002 f81d 	bl	8009c0c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bdc:	2100      	movs	r1, #0
 8007bde:	4618      	mov	r0, r3
 8007be0:	f002 f814 	bl	8009c0c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007bea:	2212      	movs	r2, #18
 8007bec:	2100      	movs	r1, #0
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f002 f80c 	bl	8009c0c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007bfa:	223e      	movs	r2, #62	@ 0x3e
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f002 f804 	bl	8009c0c <memset>

  return USBH_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b085      	sub	sp, #20
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d016      	beq.n	8007c50 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d10e      	bne.n	8007c4a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007c32:	1c59      	adds	r1, r3, #1
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	33de      	adds	r3, #222	@ 0xde
 8007c3e:	6839      	ldr	r1, [r7, #0]
 8007c40:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007c44:	2300      	movs	r3, #0
 8007c46:	73fb      	strb	r3, [r7, #15]
 8007c48:	e004      	b.n	8007c54 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	73fb      	strb	r3, [r7, #15]
 8007c4e:	e001      	b.n	8007c54 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007c50:	2302      	movs	r3, #2
 8007c52:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3714      	adds	r7, #20
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr

08007c62 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007c62:	b480      	push	{r7}
 8007c64:	b085      	sub	sp, #20
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007c78:	78fa      	ldrb	r2, [r7, #3]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d204      	bcs.n	8007c88 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	78fa      	ldrb	r2, [r7, #3]
 8007c82:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007c86:	e001      	b.n	8007c8c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr

08007c9a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b087      	sub	sp, #28
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
 8007ca2:	4608      	mov	r0, r1
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	4603      	mov	r3, r0
 8007caa:	70fb      	strb	r3, [r7, #3]
 8007cac:	460b      	mov	r3, r1
 8007cae:	70bb      	strb	r3, [r7, #2]
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007cc2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007cc4:	e025      	b.n	8007d12 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007cc6:	7dfb      	ldrb	r3, [r7, #23]
 8007cc8:	221a      	movs	r2, #26
 8007cca:	fb02 f303 	mul.w	r3, r2, r3
 8007cce:	3308      	adds	r3, #8
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	3302      	adds	r3, #2
 8007cd6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	795b      	ldrb	r3, [r3, #5]
 8007cdc:	78fa      	ldrb	r2, [r7, #3]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d002      	beq.n	8007ce8 <USBH_FindInterface+0x4e>
 8007ce2:	78fb      	ldrb	r3, [r7, #3]
 8007ce4:	2bff      	cmp	r3, #255	@ 0xff
 8007ce6:	d111      	bne.n	8007d0c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007cec:	78ba      	ldrb	r2, [r7, #2]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d002      	beq.n	8007cf8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007cf2:	78bb      	ldrb	r3, [r7, #2]
 8007cf4:	2bff      	cmp	r3, #255	@ 0xff
 8007cf6:	d109      	bne.n	8007d0c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007cfc:	787a      	ldrb	r2, [r7, #1]
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d002      	beq.n	8007d08 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007d02:	787b      	ldrb	r3, [r7, #1]
 8007d04:	2bff      	cmp	r3, #255	@ 0xff
 8007d06:	d101      	bne.n	8007d0c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007d08:	7dfb      	ldrb	r3, [r7, #23]
 8007d0a:	e006      	b.n	8007d1a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007d0c:	7dfb      	ldrb	r3, [r7, #23]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007d12:	7dfb      	ldrb	r3, [r7, #23]
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d9d6      	bls.n	8007cc6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007d18:	23ff      	movs	r3, #255	@ 0xff
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	371c      	adds	r7, #28
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr

08007d26 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b082      	sub	sp, #8
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f001 fcf4 	bl	800971c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007d34:	2101      	movs	r1, #1
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f001 fe0d 	bl	8009956 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3708      	adds	r7, #8
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
	...

08007d48 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b088      	sub	sp, #32
 8007d4c:	af04      	add	r7, sp, #16
 8007d4e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007d50:	2302      	movs	r3, #2
 8007d52:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007d54:	2300      	movs	r3, #0
 8007d56:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d102      	bne.n	8007d6a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2203      	movs	r2, #3
 8007d68:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b0b      	cmp	r3, #11
 8007d72:	f200 81bb 	bhi.w	80080ec <USBH_Process+0x3a4>
 8007d76:	a201      	add	r2, pc, #4	@ (adr r2, 8007d7c <USBH_Process+0x34>)
 8007d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d7c:	08007dad 	.word	0x08007dad
 8007d80:	08007ddf 	.word	0x08007ddf
 8007d84:	08007e47 	.word	0x08007e47
 8007d88:	08008087 	.word	0x08008087
 8007d8c:	080080ed 	.word	0x080080ed
 8007d90:	08007ee7 	.word	0x08007ee7
 8007d94:	0800802d 	.word	0x0800802d
 8007d98:	08007f1d 	.word	0x08007f1d
 8007d9c:	08007f3d 	.word	0x08007f3d
 8007da0:	08007f5b 	.word	0x08007f5b
 8007da4:	08007f9f 	.word	0x08007f9f
 8007da8:	0800806f 	.word	0x0800806f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f000 819b 	beq.w	80080f0 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007dc0:	20c8      	movs	r0, #200	@ 0xc8
 8007dc2:	f001 fe12 	bl	80099ea <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f001 fd05 	bl	80097d6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007ddc:	e188      	b.n	80080f0 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d107      	bne.n	8007df8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2202      	movs	r2, #2
 8007df4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007df6:	e18a      	b.n	800810e <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007dfe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e02:	d914      	bls.n	8007e2e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007e1a:	2b03      	cmp	r3, #3
 8007e1c:	d903      	bls.n	8007e26 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	220d      	movs	r2, #13
 8007e22:	701a      	strb	r2, [r3, #0]
      break;
 8007e24:	e173      	b.n	800810e <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	701a      	strb	r2, [r3, #0]
      break;
 8007e2c:	e16f      	b.n	800810e <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007e34:	f103 020a 	add.w	r2, r3, #10
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007e3e:	200a      	movs	r0, #10
 8007e40:	f001 fdd3 	bl	80099ea <USBH_Delay>
      break;
 8007e44:	e163      	b.n	800810e <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d005      	beq.n	8007e5c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e56:	2104      	movs	r1, #4
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007e5c:	2064      	movs	r0, #100	@ 0x64
 8007e5e:	f001 fdc4 	bl	80099ea <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f001 fc90 	bl	8009788 <USBH_LL_GetSpeed>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2205      	movs	r2, #5
 8007e76:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007e78:	2100      	movs	r1, #0
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f001 fa9b 	bl	80093b6 <USBH_AllocPipe>
 8007e80:	4603      	mov	r3, r0
 8007e82:	461a      	mov	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007e88:	2180      	movs	r1, #128	@ 0x80
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f001 fa93 	bl	80093b6 <USBH_AllocPipe>
 8007e90:	4603      	mov	r3, r0
 8007e92:	461a      	mov	r2, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	7919      	ldrb	r1, [r3, #4]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007eac:	9202      	str	r2, [sp, #8]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	9201      	str	r2, [sp, #4]
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2280      	movs	r2, #128	@ 0x80
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f001 fa4d 	bl	8009358 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	7959      	ldrb	r1, [r3, #5]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007ed2:	9202      	str	r2, [sp, #8]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	9201      	str	r2, [sp, #4]
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	4603      	mov	r3, r0
 8007edc:	2200      	movs	r2, #0
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f001 fa3a 	bl	8009358 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007ee4:	e113      	b.n	800810e <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 f916 	bl	8008118 <USBH_HandleEnum>
 8007eec:	4603      	mov	r3, r0
 8007eee:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007ef0:	7bbb      	ldrb	r3, [r7, #14]
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f040 80fd 	bne.w	80080f4 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d103      	bne.n	8007f14 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2208      	movs	r2, #8
 8007f10:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007f12:	e0ef      	b.n	80080f4 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2207      	movs	r2, #7
 8007f18:	701a      	strb	r2, [r3, #0]
      break;
 8007f1a:	e0eb      	b.n	80080f4 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f000 80e8 	beq.w	80080f8 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f2e:	2101      	movs	r1, #1
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2208      	movs	r2, #8
 8007f38:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007f3a:	e0dd      	b.n	80080f8 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007f42:	4619      	mov	r1, r3
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fc3a 	bl	80087be <USBH_SetCfg>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f040 80d5 	bne.w	80080fc <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2209      	movs	r2, #9
 8007f56:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f58:	e0d0      	b.n	80080fc <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007f60:	f003 0320 	and.w	r3, r3, #32
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d016      	beq.n	8007f96 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007f68:	2101      	movs	r1, #1
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fc4a 	bl	8008804 <USBH_SetFeature>
 8007f70:	4603      	mov	r3, r0
 8007f72:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007f74:	7bbb      	ldrb	r3, [r7, #14]
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d103      	bne.n	8007f84 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	220a      	movs	r2, #10
 8007f80:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f82:	e0bd      	b.n	8008100 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8007f84:	7bbb      	ldrb	r3, [r7, #14]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	f040 80b9 	bne.w	8008100 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	220a      	movs	r2, #10
 8007f92:	701a      	strb	r2, [r3, #0]
      break;
 8007f94:	e0b4      	b.n	8008100 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	220a      	movs	r2, #10
 8007f9a:	701a      	strb	r2, [r3, #0]
      break;
 8007f9c:	e0b0      	b.n	8008100 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 80ad 	beq.w	8008104 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	73fb      	strb	r3, [r7, #15]
 8007fb6:	e016      	b.n	8007fe6 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007fb8:	7bfa      	ldrb	r2, [r7, #15]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	32de      	adds	r2, #222	@ 0xde
 8007fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc2:	791a      	ldrb	r2, [r3, #4]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d108      	bne.n	8007fe0 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007fce:	7bfa      	ldrb	r2, [r7, #15]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	32de      	adds	r2, #222	@ 0xde
 8007fd4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007fde:	e005      	b.n	8007fec <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007fe0:	7bfb      	ldrb	r3, [r7, #15]
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	73fb      	strb	r3, [r7, #15]
 8007fe6:	7bfb      	ldrb	r3, [r7, #15]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0e5      	beq.n	8007fb8 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d016      	beq.n	8008024 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	4798      	blx	r3
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d109      	bne.n	800801c <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2206      	movs	r2, #6
 800800c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008014:	2103      	movs	r1, #3
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800801a:	e073      	b.n	8008104 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	220d      	movs	r2, #13
 8008020:	701a      	strb	r2, [r3, #0]
      break;
 8008022:	e06f      	b.n	8008104 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	220d      	movs	r2, #13
 8008028:	701a      	strb	r2, [r3, #0]
      break;
 800802a:	e06b      	b.n	8008104 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008032:	2b00      	cmp	r3, #0
 8008034:	d017      	beq.n	8008066 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	4798      	blx	r3
 8008042:	4603      	mov	r3, r0
 8008044:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008046:	7bbb      	ldrb	r3, [r7, #14]
 8008048:	b2db      	uxtb	r3, r3
 800804a:	2b00      	cmp	r3, #0
 800804c:	d103      	bne.n	8008056 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	220b      	movs	r2, #11
 8008052:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008054:	e058      	b.n	8008108 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8008056:	7bbb      	ldrb	r3, [r7, #14]
 8008058:	b2db      	uxtb	r3, r3
 800805a:	2b02      	cmp	r3, #2
 800805c:	d154      	bne.n	8008108 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	220d      	movs	r2, #13
 8008062:	701a      	strb	r2, [r3, #0]
      break;
 8008064:	e050      	b.n	8008108 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	220d      	movs	r2, #13
 800806a:	701a      	strb	r2, [r3, #0]
      break;
 800806c:	e04c      	b.n	8008108 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008074:	2b00      	cmp	r3, #0
 8008076:	d049      	beq.n	800810c <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800807e:	695b      	ldr	r3, [r3, #20]
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	4798      	blx	r3
      }
      break;
 8008084:	e042      	b.n	800810c <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7ff fd4a 	bl	8007b28 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800809a:	2b00      	cmp	r3, #0
 800809c:	d009      	beq.n	80080b2 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d005      	beq.n	80080c8 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080c2:	2105      	movs	r1, #5
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d107      	bne.n	80080e4 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f7ff fe22 	bl	8007d26 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80080e2:	e014      	b.n	800810e <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f001 fb19 	bl	800971c <USBH_LL_Start>
      break;
 80080ea:	e010      	b.n	800810e <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 80080ec:	bf00      	nop
 80080ee:	e00e      	b.n	800810e <USBH_Process+0x3c6>
      break;
 80080f0:	bf00      	nop
 80080f2:	e00c      	b.n	800810e <USBH_Process+0x3c6>
      break;
 80080f4:	bf00      	nop
 80080f6:	e00a      	b.n	800810e <USBH_Process+0x3c6>
    break;
 80080f8:	bf00      	nop
 80080fa:	e008      	b.n	800810e <USBH_Process+0x3c6>
      break;
 80080fc:	bf00      	nop
 80080fe:	e006      	b.n	800810e <USBH_Process+0x3c6>
      break;
 8008100:	bf00      	nop
 8008102:	e004      	b.n	800810e <USBH_Process+0x3c6>
      break;
 8008104:	bf00      	nop
 8008106:	e002      	b.n	800810e <USBH_Process+0x3c6>
      break;
 8008108:	bf00      	nop
 800810a:	e000      	b.n	800810e <USBH_Process+0x3c6>
      break;
 800810c:	bf00      	nop
  }
  return USBH_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3710      	adds	r7, #16
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b088      	sub	sp, #32
 800811c:	af04      	add	r7, sp, #16
 800811e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008120:	2301      	movs	r3, #1
 8008122:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008124:	2301      	movs	r3, #1
 8008126:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	785b      	ldrb	r3, [r3, #1]
 800812c:	2b07      	cmp	r3, #7
 800812e:	f200 81bd 	bhi.w	80084ac <USBH_HandleEnum+0x394>
 8008132:	a201      	add	r2, pc, #4	@ (adr r2, 8008138 <USBH_HandleEnum+0x20>)
 8008134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008138:	08008159 	.word	0x08008159
 800813c:	08008213 	.word	0x08008213
 8008140:	0800827d 	.word	0x0800827d
 8008144:	08008307 	.word	0x08008307
 8008148:	08008371 	.word	0x08008371
 800814c:	080083e1 	.word	0x080083e1
 8008150:	08008427 	.word	0x08008427
 8008154:	0800846d 	.word	0x0800846d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008158:	2108      	movs	r1, #8
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 fa4c 	bl	80085f8 <USBH_Get_DevDesc>
 8008160:	4603      	mov	r3, r0
 8008162:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008164:	7bbb      	ldrb	r3, [r7, #14]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d12e      	bne.n	80081c8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	7919      	ldrb	r1, [r3, #4]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800818e:	9202      	str	r2, [sp, #8]
 8008190:	2200      	movs	r2, #0
 8008192:	9201      	str	r2, [sp, #4]
 8008194:	9300      	str	r3, [sp, #0]
 8008196:	4603      	mov	r3, r0
 8008198:	2280      	movs	r2, #128	@ 0x80
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f001 f8dc 	bl	8009358 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	7959      	ldrb	r1, [r3, #5]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80081b4:	9202      	str	r2, [sp, #8]
 80081b6:	2200      	movs	r2, #0
 80081b8:	9201      	str	r2, [sp, #4]
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	4603      	mov	r3, r0
 80081be:	2200      	movs	r2, #0
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f001 f8c9 	bl	8009358 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80081c6:	e173      	b.n	80084b0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80081c8:	7bbb      	ldrb	r3, [r7, #14]
 80081ca:	2b03      	cmp	r3, #3
 80081cc:	f040 8170 	bne.w	80084b0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80081d6:	3301      	adds	r3, #1
 80081d8:	b2da      	uxtb	r2, r3
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80081e6:	2b03      	cmp	r3, #3
 80081e8:	d903      	bls.n	80081f2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	220d      	movs	r2, #13
 80081ee:	701a      	strb	r2, [r3, #0]
      break;
 80081f0:	e15e      	b.n	80084b0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	795b      	ldrb	r3, [r3, #5]
 80081f6:	4619      	mov	r1, r3
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f001 f8fd 	bl	80093f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	791b      	ldrb	r3, [r3, #4]
 8008202:	4619      	mov	r1, r3
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f001 f8f7 	bl	80093f8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	701a      	strb	r2, [r3, #0]
      break;
 8008210:	e14e      	b.n	80084b0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008212:	2112      	movs	r1, #18
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f9ef 	bl	80085f8 <USBH_Get_DevDesc>
 800821a:	4603      	mov	r3, r0
 800821c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800821e:	7bbb      	ldrb	r3, [r7, #14]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d103      	bne.n	800822c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2202      	movs	r2, #2
 8008228:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800822a:	e143      	b.n	80084b4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800822c:	7bbb      	ldrb	r3, [r7, #14]
 800822e:	2b03      	cmp	r3, #3
 8008230:	f040 8140 	bne.w	80084b4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800823a:	3301      	adds	r3, #1
 800823c:	b2da      	uxtb	r2, r3
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800824a:	2b03      	cmp	r3, #3
 800824c:	d903      	bls.n	8008256 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	220d      	movs	r2, #13
 8008252:	701a      	strb	r2, [r3, #0]
      break;
 8008254:	e12e      	b.n	80084b4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	795b      	ldrb	r3, [r3, #5]
 800825a:	4619      	mov	r1, r3
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f001 f8cb 	bl	80093f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	791b      	ldrb	r3, [r3, #4]
 8008266:	4619      	mov	r1, r3
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f001 f8c5 	bl	80093f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	701a      	strb	r2, [r3, #0]
      break;
 800827a:	e11b      	b.n	80084b4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800827c:	2101      	movs	r1, #1
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 fa79 	bl	8008776 <USBH_SetAddress>
 8008284:	4603      	mov	r3, r0
 8008286:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008288:	7bbb      	ldrb	r3, [r7, #14]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d130      	bne.n	80082f0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800828e:	2002      	movs	r0, #2
 8008290:	f001 fbab 	bl	80099ea <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2203      	movs	r2, #3
 80082a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	7919      	ldrb	r1, [r3, #4]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80082b6:	9202      	str	r2, [sp, #8]
 80082b8:	2200      	movs	r2, #0
 80082ba:	9201      	str	r2, [sp, #4]
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	4603      	mov	r3, r0
 80082c0:	2280      	movs	r2, #128	@ 0x80
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f001 f848 	bl	8009358 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	7959      	ldrb	r1, [r3, #5]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80082dc:	9202      	str	r2, [sp, #8]
 80082de:	2200      	movs	r2, #0
 80082e0:	9201      	str	r2, [sp, #4]
 80082e2:	9300      	str	r3, [sp, #0]
 80082e4:	4603      	mov	r3, r0
 80082e6:	2200      	movs	r2, #0
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f001 f835 	bl	8009358 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80082ee:	e0e3      	b.n	80084b8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80082f0:	7bbb      	ldrb	r3, [r7, #14]
 80082f2:	2b03      	cmp	r3, #3
 80082f4:	f040 80e0 	bne.w	80084b8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	220d      	movs	r2, #13
 80082fc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	705a      	strb	r2, [r3, #1]
      break;
 8008304:	e0d8      	b.n	80084b8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008306:	2109      	movs	r1, #9
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 f9a1 	bl	8008650 <USBH_Get_CfgDesc>
 800830e:	4603      	mov	r3, r0
 8008310:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008312:	7bbb      	ldrb	r3, [r7, #14]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d103      	bne.n	8008320 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2204      	movs	r2, #4
 800831c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800831e:	e0cd      	b.n	80084bc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008320:	7bbb      	ldrb	r3, [r7, #14]
 8008322:	2b03      	cmp	r3, #3
 8008324:	f040 80ca 	bne.w	80084bc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800832e:	3301      	adds	r3, #1
 8008330:	b2da      	uxtb	r2, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800833e:	2b03      	cmp	r3, #3
 8008340:	d903      	bls.n	800834a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	220d      	movs	r2, #13
 8008346:	701a      	strb	r2, [r3, #0]
      break;
 8008348:	e0b8      	b.n	80084bc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	795b      	ldrb	r3, [r3, #5]
 800834e:	4619      	mov	r1, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f001 f851 	bl	80093f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	791b      	ldrb	r3, [r3, #4]
 800835a:	4619      	mov	r1, r3
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 f84b 	bl	80093f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	701a      	strb	r2, [r3, #0]
      break;
 800836e:	e0a5      	b.n	80084bc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008376:	4619      	mov	r1, r3
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f000 f969 	bl	8008650 <USBH_Get_CfgDesc>
 800837e:	4603      	mov	r3, r0
 8008380:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008382:	7bbb      	ldrb	r3, [r7, #14]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d103      	bne.n	8008390 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2205      	movs	r2, #5
 800838c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800838e:	e097      	b.n	80084c0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008390:	7bbb      	ldrb	r3, [r7, #14]
 8008392:	2b03      	cmp	r3, #3
 8008394:	f040 8094 	bne.w	80084c0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800839e:	3301      	adds	r3, #1
 80083a0:	b2da      	uxtb	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80083ae:	2b03      	cmp	r3, #3
 80083b0:	d903      	bls.n	80083ba <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	220d      	movs	r2, #13
 80083b6:	701a      	strb	r2, [r3, #0]
      break;
 80083b8:	e082      	b.n	80084c0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	795b      	ldrb	r3, [r3, #5]
 80083be:	4619      	mov	r1, r3
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f001 f819 	bl	80093f8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	791b      	ldrb	r3, [r3, #4]
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f001 f813 	bl	80093f8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	701a      	strb	r2, [r3, #0]
      break;
 80083de:	e06f      	b.n	80084c0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d019      	beq.n	800841e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80083f6:	23ff      	movs	r3, #255	@ 0xff
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f953 	bl	80086a4 <USBH_Get_StringDesc>
 80083fe:	4603      	mov	r3, r0
 8008400:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008402:	7bbb      	ldrb	r3, [r7, #14]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d103      	bne.n	8008410 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2206      	movs	r2, #6
 800840c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800840e:	e059      	b.n	80084c4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008410:	7bbb      	ldrb	r3, [r7, #14]
 8008412:	2b03      	cmp	r3, #3
 8008414:	d156      	bne.n	80084c4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2206      	movs	r2, #6
 800841a:	705a      	strb	r2, [r3, #1]
      break;
 800841c:	e052      	b.n	80084c4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2206      	movs	r2, #6
 8008422:	705a      	strb	r2, [r3, #1]
      break;
 8008424:	e04e      	b.n	80084c4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800842c:	2b00      	cmp	r3, #0
 800842e:	d019      	beq.n	8008464 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800843c:	23ff      	movs	r3, #255	@ 0xff
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f930 	bl	80086a4 <USBH_Get_StringDesc>
 8008444:	4603      	mov	r3, r0
 8008446:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008448:	7bbb      	ldrb	r3, [r7, #14]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d103      	bne.n	8008456 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2207      	movs	r2, #7
 8008452:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008454:	e038      	b.n	80084c8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008456:	7bbb      	ldrb	r3, [r7, #14]
 8008458:	2b03      	cmp	r3, #3
 800845a:	d135      	bne.n	80084c8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2207      	movs	r2, #7
 8008460:	705a      	strb	r2, [r3, #1]
      break;
 8008462:	e031      	b.n	80084c8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2207      	movs	r2, #7
 8008468:	705a      	strb	r2, [r3, #1]
      break;
 800846a:	e02d      	b.n	80084c8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008472:	2b00      	cmp	r3, #0
 8008474:	d017      	beq.n	80084a6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008482:	23ff      	movs	r3, #255	@ 0xff
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f90d 	bl	80086a4 <USBH_Get_StringDesc>
 800848a:	4603      	mov	r3, r0
 800848c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800848e:	7bbb      	ldrb	r3, [r7, #14]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d102      	bne.n	800849a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008494:	2300      	movs	r3, #0
 8008496:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008498:	e018      	b.n	80084cc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800849a:	7bbb      	ldrb	r3, [r7, #14]
 800849c:	2b03      	cmp	r3, #3
 800849e:	d115      	bne.n	80084cc <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80084a0:	2300      	movs	r3, #0
 80084a2:	73fb      	strb	r3, [r7, #15]
      break;
 80084a4:	e012      	b.n	80084cc <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80084a6:	2300      	movs	r3, #0
 80084a8:	73fb      	strb	r3, [r7, #15]
      break;
 80084aa:	e00f      	b.n	80084cc <USBH_HandleEnum+0x3b4>

    default:
      break;
 80084ac:	bf00      	nop
 80084ae:	e00e      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084b0:	bf00      	nop
 80084b2:	e00c      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084b4:	bf00      	nop
 80084b6:	e00a      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084b8:	bf00      	nop
 80084ba:	e008      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084bc:	bf00      	nop
 80084be:	e006      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084c0:	bf00      	nop
 80084c2:	e004      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084c4:	bf00      	nop
 80084c6:	e002      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084c8:	bf00      	nop
 80084ca:	e000      	b.n	80084ce <USBH_HandleEnum+0x3b6>
      break;
 80084cc:	bf00      	nop
  }
  return Status;
 80084ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3710      	adds	r7, #16
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	683a      	ldr	r2, [r7, #0]
 80084e6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80084ea:	bf00      	nop
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b082      	sub	sp, #8
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008504:	1c5a      	adds	r2, r3, #1
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 f804 	bl	800851a <USBH_HandleSof>
}
 8008512:	bf00      	nop
 8008514:	3708      	adds	r7, #8
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b082      	sub	sp, #8
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b0b      	cmp	r3, #11
 800852a:	d10a      	bne.n	8008542 <USBH_HandleSof+0x28>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008532:	2b00      	cmp	r3, #0
 8008534:	d005      	beq.n	8008542 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	4798      	blx	r3
  }
}
 8008542:	bf00      	nop
 8008544:	3708      	adds	r7, #8
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800854a:	b480      	push	{r7}
 800854c:	b083      	sub	sp, #12
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2201      	movs	r2, #1
 8008556:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800855a:	bf00      	nop
}
 800855c:	370c      	adds	r7, #12
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr

08008566 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008566:	b480      	push	{r7}
 8008568:	b083      	sub	sp, #12
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008576:	bf00      	nop
}
 8008578:	370c      	adds	r7, #12
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008582:	b480      	push	{r7}
 8008584:	b083      	sub	sp, #12
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2201      	movs	r2, #1
 800858e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f001 f8be 	bl	8009752 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	791b      	ldrb	r3, [r3, #4]
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 ff0b 	bl	80093f8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	795b      	ldrb	r3, [r3, #5]
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 ff05 	bl	80093f8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b086      	sub	sp, #24
 80085fc:	af02      	add	r7, sp, #8
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	460b      	mov	r3, r1
 8008602:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008604:	887b      	ldrh	r3, [r7, #2]
 8008606:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800860a:	d901      	bls.n	8008610 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800860c:	2303      	movs	r3, #3
 800860e:	e01b      	b.n	8008648 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008616:	887b      	ldrh	r3, [r7, #2]
 8008618:	9300      	str	r3, [sp, #0]
 800861a:	4613      	mov	r3, r2
 800861c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008620:	2100      	movs	r1, #0
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 f872 	bl	800870c <USBH_GetDescriptor>
 8008628:	4603      	mov	r3, r0
 800862a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800862c:	7bfb      	ldrb	r3, [r7, #15]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d109      	bne.n	8008646 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008638:	887a      	ldrh	r2, [r7, #2]
 800863a:	4619      	mov	r1, r3
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 f929 	bl	8008894 <USBH_ParseDevDesc>
 8008642:	4603      	mov	r3, r0
 8008644:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008646:	7bfb      	ldrb	r3, [r7, #15]
}
 8008648:	4618      	mov	r0, r3
 800864a:	3710      	adds	r7, #16
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af02      	add	r7, sp, #8
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	460b      	mov	r3, r1
 800865a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	331c      	adds	r3, #28
 8008660:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008662:	887b      	ldrh	r3, [r7, #2]
 8008664:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008668:	d901      	bls.n	800866e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800866a:	2303      	movs	r3, #3
 800866c:	e016      	b.n	800869c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800866e:	887b      	ldrh	r3, [r7, #2]
 8008670:	9300      	str	r3, [sp, #0]
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008678:	2100      	movs	r1, #0
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f846 	bl	800870c <USBH_GetDescriptor>
 8008680:	4603      	mov	r3, r0
 8008682:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008684:	7bfb      	ldrb	r3, [r7, #15]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d107      	bne.n	800869a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800868a:	887b      	ldrh	r3, [r7, #2]
 800868c:	461a      	mov	r2, r3
 800868e:	68b9      	ldr	r1, [r7, #8]
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 f9af 	bl	80089f4 <USBH_ParseCfgDesc>
 8008696:	4603      	mov	r3, r0
 8008698:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800869a:	7bfb      	ldrb	r3, [r7, #15]
}
 800869c:	4618      	mov	r0, r3
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b088      	sub	sp, #32
 80086a8:	af02      	add	r7, sp, #8
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	607a      	str	r2, [r7, #4]
 80086ae:	461a      	mov	r2, r3
 80086b0:	460b      	mov	r3, r1
 80086b2:	72fb      	strb	r3, [r7, #11]
 80086b4:	4613      	mov	r3, r2
 80086b6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80086b8:	893b      	ldrh	r3, [r7, #8]
 80086ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086be:	d802      	bhi.n	80086c6 <USBH_Get_StringDesc+0x22>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d101      	bne.n	80086ca <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80086c6:	2303      	movs	r3, #3
 80086c8:	e01c      	b.n	8008704 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80086ca:	7afb      	ldrb	r3, [r7, #11]
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80086d2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80086da:	893b      	ldrh	r3, [r7, #8]
 80086dc:	9300      	str	r3, [sp, #0]
 80086de:	460b      	mov	r3, r1
 80086e0:	2100      	movs	r1, #0
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f000 f812 	bl	800870c <USBH_GetDescriptor>
 80086e8:	4603      	mov	r3, r0
 80086ea:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80086ec:	7dfb      	ldrb	r3, [r7, #23]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d107      	bne.n	8008702 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80086f8:	893a      	ldrh	r2, [r7, #8]
 80086fa:	6879      	ldr	r1, [r7, #4]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f000 fb8d 	bl	8008e1c <USBH_ParseStringDesc>
  }

  return status;
 8008702:	7dfb      	ldrb	r3, [r7, #23]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3718      	adds	r7, #24
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	607b      	str	r3, [r7, #4]
 8008716:	460b      	mov	r3, r1
 8008718:	72fb      	strb	r3, [r7, #11]
 800871a:	4613      	mov	r3, r2
 800871c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	789b      	ldrb	r3, [r3, #2]
 8008722:	2b01      	cmp	r3, #1
 8008724:	d11c      	bne.n	8008760 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008726:	7afb      	ldrb	r3, [r7, #11]
 8008728:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800872c:	b2da      	uxtb	r2, r3
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2206      	movs	r2, #6
 8008736:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	893a      	ldrh	r2, [r7, #8]
 800873c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800873e:	893b      	ldrh	r3, [r7, #8]
 8008740:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008744:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008748:	d104      	bne.n	8008754 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f240 4209 	movw	r2, #1033	@ 0x409
 8008750:	829a      	strh	r2, [r3, #20]
 8008752:	e002      	b.n	800875a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2200      	movs	r2, #0
 8008758:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	8b3a      	ldrh	r2, [r7, #24]
 800875e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008760:	8b3b      	ldrh	r3, [r7, #24]
 8008762:	461a      	mov	r2, r3
 8008764:	6879      	ldr	r1, [r7, #4]
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f000 fba5 	bl	8008eb6 <USBH_CtlReq>
 800876c:	4603      	mov	r3, r0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3710      	adds	r7, #16
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b082      	sub	sp, #8
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
 800877e:	460b      	mov	r3, r1
 8008780:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	789b      	ldrb	r3, [r3, #2]
 8008786:	2b01      	cmp	r3, #1
 8008788:	d10f      	bne.n	80087aa <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2205      	movs	r2, #5
 8008794:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008796:	78fb      	ldrb	r3, [r7, #3]
 8008798:	b29a      	uxth	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80087aa:	2200      	movs	r2, #0
 80087ac:	2100      	movs	r1, #0
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 fb81 	bl	8008eb6 <USBH_CtlReq>
 80087b4:	4603      	mov	r3, r0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b082      	sub	sp, #8
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	460b      	mov	r3, r1
 80087c8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	789b      	ldrb	r3, [r3, #2]
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d10e      	bne.n	80087f0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2209      	movs	r2, #9
 80087dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	887a      	ldrh	r2, [r7, #2]
 80087e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80087f0:	2200      	movs	r2, #0
 80087f2:	2100      	movs	r1, #0
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 fb5e 	bl	8008eb6 <USBH_CtlReq>
 80087fa:	4603      	mov	r3, r0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3708      	adds	r7, #8
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	460b      	mov	r3, r1
 800880e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	789b      	ldrb	r3, [r3, #2]
 8008814:	2b01      	cmp	r3, #1
 8008816:	d10f      	bne.n	8008838 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2203      	movs	r2, #3
 8008822:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008824:	78fb      	ldrb	r3, [r7, #3]
 8008826:	b29a      	uxth	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008838:	2200      	movs	r2, #0
 800883a:	2100      	movs	r1, #0
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 fb3a 	bl	8008eb6 <USBH_CtlReq>
 8008842:	4603      	mov	r3, r0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b082      	sub	sp, #8
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	789b      	ldrb	r3, [r3, #2]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d10f      	bne.n	8008880 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2202      	movs	r2, #2
 8008864:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008872:	78fb      	ldrb	r3, [r7, #3]
 8008874:	b29a      	uxth	r2, r3
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008880:	2200      	movs	r2, #0
 8008882:	2100      	movs	r1, #0
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fb16 	bl	8008eb6 <USBH_CtlReq>
 800888a:	4603      	mov	r3, r0
}
 800888c:	4618      	mov	r0, r3
 800888e:	3708      	adds	r7, #8
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008894:	b480      	push	{r7}
 8008896:	b087      	sub	sp, #28
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	4613      	mov	r3, r2
 80088a0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80088a8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80088aa:	2300      	movs	r3, #0
 80088ac:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d101      	bne.n	80088b8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80088b4:	2302      	movs	r3, #2
 80088b6:	e094      	b.n	80089e2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	781a      	ldrb	r2, [r3, #0]
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	785a      	ldrb	r2, [r3, #1]
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	3302      	adds	r3, #2
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	3303      	adds	r3, #3
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	021b      	lsls	r3, r3, #8
 80088d8:	b29b      	uxth	r3, r3
 80088da:	4313      	orrs	r3, r2
 80088dc:	b29a      	uxth	r2, r3
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	791a      	ldrb	r2, [r3, #4]
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	795a      	ldrb	r2, [r3, #5]
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	799a      	ldrb	r2, [r3, #6]
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	79da      	ldrb	r2, [r3, #7]
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008908:	2b00      	cmp	r3, #0
 800890a:	d004      	beq.n	8008916 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008912:	2b01      	cmp	r3, #1
 8008914:	d11b      	bne.n	800894e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	79db      	ldrb	r3, [r3, #7]
 800891a:	2b20      	cmp	r3, #32
 800891c:	dc0f      	bgt.n	800893e <USBH_ParseDevDesc+0xaa>
 800891e:	2b08      	cmp	r3, #8
 8008920:	db0f      	blt.n	8008942 <USBH_ParseDevDesc+0xae>
 8008922:	3b08      	subs	r3, #8
 8008924:	4a32      	ldr	r2, [pc, #200]	@ (80089f0 <USBH_ParseDevDesc+0x15c>)
 8008926:	fa22 f303 	lsr.w	r3, r2, r3
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	2b00      	cmp	r3, #0
 8008930:	bf14      	ite	ne
 8008932:	2301      	movne	r3, #1
 8008934:	2300      	moveq	r3, #0
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	d106      	bne.n	800894a <USBH_ParseDevDesc+0xb6>
 800893c:	e001      	b.n	8008942 <USBH_ParseDevDesc+0xae>
 800893e:	2b40      	cmp	r3, #64	@ 0x40
 8008940:	d003      	beq.n	800894a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	2208      	movs	r2, #8
 8008946:	71da      	strb	r2, [r3, #7]
        break;
 8008948:	e000      	b.n	800894c <USBH_ParseDevDesc+0xb8>
        break;
 800894a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800894c:	e00e      	b.n	800896c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008954:	2b02      	cmp	r3, #2
 8008956:	d107      	bne.n	8008968 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	79db      	ldrb	r3, [r3, #7]
 800895c:	2b08      	cmp	r3, #8
 800895e:	d005      	beq.n	800896c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	2208      	movs	r2, #8
 8008964:	71da      	strb	r2, [r3, #7]
 8008966:	e001      	b.n	800896c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008968:	2303      	movs	r3, #3
 800896a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800896c:	88fb      	ldrh	r3, [r7, #6]
 800896e:	2b08      	cmp	r3, #8
 8008970:	d936      	bls.n	80089e0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	3308      	adds	r3, #8
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	461a      	mov	r2, r3
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	3309      	adds	r3, #9
 800897e:	781b      	ldrb	r3, [r3, #0]
 8008980:	021b      	lsls	r3, r3, #8
 8008982:	b29b      	uxth	r3, r3
 8008984:	4313      	orrs	r3, r2
 8008986:	b29a      	uxth	r2, r3
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	330a      	adds	r3, #10
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	461a      	mov	r2, r3
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	330b      	adds	r3, #11
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	021b      	lsls	r3, r3, #8
 800899c:	b29b      	uxth	r3, r3
 800899e:	4313      	orrs	r3, r2
 80089a0:	b29a      	uxth	r2, r3
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	330c      	adds	r3, #12
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	461a      	mov	r2, r3
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	330d      	adds	r3, #13
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	021b      	lsls	r3, r3, #8
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	4313      	orrs	r3, r2
 80089ba:	b29a      	uxth	r2, r3
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	7b9a      	ldrb	r2, [r3, #14]
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	7bda      	ldrb	r2, [r3, #15]
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	7c1a      	ldrb	r2, [r3, #16]
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	7c5a      	ldrb	r2, [r3, #17]
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80089e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	371c      	adds	r7, #28
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	01000101 	.word	0x01000101

080089f4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b08c      	sub	sp, #48	@ 0x30
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	4613      	mov	r3, r2
 8008a00:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008a08:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008a10:	2300      	movs	r3, #0
 8008a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008a16:	2300      	movs	r3, #0
 8008a18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d101      	bne.n	8008a26 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008a22:	2302      	movs	r3, #2
 8008a24:	e0da      	b.n	8008bdc <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	2b09      	cmp	r3, #9
 8008a30:	d002      	beq.n	8008a38 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a34:	2209      	movs	r2, #9
 8008a36:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	781a      	ldrb	r2, [r3, #0]
 8008a3c:	6a3b      	ldr	r3, [r7, #32]
 8008a3e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	785a      	ldrb	r2, [r3, #1]
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	3302      	adds	r3, #2
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	461a      	mov	r2, r3
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	3303      	adds	r3, #3
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	021b      	lsls	r3, r3, #8
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a62:	bf28      	it	cs
 8008a64:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	791a      	ldrb	r2, [r3, #4]
 8008a72:	6a3b      	ldr	r3, [r7, #32]
 8008a74:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	795a      	ldrb	r2, [r3, #5]
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	799a      	ldrb	r2, [r3, #6]
 8008a82:	6a3b      	ldr	r3, [r7, #32]
 8008a84:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	79da      	ldrb	r2, [r3, #7]
 8008a8a:	6a3b      	ldr	r3, [r7, #32]
 8008a8c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	7a1a      	ldrb	r2, [r3, #8]
 8008a92:	6a3b      	ldr	r3, [r7, #32]
 8008a94:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008a96:	88fb      	ldrh	r3, [r7, #6]
 8008a98:	2b09      	cmp	r3, #9
 8008a9a:	f240 809d 	bls.w	8008bd8 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8008a9e:	2309      	movs	r3, #9
 8008aa0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008aa6:	e081      	b.n	8008bac <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008aa8:	f107 0316 	add.w	r3, r7, #22
 8008aac:	4619      	mov	r1, r3
 8008aae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ab0:	f000 f9e7 	bl	8008e82 <USBH_GetNextDesc>
 8008ab4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab8:	785b      	ldrb	r3, [r3, #1]
 8008aba:	2b04      	cmp	r3, #4
 8008abc:	d176      	bne.n	8008bac <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	2b09      	cmp	r3, #9
 8008ac4:	d002      	beq.n	8008acc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac8:	2209      	movs	r2, #9
 8008aca:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ad0:	221a      	movs	r2, #26
 8008ad2:	fb02 f303 	mul.w	r3, r2, r3
 8008ad6:	3308      	adds	r3, #8
 8008ad8:	6a3a      	ldr	r2, [r7, #32]
 8008ada:	4413      	add	r3, r2
 8008adc:	3302      	adds	r3, #2
 8008ade:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008ae0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ae2:	69f8      	ldr	r0, [r7, #28]
 8008ae4:	f000 f87e 	bl	8008be4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008aee:	2300      	movs	r3, #0
 8008af0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008af2:	e043      	b.n	8008b7c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008af4:	f107 0316 	add.w	r3, r7, #22
 8008af8:	4619      	mov	r1, r3
 8008afa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008afc:	f000 f9c1 	bl	8008e82 <USBH_GetNextDesc>
 8008b00:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b04:	785b      	ldrb	r3, [r3, #1]
 8008b06:	2b05      	cmp	r3, #5
 8008b08:	d138      	bne.n	8008b7c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008b0a:	69fb      	ldr	r3, [r7, #28]
 8008b0c:	795b      	ldrb	r3, [r3, #5]
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d113      	bne.n	8008b3a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008b16:	2b02      	cmp	r3, #2
 8008b18:	d003      	beq.n	8008b22 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	799b      	ldrb	r3, [r3, #6]
 8008b1e:	2b03      	cmp	r3, #3
 8008b20:	d10b      	bne.n	8008b3a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	79db      	ldrb	r3, [r3, #7]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d10b      	bne.n	8008b42 <USBH_ParseCfgDesc+0x14e>
 8008b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	2b09      	cmp	r3, #9
 8008b30:	d007      	beq.n	8008b42 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b34:	2209      	movs	r2, #9
 8008b36:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008b38:	e003      	b.n	8008b42 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b3c:	2207      	movs	r2, #7
 8008b3e:	701a      	strb	r2, [r3, #0]
 8008b40:	e000      	b.n	8008b44 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008b42:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008b44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b48:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008b4c:	3201      	adds	r2, #1
 8008b4e:	00d2      	lsls	r2, r2, #3
 8008b50:	211a      	movs	r1, #26
 8008b52:	fb01 f303 	mul.w	r3, r1, r3
 8008b56:	4413      	add	r3, r2
 8008b58:	3308      	adds	r3, #8
 8008b5a:	6a3a      	ldr	r2, [r7, #32]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	3304      	adds	r3, #4
 8008b60:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008b62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b64:	69b9      	ldr	r1, [r7, #24]
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f000 f870 	bl	8008c4c <USBH_ParseEPDesc>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008b72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008b76:	3301      	adds	r3, #1
 8008b78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	791b      	ldrb	r3, [r3, #4]
 8008b80:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d204      	bcs.n	8008b92 <USBH_ParseCfgDesc+0x19e>
 8008b88:	6a3b      	ldr	r3, [r7, #32]
 8008b8a:	885a      	ldrh	r2, [r3, #2]
 8008b8c:	8afb      	ldrh	r3, [r7, #22]
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d8b0      	bhi.n	8008af4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008b92:	69fb      	ldr	r3, [r7, #28]
 8008b94:	791b      	ldrb	r3, [r3, #4]
 8008b96:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d201      	bcs.n	8008ba2 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	e01c      	b.n	8008bdc <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8008ba2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008bac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d805      	bhi.n	8008bc0 <USBH_ParseCfgDesc+0x1cc>
 8008bb4:	6a3b      	ldr	r3, [r7, #32]
 8008bb6:	885a      	ldrh	r2, [r3, #2]
 8008bb8:	8afb      	ldrh	r3, [r7, #22]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	f63f af74 	bhi.w	8008aa8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
 8008bc2:	791b      	ldrb	r3, [r3, #4]
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	bf28      	it	cs
 8008bc8:	2302      	movcs	r3, #2
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d201      	bcs.n	8008bd8 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008bd4:	2303      	movs	r3, #3
 8008bd6:	e001      	b.n	8008bdc <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008bd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3730      	adds	r7, #48	@ 0x30
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	781a      	ldrb	r2, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	785a      	ldrb	r2, [r3, #1]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	789a      	ldrb	r2, [r3, #2]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	78da      	ldrb	r2, [r3, #3]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	3304      	adds	r3, #4
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	bf28      	it	cs
 8008c18:	2302      	movcs	r3, #2
 8008c1a:	b2da      	uxtb	r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	795a      	ldrb	r2, [r3, #5]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	799a      	ldrb	r2, [r3, #6]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	79da      	ldrb	r2, [r3, #7]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	7a1a      	ldrb	r2, [r3, #8]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	721a      	strb	r2, [r3, #8]
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b087      	sub	sp, #28
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	781a      	ldrb	r2, [r3, #0]
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	785a      	ldrb	r2, [r3, #1]
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	789a      	ldrb	r2, [r3, #2]
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	78da      	ldrb	r2, [r3, #3]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	3304      	adds	r3, #4
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	461a      	mov	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	3305      	adds	r3, #5
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	021b      	lsls	r3, r3, #8
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	b29a      	uxth	r2, r3
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	799a      	ldrb	r2, [r3, #6]
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	889b      	ldrh	r3, [r3, #4]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d009      	beq.n	8008cba <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cae:	d804      	bhi.n	8008cba <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cb8:	d901      	bls.n	8008cbe <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d136      	bne.n	8008d36 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	78db      	ldrb	r3, [r3, #3]
 8008ccc:	f003 0303 	and.w	r3, r3, #3
 8008cd0:	2b02      	cmp	r3, #2
 8008cd2:	d108      	bne.n	8008ce6 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	889b      	ldrh	r3, [r3, #4]
 8008cd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cdc:	f240 8097 	bls.w	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ce0:	2303      	movs	r3, #3
 8008ce2:	75fb      	strb	r3, [r7, #23]
 8008ce4:	e093      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	78db      	ldrb	r3, [r3, #3]
 8008cea:	f003 0303 	and.w	r3, r3, #3
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d107      	bne.n	8008d02 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	889b      	ldrh	r3, [r3, #4]
 8008cf6:	2b40      	cmp	r3, #64	@ 0x40
 8008cf8:	f240 8089 	bls.w	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008cfc:	2303      	movs	r3, #3
 8008cfe:	75fb      	strb	r3, [r7, #23]
 8008d00:	e085      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	78db      	ldrb	r3, [r3, #3]
 8008d06:	f003 0303 	and.w	r3, r3, #3
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d005      	beq.n	8008d1a <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	78db      	ldrb	r3, [r3, #3]
 8008d12:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d10a      	bne.n	8008d30 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	799b      	ldrb	r3, [r3, #6]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <USBH_ParseEPDesc+0xde>
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	799b      	ldrb	r3, [r3, #6]
 8008d26:	2b10      	cmp	r3, #16
 8008d28:	d970      	bls.n	8008e0c <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008d2e:	e06d      	b.n	8008e0c <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008d30:	2303      	movs	r3, #3
 8008d32:	75fb      	strb	r3, [r7, #23]
 8008d34:	e06b      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d13c      	bne.n	8008dba <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	78db      	ldrb	r3, [r3, #3]
 8008d44:	f003 0303 	and.w	r3, r3, #3
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d005      	beq.n	8008d58 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	78db      	ldrb	r3, [r3, #3]
 8008d50:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d106      	bne.n	8008d66 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	889b      	ldrh	r3, [r3, #4]
 8008d5c:	2b40      	cmp	r3, #64	@ 0x40
 8008d5e:	d956      	bls.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008d60:	2303      	movs	r3, #3
 8008d62:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008d64:	e053      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	78db      	ldrb	r3, [r3, #3]
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d10e      	bne.n	8008d90 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	799b      	ldrb	r3, [r3, #6]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d007      	beq.n	8008d8a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008d7e:	2b10      	cmp	r3, #16
 8008d80:	d803      	bhi.n	8008d8a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008d86:	2b40      	cmp	r3, #64	@ 0x40
 8008d88:	d941      	bls.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	75fb      	strb	r3, [r7, #23]
 8008d8e:	e03e      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	78db      	ldrb	r3, [r3, #3]
 8008d94:	f003 0303 	and.w	r3, r3, #3
 8008d98:	2b03      	cmp	r3, #3
 8008d9a:	d10b      	bne.n	8008db4 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	799b      	ldrb	r3, [r3, #6]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d004      	beq.n	8008dae <USBH_ParseEPDesc+0x162>
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	889b      	ldrh	r3, [r3, #4]
 8008da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dac:	d32f      	bcc.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008dae:	2303      	movs	r3, #3
 8008db0:	75fb      	strb	r3, [r7, #23]
 8008db2:	e02c      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008db4:	2303      	movs	r3, #3
 8008db6:	75fb      	strb	r3, [r7, #23]
 8008db8:	e029      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d120      	bne.n	8008e06 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	78db      	ldrb	r3, [r3, #3]
 8008dc8:	f003 0303 	and.w	r3, r3, #3
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d106      	bne.n	8008dde <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	889b      	ldrh	r3, [r3, #4]
 8008dd4:	2b08      	cmp	r3, #8
 8008dd6:	d01a      	beq.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008dd8:	2303      	movs	r3, #3
 8008dda:	75fb      	strb	r3, [r7, #23]
 8008ddc:	e017      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	78db      	ldrb	r3, [r3, #3]
 8008de2:	f003 0303 	and.w	r3, r3, #3
 8008de6:	2b03      	cmp	r3, #3
 8008de8:	d10a      	bne.n	8008e00 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	799b      	ldrb	r3, [r3, #6]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <USBH_ParseEPDesc+0x1ae>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	889b      	ldrh	r3, [r3, #4]
 8008df6:	2b08      	cmp	r3, #8
 8008df8:	d909      	bls.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	75fb      	strb	r3, [r7, #23]
 8008dfe:	e006      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008e00:	2303      	movs	r3, #3
 8008e02:	75fb      	strb	r3, [r7, #23]
 8008e04:	e003      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008e06:	2303      	movs	r3, #3
 8008e08:	75fb      	strb	r3, [r7, #23]
 8008e0a:	e000      	b.n	8008e0e <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008e0c:	bf00      	nop
  }

  return status;
 8008e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	371c      	adds	r7, #28
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b087      	sub	sp, #28
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	4613      	mov	r3, r2
 8008e28:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	2b03      	cmp	r3, #3
 8008e32:	d120      	bne.n	8008e76 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	1e9a      	subs	r2, r3, #2
 8008e3a:	88fb      	ldrh	r3, [r7, #6]
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	bf28      	it	cs
 8008e40:	4613      	movcs	r3, r2
 8008e42:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	3302      	adds	r3, #2
 8008e48:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	82fb      	strh	r3, [r7, #22]
 8008e4e:	e00b      	b.n	8008e68 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008e50:	8afb      	ldrh	r3, [r7, #22]
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	4413      	add	r3, r2
 8008e56:	781a      	ldrb	r2, [r3, #0]
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008e62:	8afb      	ldrh	r3, [r7, #22]
 8008e64:	3302      	adds	r3, #2
 8008e66:	82fb      	strh	r3, [r7, #22]
 8008e68:	8afa      	ldrh	r2, [r7, #22]
 8008e6a:	8abb      	ldrh	r3, [r7, #20]
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d3ef      	bcc.n	8008e50 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	2200      	movs	r2, #0
 8008e74:	701a      	strb	r2, [r3, #0]
  }
}
 8008e76:	bf00      	nop
 8008e78:	371c      	adds	r7, #28
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr

08008e82 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008e82:	b480      	push	{r7}
 8008e84:	b085      	sub	sp, #20
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	7812      	ldrb	r2, [r2, #0]
 8008e94:	4413      	add	r3, r2
 8008e96:	b29a      	uxth	r2, r3
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b086      	sub	sp, #24
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	60f8      	str	r0, [r7, #12]
 8008ebe:	60b9      	str	r1, [r7, #8]
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	789b      	ldrb	r3, [r3, #2]
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d002      	beq.n	8008ed6 <USBH_CtlReq+0x20>
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	d00f      	beq.n	8008ef4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008ed4:	e027      	b.n	8008f26 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	88fa      	ldrh	r2, [r7, #6]
 8008ee0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2202      	movs	r2, #2
 8008eec:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	75fb      	strb	r3, [r7, #23]
      break;
 8008ef2:	e018      	b.n	8008f26 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 f81b 	bl	8008f30 <USBH_HandleControl>
 8008efa:	4603      	mov	r3, r0
 8008efc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008efe:	7dfb      	ldrb	r3, [r7, #23]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d002      	beq.n	8008f0a <USBH_CtlReq+0x54>
 8008f04:	7dfb      	ldrb	r3, [r7, #23]
 8008f06:	2b03      	cmp	r3, #3
 8008f08:	d106      	bne.n	8008f18 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2200      	movs	r2, #0
 8008f14:	761a      	strb	r2, [r3, #24]
      break;
 8008f16:	e005      	b.n	8008f24 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008f18:	7dfb      	ldrb	r3, [r7, #23]
 8008f1a:	2b02      	cmp	r3, #2
 8008f1c:	d102      	bne.n	8008f24 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2201      	movs	r2, #1
 8008f22:	709a      	strb	r2, [r3, #2]
      break;
 8008f24:	bf00      	nop
  }
  return status;
 8008f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3718      	adds	r7, #24
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af02      	add	r7, sp, #8
 8008f36:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	7e1b      	ldrb	r3, [r3, #24]
 8008f44:	3b01      	subs	r3, #1
 8008f46:	2b0a      	cmp	r3, #10
 8008f48:	f200 8156 	bhi.w	80091f8 <USBH_HandleControl+0x2c8>
 8008f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f54 <USBH_HandleControl+0x24>)
 8008f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f52:	bf00      	nop
 8008f54:	08008f81 	.word	0x08008f81
 8008f58:	08008f9b 	.word	0x08008f9b
 8008f5c:	08009005 	.word	0x08009005
 8008f60:	0800902b 	.word	0x0800902b
 8008f64:	08009063 	.word	0x08009063
 8008f68:	0800908d 	.word	0x0800908d
 8008f6c:	080090df 	.word	0x080090df
 8008f70:	08009101 	.word	0x08009101
 8008f74:	0800913d 	.word	0x0800913d
 8008f78:	08009163 	.word	0x08009163
 8008f7c:	080091a1 	.word	0x080091a1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f103 0110 	add.w	r1, r3, #16
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	795b      	ldrb	r3, [r3, #5]
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 f943 	bl	8009218 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2202      	movs	r2, #2
 8008f96:	761a      	strb	r2, [r3, #24]
      break;
 8008f98:	e139      	b.n	800920e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	795b      	ldrb	r3, [r3, #5]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 fcc5 	bl	8009930 <USBH_LL_GetURBState>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008faa:	7bbb      	ldrb	r3, [r7, #14]
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	d11e      	bne.n	8008fee <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	7c1b      	ldrb	r3, [r3, #16]
 8008fb4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008fb8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	8adb      	ldrh	r3, [r3, #22]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d00a      	beq.n	8008fd8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008fc2:	7b7b      	ldrb	r3, [r7, #13]
 8008fc4:	2b80      	cmp	r3, #128	@ 0x80
 8008fc6:	d103      	bne.n	8008fd0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2203      	movs	r2, #3
 8008fcc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008fce:	e115      	b.n	80091fc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2205      	movs	r2, #5
 8008fd4:	761a      	strb	r2, [r3, #24]
      break;
 8008fd6:	e111      	b.n	80091fc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008fd8:	7b7b      	ldrb	r3, [r7, #13]
 8008fda:	2b80      	cmp	r3, #128	@ 0x80
 8008fdc:	d103      	bne.n	8008fe6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2209      	movs	r2, #9
 8008fe2:	761a      	strb	r2, [r3, #24]
      break;
 8008fe4:	e10a      	b.n	80091fc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2207      	movs	r2, #7
 8008fea:	761a      	strb	r2, [r3, #24]
      break;
 8008fec:	e106      	b.n	80091fc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008fee:	7bbb      	ldrb	r3, [r7, #14]
 8008ff0:	2b04      	cmp	r3, #4
 8008ff2:	d003      	beq.n	8008ffc <USBH_HandleControl+0xcc>
 8008ff4:	7bbb      	ldrb	r3, [r7, #14]
 8008ff6:	2b02      	cmp	r3, #2
 8008ff8:	f040 8100 	bne.w	80091fc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	220b      	movs	r2, #11
 8009000:	761a      	strb	r2, [r3, #24]
      break;
 8009002:	e0fb      	b.n	80091fc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800900a:	b29a      	uxth	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6899      	ldr	r1, [r3, #8]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	899a      	ldrh	r2, [r3, #12]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	791b      	ldrb	r3, [r3, #4]
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 f93a 	bl	8009296 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2204      	movs	r2, #4
 8009026:	761a      	strb	r2, [r3, #24]
      break;
 8009028:	e0f1      	b.n	800920e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	791b      	ldrb	r3, [r3, #4]
 800902e:	4619      	mov	r1, r3
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 fc7d 	bl	8009930 <USBH_LL_GetURBState>
 8009036:	4603      	mov	r3, r0
 8009038:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800903a:	7bbb      	ldrb	r3, [r7, #14]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d102      	bne.n	8009046 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2209      	movs	r2, #9
 8009044:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009046:	7bbb      	ldrb	r3, [r7, #14]
 8009048:	2b05      	cmp	r3, #5
 800904a:	d102      	bne.n	8009052 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800904c:	2303      	movs	r3, #3
 800904e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009050:	e0d6      	b.n	8009200 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009052:	7bbb      	ldrb	r3, [r7, #14]
 8009054:	2b04      	cmp	r3, #4
 8009056:	f040 80d3 	bne.w	8009200 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	220b      	movs	r2, #11
 800905e:	761a      	strb	r2, [r3, #24]
      break;
 8009060:	e0ce      	b.n	8009200 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6899      	ldr	r1, [r3, #8]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	899a      	ldrh	r2, [r3, #12]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	795b      	ldrb	r3, [r3, #5]
 800906e:	2001      	movs	r0, #1
 8009070:	9000      	str	r0, [sp, #0]
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f8ea 	bl	800924c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800907e:	b29a      	uxth	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2206      	movs	r2, #6
 8009088:	761a      	strb	r2, [r3, #24]
      break;
 800908a:	e0c0      	b.n	800920e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	795b      	ldrb	r3, [r3, #5]
 8009090:	4619      	mov	r1, r3
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fc4c 	bl	8009930 <USBH_LL_GetURBState>
 8009098:	4603      	mov	r3, r0
 800909a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800909c:	7bbb      	ldrb	r3, [r7, #14]
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d103      	bne.n	80090aa <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2207      	movs	r2, #7
 80090a6:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80090a8:	e0ac      	b.n	8009204 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80090aa:	7bbb      	ldrb	r3, [r7, #14]
 80090ac:	2b05      	cmp	r3, #5
 80090ae:	d105      	bne.n	80090bc <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	220c      	movs	r2, #12
 80090b4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80090b6:	2303      	movs	r3, #3
 80090b8:	73fb      	strb	r3, [r7, #15]
      break;
 80090ba:	e0a3      	b.n	8009204 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80090bc:	7bbb      	ldrb	r3, [r7, #14]
 80090be:	2b02      	cmp	r3, #2
 80090c0:	d103      	bne.n	80090ca <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2205      	movs	r2, #5
 80090c6:	761a      	strb	r2, [r3, #24]
      break;
 80090c8:	e09c      	b.n	8009204 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80090ca:	7bbb      	ldrb	r3, [r7, #14]
 80090cc:	2b04      	cmp	r3, #4
 80090ce:	f040 8099 	bne.w	8009204 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	220b      	movs	r2, #11
 80090d6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80090d8:	2302      	movs	r3, #2
 80090da:	73fb      	strb	r3, [r7, #15]
      break;
 80090dc:	e092      	b.n	8009204 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	791b      	ldrb	r3, [r3, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	2100      	movs	r1, #0
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f8d5 	bl	8009296 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80090f2:	b29a      	uxth	r2, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2208      	movs	r2, #8
 80090fc:	761a      	strb	r2, [r3, #24]

      break;
 80090fe:	e086      	b.n	800920e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	791b      	ldrb	r3, [r3, #4]
 8009104:	4619      	mov	r1, r3
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 fc12 	bl	8009930 <USBH_LL_GetURBState>
 800910c:	4603      	mov	r3, r0
 800910e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009110:	7bbb      	ldrb	r3, [r7, #14]
 8009112:	2b01      	cmp	r3, #1
 8009114:	d105      	bne.n	8009122 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	220d      	movs	r2, #13
 800911a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800911c:	2300      	movs	r3, #0
 800911e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009120:	e072      	b.n	8009208 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009122:	7bbb      	ldrb	r3, [r7, #14]
 8009124:	2b04      	cmp	r3, #4
 8009126:	d103      	bne.n	8009130 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	220b      	movs	r2, #11
 800912c:	761a      	strb	r2, [r3, #24]
      break;
 800912e:	e06b      	b.n	8009208 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009130:	7bbb      	ldrb	r3, [r7, #14]
 8009132:	2b05      	cmp	r3, #5
 8009134:	d168      	bne.n	8009208 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009136:	2303      	movs	r3, #3
 8009138:	73fb      	strb	r3, [r7, #15]
      break;
 800913a:	e065      	b.n	8009208 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	795b      	ldrb	r3, [r3, #5]
 8009140:	2201      	movs	r2, #1
 8009142:	9200      	str	r2, [sp, #0]
 8009144:	2200      	movs	r2, #0
 8009146:	2100      	movs	r1, #0
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 f87f 	bl	800924c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009154:	b29a      	uxth	r2, r3
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	220a      	movs	r2, #10
 800915e:	761a      	strb	r2, [r3, #24]
      break;
 8009160:	e055      	b.n	800920e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	795b      	ldrb	r3, [r3, #5]
 8009166:	4619      	mov	r1, r3
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 fbe1 	bl	8009930 <USBH_LL_GetURBState>
 800916e:	4603      	mov	r3, r0
 8009170:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009172:	7bbb      	ldrb	r3, [r7, #14]
 8009174:	2b01      	cmp	r3, #1
 8009176:	d105      	bne.n	8009184 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009178:	2300      	movs	r3, #0
 800917a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	220d      	movs	r2, #13
 8009180:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009182:	e043      	b.n	800920c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009184:	7bbb      	ldrb	r3, [r7, #14]
 8009186:	2b02      	cmp	r3, #2
 8009188:	d103      	bne.n	8009192 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2209      	movs	r2, #9
 800918e:	761a      	strb	r2, [r3, #24]
      break;
 8009190:	e03c      	b.n	800920c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009192:	7bbb      	ldrb	r3, [r7, #14]
 8009194:	2b04      	cmp	r3, #4
 8009196:	d139      	bne.n	800920c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	220b      	movs	r2, #11
 800919c:	761a      	strb	r2, [r3, #24]
      break;
 800919e:	e035      	b.n	800920c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	7e5b      	ldrb	r3, [r3, #25]
 80091a4:	3301      	adds	r3, #1
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	765a      	strb	r2, [r3, #25]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	7e5b      	ldrb	r3, [r3, #25]
 80091b0:	2b02      	cmp	r3, #2
 80091b2:	d806      	bhi.n	80091c2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2201      	movs	r2, #1
 80091be:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80091c0:	e025      	b.n	800920e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091c8:	2106      	movs	r1, #6
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	795b      	ldrb	r3, [r3, #5]
 80091d8:	4619      	mov	r1, r3
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 f90c 	bl	80093f8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	791b      	ldrb	r3, [r3, #4]
 80091e4:	4619      	mov	r1, r3
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f906 	bl	80093f8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80091f2:	2302      	movs	r3, #2
 80091f4:	73fb      	strb	r3, [r7, #15]
      break;
 80091f6:	e00a      	b.n	800920e <USBH_HandleControl+0x2de>

    default:
      break;
 80091f8:	bf00      	nop
 80091fa:	e008      	b.n	800920e <USBH_HandleControl+0x2de>
      break;
 80091fc:	bf00      	nop
 80091fe:	e006      	b.n	800920e <USBH_HandleControl+0x2de>
      break;
 8009200:	bf00      	nop
 8009202:	e004      	b.n	800920e <USBH_HandleControl+0x2de>
      break;
 8009204:	bf00      	nop
 8009206:	e002      	b.n	800920e <USBH_HandleControl+0x2de>
      break;
 8009208:	bf00      	nop
 800920a:	e000      	b.n	800920e <USBH_HandleControl+0x2de>
      break;
 800920c:	bf00      	nop
  }

  return status;
 800920e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b088      	sub	sp, #32
 800921c:	af04      	add	r7, sp, #16
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	4613      	mov	r3, r2
 8009224:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009226:	79f9      	ldrb	r1, [r7, #7]
 8009228:	2300      	movs	r3, #0
 800922a:	9303      	str	r3, [sp, #12]
 800922c:	2308      	movs	r3, #8
 800922e:	9302      	str	r3, [sp, #8]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	9301      	str	r3, [sp, #4]
 8009234:	2300      	movs	r3, #0
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	2300      	movs	r3, #0
 800923a:	2200      	movs	r2, #0
 800923c:	68f8      	ldr	r0, [r7, #12]
 800923e:	f000 fb46 	bl	80098ce <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	3710      	adds	r7, #16
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b088      	sub	sp, #32
 8009250:	af04      	add	r7, sp, #16
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	60b9      	str	r1, [r7, #8]
 8009256:	4611      	mov	r1, r2
 8009258:	461a      	mov	r2, r3
 800925a:	460b      	mov	r3, r1
 800925c:	80fb      	strh	r3, [r7, #6]
 800925e:	4613      	mov	r3, r2
 8009260:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009268:	2b00      	cmp	r3, #0
 800926a:	d001      	beq.n	8009270 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800926c:	2300      	movs	r3, #0
 800926e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009270:	7979      	ldrb	r1, [r7, #5]
 8009272:	7e3b      	ldrb	r3, [r7, #24]
 8009274:	9303      	str	r3, [sp, #12]
 8009276:	88fb      	ldrh	r3, [r7, #6]
 8009278:	9302      	str	r3, [sp, #8]
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	9301      	str	r3, [sp, #4]
 800927e:	2301      	movs	r3, #1
 8009280:	9300      	str	r3, [sp, #0]
 8009282:	2300      	movs	r3, #0
 8009284:	2200      	movs	r2, #0
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f000 fb21 	bl	80098ce <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800928c:	2300      	movs	r3, #0
}
 800928e:	4618      	mov	r0, r3
 8009290:	3710      	adds	r7, #16
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}

08009296 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b088      	sub	sp, #32
 800929a:	af04      	add	r7, sp, #16
 800929c:	60f8      	str	r0, [r7, #12]
 800929e:	60b9      	str	r1, [r7, #8]
 80092a0:	4611      	mov	r1, r2
 80092a2:	461a      	mov	r2, r3
 80092a4:	460b      	mov	r3, r1
 80092a6:	80fb      	strh	r3, [r7, #6]
 80092a8:	4613      	mov	r3, r2
 80092aa:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80092ac:	7979      	ldrb	r1, [r7, #5]
 80092ae:	2300      	movs	r3, #0
 80092b0:	9303      	str	r3, [sp, #12]
 80092b2:	88fb      	ldrh	r3, [r7, #6]
 80092b4:	9302      	str	r3, [sp, #8]
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	2301      	movs	r3, #1
 80092bc:	9300      	str	r3, [sp, #0]
 80092be:	2300      	movs	r3, #0
 80092c0:	2201      	movs	r2, #1
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f000 fb03 	bl	80098ce <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80092c8:	2300      	movs	r3, #0

}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b088      	sub	sp, #32
 80092d6:	af04      	add	r7, sp, #16
 80092d8:	60f8      	str	r0, [r7, #12]
 80092da:	60b9      	str	r1, [r7, #8]
 80092dc:	4611      	mov	r1, r2
 80092de:	461a      	mov	r2, r3
 80092e0:	460b      	mov	r3, r1
 80092e2:	80fb      	strh	r3, [r7, #6]
 80092e4:	4613      	mov	r3, r2
 80092e6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d001      	beq.n	80092f6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80092f2:	2300      	movs	r3, #0
 80092f4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80092f6:	7979      	ldrb	r1, [r7, #5]
 80092f8:	7e3b      	ldrb	r3, [r7, #24]
 80092fa:	9303      	str	r3, [sp, #12]
 80092fc:	88fb      	ldrh	r3, [r7, #6]
 80092fe:	9302      	str	r3, [sp, #8]
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	9301      	str	r3, [sp, #4]
 8009304:	2301      	movs	r3, #1
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	2302      	movs	r3, #2
 800930a:	2200      	movs	r2, #0
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f000 fade 	bl	80098ce <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b088      	sub	sp, #32
 8009320:	af04      	add	r7, sp, #16
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	4611      	mov	r1, r2
 8009328:	461a      	mov	r2, r3
 800932a:	460b      	mov	r3, r1
 800932c:	80fb      	strh	r3, [r7, #6]
 800932e:	4613      	mov	r3, r2
 8009330:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009332:	7979      	ldrb	r1, [r7, #5]
 8009334:	2300      	movs	r3, #0
 8009336:	9303      	str	r3, [sp, #12]
 8009338:	88fb      	ldrh	r3, [r7, #6]
 800933a:	9302      	str	r3, [sp, #8]
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	9301      	str	r3, [sp, #4]
 8009340:	2301      	movs	r3, #1
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	2302      	movs	r3, #2
 8009346:	2201      	movs	r2, #1
 8009348:	68f8      	ldr	r0, [r7, #12]
 800934a:	f000 fac0 	bl	80098ce <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af04      	add	r7, sp, #16
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	4608      	mov	r0, r1
 8009362:	4611      	mov	r1, r2
 8009364:	461a      	mov	r2, r3
 8009366:	4603      	mov	r3, r0
 8009368:	70fb      	strb	r3, [r7, #3]
 800936a:	460b      	mov	r3, r1
 800936c:	70bb      	strb	r3, [r7, #2]
 800936e:	4613      	mov	r3, r2
 8009370:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009372:	7878      	ldrb	r0, [r7, #1]
 8009374:	78ba      	ldrb	r2, [r7, #2]
 8009376:	78f9      	ldrb	r1, [r7, #3]
 8009378:	8b3b      	ldrh	r3, [r7, #24]
 800937a:	9302      	str	r3, [sp, #8]
 800937c:	7d3b      	ldrb	r3, [r7, #20]
 800937e:	9301      	str	r3, [sp, #4]
 8009380:	7c3b      	ldrb	r3, [r7, #16]
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	4603      	mov	r3, r0
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f000 fa53 	bl	8009832 <USBH_LL_OpenPipe>

  return USBH_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3708      	adds	r7, #8
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b082      	sub	sp, #8
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
 800939e:	460b      	mov	r3, r1
 80093a0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80093a2:	78fb      	ldrb	r3, [r7, #3]
 80093a4:	4619      	mov	r1, r3
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 fa72 	bl	8009890 <USBH_LL_ClosePipe>

  return USBH_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b084      	sub	sp, #16
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
 80093be:	460b      	mov	r3, r1
 80093c0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 f836 	bl	8009434 <USBH_GetFreePipe>
 80093c8:	4603      	mov	r3, r0
 80093ca:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80093cc:	89fb      	ldrh	r3, [r7, #14]
 80093ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d00a      	beq.n	80093ec <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80093d6:	78fa      	ldrb	r2, [r7, #3]
 80093d8:	89fb      	ldrh	r3, [r7, #14]
 80093da:	f003 030f 	and.w	r3, r3, #15
 80093de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80093e2:	6879      	ldr	r1, [r7, #4]
 80093e4:	33e0      	adds	r3, #224	@ 0xe0
 80093e6:	009b      	lsls	r3, r3, #2
 80093e8:	440b      	add	r3, r1
 80093ea:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80093ec:	89fb      	ldrh	r3, [r7, #14]
 80093ee:	b2db      	uxtb	r3, r3
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	460b      	mov	r3, r1
 8009402:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009404:	78fb      	ldrb	r3, [r7, #3]
 8009406:	2b0f      	cmp	r3, #15
 8009408:	d80d      	bhi.n	8009426 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800940a:	78fb      	ldrb	r3, [r7, #3]
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	33e0      	adds	r3, #224	@ 0xe0
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	4413      	add	r3, r2
 8009414:	685a      	ldr	r2, [r3, #4]
 8009416:	78fb      	ldrb	r3, [r7, #3]
 8009418:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800941c:	6879      	ldr	r1, [r7, #4]
 800941e:	33e0      	adds	r3, #224	@ 0xe0
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	440b      	add	r3, r1
 8009424:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800943c:	2300      	movs	r3, #0
 800943e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009440:	2300      	movs	r3, #0
 8009442:	73fb      	strb	r3, [r7, #15]
 8009444:	e00f      	b.n	8009466 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009446:	7bfb      	ldrb	r3, [r7, #15]
 8009448:	687a      	ldr	r2, [r7, #4]
 800944a:	33e0      	adds	r3, #224	@ 0xe0
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	4413      	add	r3, r2
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009456:	2b00      	cmp	r3, #0
 8009458:	d102      	bne.n	8009460 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800945a:	7bfb      	ldrb	r3, [r7, #15]
 800945c:	b29b      	uxth	r3, r3
 800945e:	e007      	b.n	8009470 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009460:	7bfb      	ldrb	r3, [r7, #15]
 8009462:	3301      	adds	r3, #1
 8009464:	73fb      	strb	r3, [r7, #15]
 8009466:	7bfb      	ldrb	r3, [r7, #15]
 8009468:	2b0f      	cmp	r3, #15
 800946a:	d9ec      	bls.n	8009446 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800946c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009470:	4618      	mov	r0, r3
 8009472:	3714      	adds	r7, #20
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009480:	2201      	movs	r2, #1
 8009482:	490e      	ldr	r1, [pc, #56]	@ (80094bc <MX_USB_HOST_Init+0x40>)
 8009484:	480e      	ldr	r0, [pc, #56]	@ (80094c0 <MX_USB_HOST_Init+0x44>)
 8009486:	f7fe fb15 	bl	8007ab4 <USBH_Init>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d001      	beq.n	8009494 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009490:	f7f7 fb0a 	bl	8000aa8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009494:	490b      	ldr	r1, [pc, #44]	@ (80094c4 <MX_USB_HOST_Init+0x48>)
 8009496:	480a      	ldr	r0, [pc, #40]	@ (80094c0 <MX_USB_HOST_Init+0x44>)
 8009498:	f7fe fbb9 	bl	8007c0e <USBH_RegisterClass>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d001      	beq.n	80094a6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80094a2:	f7f7 fb01 	bl	8000aa8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80094a6:	4806      	ldr	r0, [pc, #24]	@ (80094c0 <MX_USB_HOST_Init+0x44>)
 80094a8:	f7fe fc3d 	bl	8007d26 <USBH_Start>
 80094ac:	4603      	mov	r3, r0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80094b2:	f7f7 faf9 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80094b6:	bf00      	nop
 80094b8:	bd80      	pop	{r7, pc}
 80094ba:	bf00      	nop
 80094bc:	080094dd 	.word	0x080094dd
 80094c0:	20000228 	.word	0x20000228
 80094c4:	2000000c 	.word	0x2000000c

080094c8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80094cc:	4802      	ldr	r0, [pc, #8]	@ (80094d8 <MX_USB_HOST_Process+0x10>)
 80094ce:	f7fe fc3b 	bl	8007d48 <USBH_Process>
}
 80094d2:	bf00      	nop
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	20000228 	.word	0x20000228

080094dc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80094dc:	b480      	push	{r7}
 80094de:	b083      	sub	sp, #12
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	460b      	mov	r3, r1
 80094e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80094e8:	78fb      	ldrb	r3, [r7, #3]
 80094ea:	3b01      	subs	r3, #1
 80094ec:	2b04      	cmp	r3, #4
 80094ee:	d819      	bhi.n	8009524 <USBH_UserProcess+0x48>
 80094f0:	a201      	add	r2, pc, #4	@ (adr r2, 80094f8 <USBH_UserProcess+0x1c>)
 80094f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f6:	bf00      	nop
 80094f8:	08009525 	.word	0x08009525
 80094fc:	08009515 	.word	0x08009515
 8009500:	08009525 	.word	0x08009525
 8009504:	0800951d 	.word	0x0800951d
 8009508:	0800950d 	.word	0x0800950d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800950c:	4b09      	ldr	r3, [pc, #36]	@ (8009534 <USBH_UserProcess+0x58>)
 800950e:	2203      	movs	r2, #3
 8009510:	701a      	strb	r2, [r3, #0]
  break;
 8009512:	e008      	b.n	8009526 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009514:	4b07      	ldr	r3, [pc, #28]	@ (8009534 <USBH_UserProcess+0x58>)
 8009516:	2202      	movs	r2, #2
 8009518:	701a      	strb	r2, [r3, #0]
  break;
 800951a:	e004      	b.n	8009526 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800951c:	4b05      	ldr	r3, [pc, #20]	@ (8009534 <USBH_UserProcess+0x58>)
 800951e:	2201      	movs	r2, #1
 8009520:	701a      	strb	r2, [r3, #0]
  break;
 8009522:	e000      	b.n	8009526 <USBH_UserProcess+0x4a>

  default:
  break;
 8009524:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009526:	bf00      	nop
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop
 8009534:	20000600 	.word	0x20000600

08009538 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08a      	sub	sp, #40	@ 0x28
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009540:	f107 0314 	add.w	r3, r7, #20
 8009544:	2200      	movs	r2, #0
 8009546:	601a      	str	r2, [r3, #0]
 8009548:	605a      	str	r2, [r3, #4]
 800954a:	609a      	str	r2, [r3, #8]
 800954c:	60da      	str	r2, [r3, #12]
 800954e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009558:	d147      	bne.n	80095ea <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800955a:	2300      	movs	r3, #0
 800955c:	613b      	str	r3, [r7, #16]
 800955e:	4b25      	ldr	r3, [pc, #148]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 8009560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009562:	4a24      	ldr	r2, [pc, #144]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 8009564:	f043 0301 	orr.w	r3, r3, #1
 8009568:	6313      	str	r3, [r2, #48]	@ 0x30
 800956a:	4b22      	ldr	r3, [pc, #136]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 800956c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956e:	f003 0301 	and.w	r3, r3, #1
 8009572:	613b      	str	r3, [r7, #16]
 8009574:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009576:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800957a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800957c:	2300      	movs	r3, #0
 800957e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009580:	2300      	movs	r3, #0
 8009582:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009584:	f107 0314 	add.w	r3, r7, #20
 8009588:	4619      	mov	r1, r3
 800958a:	481b      	ldr	r0, [pc, #108]	@ (80095f8 <HAL_HCD_MspInit+0xc0>)
 800958c:	f7f8 fb10 	bl	8001bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009590:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009596:	2302      	movs	r3, #2
 8009598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800959a:	2300      	movs	r3, #0
 800959c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800959e:	2300      	movs	r3, #0
 80095a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80095a2:	230a      	movs	r3, #10
 80095a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80095a6:	f107 0314 	add.w	r3, r7, #20
 80095aa:	4619      	mov	r1, r3
 80095ac:	4812      	ldr	r0, [pc, #72]	@ (80095f8 <HAL_HCD_MspInit+0xc0>)
 80095ae:	f7f8 faff 	bl	8001bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80095b2:	4b10      	ldr	r3, [pc, #64]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 80095b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095b6:	4a0f      	ldr	r2, [pc, #60]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 80095b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80095be:	2300      	movs	r3, #0
 80095c0:	60fb      	str	r3, [r7, #12]
 80095c2:	4b0c      	ldr	r3, [pc, #48]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 80095c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095c6:	4a0b      	ldr	r2, [pc, #44]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 80095c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80095cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80095ce:	4b09      	ldr	r3, [pc, #36]	@ (80095f4 <HAL_HCD_MspInit+0xbc>)
 80095d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095d6:	60fb      	str	r3, [r7, #12]
 80095d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80095da:	2200      	movs	r2, #0
 80095dc:	2100      	movs	r1, #0
 80095de:	2043      	movs	r0, #67	@ 0x43
 80095e0:	f7f8 faaf 	bl	8001b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80095e4:	2043      	movs	r0, #67	@ 0x43
 80095e6:	f7f8 fac8 	bl	8001b7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80095ea:	bf00      	nop
 80095ec:	3728      	adds	r7, #40	@ 0x28
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	40023800 	.word	0x40023800
 80095f8:	40020000 	.word	0x40020000

080095fc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800960a:	4618      	mov	r0, r3
 800960c:	f7fe ff73 	bl	80084f6 <USBH_LL_IncTimer>
}
 8009610:	bf00      	nop
 8009612:	3708      	adds	r7, #8
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009626:	4618      	mov	r0, r3
 8009628:	f7fe ffab 	bl	8008582 <USBH_LL_Connect>
}
 800962c:	bf00      	nop
 800962e:	3708      	adds	r7, #8
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009642:	4618      	mov	r0, r3
 8009644:	f7fe ffb4 	bl	80085b0 <USBH_LL_Disconnect>
}
 8009648:	bf00      	nop
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009650:	b480      	push	{r7}
 8009652:	b083      	sub	sp, #12
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	460b      	mov	r3, r1
 800965a:	70fb      	strb	r3, [r7, #3]
 800965c:	4613      	mov	r3, r2
 800965e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009660:	bf00      	nop
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800967a:	4618      	mov	r0, r3
 800967c:	f7fe ff65 	bl	800854a <USBH_LL_PortEnabled>
}
 8009680:	bf00      	nop
 8009682:	3708      	adds	r7, #8
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b082      	sub	sp, #8
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009696:	4618      	mov	r0, r3
 8009698:	f7fe ff65 	bl	8008566 <USBH_LL_PortDisabled>
}
 800969c:	bf00      	nop
 800969e:	3708      	adds	r7, #8
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b082      	sub	sp, #8
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d12a      	bne.n	800970c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80096b6:	4a18      	ldr	r2, [pc, #96]	@ (8009718 <USBH_LL_Init+0x74>)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a15      	ldr	r2, [pc, #84]	@ (8009718 <USBH_LL_Init+0x74>)
 80096c2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80096c6:	4b14      	ldr	r3, [pc, #80]	@ (8009718 <USBH_LL_Init+0x74>)
 80096c8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80096cc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80096ce:	4b12      	ldr	r3, [pc, #72]	@ (8009718 <USBH_LL_Init+0x74>)
 80096d0:	2208      	movs	r2, #8
 80096d2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80096d4:	4b10      	ldr	r3, [pc, #64]	@ (8009718 <USBH_LL_Init+0x74>)
 80096d6:	2201      	movs	r2, #1
 80096d8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80096da:	4b0f      	ldr	r3, [pc, #60]	@ (8009718 <USBH_LL_Init+0x74>)
 80096dc:	2200      	movs	r2, #0
 80096de:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80096e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009718 <USBH_LL_Init+0x74>)
 80096e2:	2202      	movs	r2, #2
 80096e4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80096e6:	4b0c      	ldr	r3, [pc, #48]	@ (8009718 <USBH_LL_Init+0x74>)
 80096e8:	2200      	movs	r2, #0
 80096ea:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80096ec:	480a      	ldr	r0, [pc, #40]	@ (8009718 <USBH_LL_Init+0x74>)
 80096ee:	f7f8 fc2e 	bl	8001f4e <HAL_HCD_Init>
 80096f2:	4603      	mov	r3, r0
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d001      	beq.n	80096fc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80096f8:	f7f7 f9d6 	bl	8000aa8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80096fc:	4806      	ldr	r0, [pc, #24]	@ (8009718 <USBH_LL_Init+0x74>)
 80096fe:	f7f9 f88f 	bl	8002820 <HAL_HCD_GetCurrentFrame>
 8009702:	4603      	mov	r3, r0
 8009704:	4619      	mov	r1, r3
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f7fe fee6 	bl	80084d8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	20000604 	.word	0x20000604

0800971c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009724:	2300      	movs	r3, #0
 8009726:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009728:	2300      	movs	r3, #0
 800972a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009732:	4618      	mov	r0, r3
 8009734:	f7f8 fffc 	bl	8002730 <HAL_HCD_Start>
 8009738:	4603      	mov	r3, r0
 800973a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800973c:	7bfb      	ldrb	r3, [r7, #15]
 800973e:	4618      	mov	r0, r3
 8009740:	f000 f95e 	bl	8009a00 <USBH_Get_USB_Status>
 8009744:	4603      	mov	r3, r0
 8009746:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009748:	7bbb      	ldrb	r3, [r7, #14]
}
 800974a:	4618      	mov	r0, r3
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}

08009752 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b084      	sub	sp, #16
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800975a:	2300      	movs	r3, #0
 800975c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009768:	4618      	mov	r0, r3
 800976a:	f7f9 f804 	bl	8002776 <HAL_HCD_Stop>
 800976e:	4603      	mov	r3, r0
 8009770:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009772:	7bfb      	ldrb	r3, [r7, #15]
 8009774:	4618      	mov	r0, r3
 8009776:	f000 f943 	bl	8009a00 <USBH_Get_USB_Status>
 800977a:	4603      	mov	r3, r0
 800977c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800977e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009790:	2301      	movs	r3, #1
 8009792:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800979a:	4618      	mov	r0, r3
 800979c:	f7f9 f84e 	bl	800283c <HAL_HCD_GetCurrentSpeed>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b02      	cmp	r3, #2
 80097a4:	d00c      	beq.n	80097c0 <USBH_LL_GetSpeed+0x38>
 80097a6:	2b02      	cmp	r3, #2
 80097a8:	d80d      	bhi.n	80097c6 <USBH_LL_GetSpeed+0x3e>
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d002      	beq.n	80097b4 <USBH_LL_GetSpeed+0x2c>
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	d003      	beq.n	80097ba <USBH_LL_GetSpeed+0x32>
 80097b2:	e008      	b.n	80097c6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80097b4:	2300      	movs	r3, #0
 80097b6:	73fb      	strb	r3, [r7, #15]
    break;
 80097b8:	e008      	b.n	80097cc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80097ba:	2301      	movs	r3, #1
 80097bc:	73fb      	strb	r3, [r7, #15]
    break;
 80097be:	e005      	b.n	80097cc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80097c0:	2302      	movs	r3, #2
 80097c2:	73fb      	strb	r3, [r7, #15]
    break;
 80097c4:	e002      	b.n	80097cc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80097c6:	2301      	movs	r3, #1
 80097c8:	73fb      	strb	r3, [r7, #15]
    break;
 80097ca:	bf00      	nop
  }
  return  speed;
 80097cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b084      	sub	sp, #16
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097de:	2300      	movs	r3, #0
 80097e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80097e2:	2300      	movs	r3, #0
 80097e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7f8 ffdf 	bl	80027b0 <HAL_HCD_ResetPort>
 80097f2:	4603      	mov	r3, r0
 80097f4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	4618      	mov	r0, r3
 80097fa:	f000 f901 	bl	8009a00 <USBH_Get_USB_Status>
 80097fe:	4603      	mov	r3, r0
 8009800:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009802:	7bbb      	ldrb	r3, [r7, #14]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	460b      	mov	r3, r1
 8009816:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800981e:	78fa      	ldrb	r2, [r7, #3]
 8009820:	4611      	mov	r1, r2
 8009822:	4618      	mov	r0, r3
 8009824:	f7f8 ffe7 	bl	80027f6 <HAL_HCD_HC_GetXferCount>
 8009828:	4603      	mov	r3, r0
}
 800982a:	4618      	mov	r0, r3
 800982c:	3708      	adds	r7, #8
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009832:	b590      	push	{r4, r7, lr}
 8009834:	b089      	sub	sp, #36	@ 0x24
 8009836:	af04      	add	r7, sp, #16
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	4608      	mov	r0, r1
 800983c:	4611      	mov	r1, r2
 800983e:	461a      	mov	r2, r3
 8009840:	4603      	mov	r3, r0
 8009842:	70fb      	strb	r3, [r7, #3]
 8009844:	460b      	mov	r3, r1
 8009846:	70bb      	strb	r3, [r7, #2]
 8009848:	4613      	mov	r3, r2
 800984a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009850:	2300      	movs	r3, #0
 8009852:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800985a:	787c      	ldrb	r4, [r7, #1]
 800985c:	78ba      	ldrb	r2, [r7, #2]
 800985e:	78f9      	ldrb	r1, [r7, #3]
 8009860:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009862:	9302      	str	r3, [sp, #8]
 8009864:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009868:	9301      	str	r3, [sp, #4]
 800986a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	4623      	mov	r3, r4
 8009872:	f7f8 fbd3 	bl	800201c <HAL_HCD_HC_Init>
 8009876:	4603      	mov	r3, r0
 8009878:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800987a:	7bfb      	ldrb	r3, [r7, #15]
 800987c:	4618      	mov	r0, r3
 800987e:	f000 f8bf 	bl	8009a00 <USBH_Get_USB_Status>
 8009882:	4603      	mov	r3, r0
 8009884:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009886:	7bbb      	ldrb	r3, [r7, #14]
}
 8009888:	4618      	mov	r0, r3
 800988a:	3714      	adds	r7, #20
 800988c:	46bd      	mov	sp, r7
 800988e:	bd90      	pop	{r4, r7, pc}

08009890 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	460b      	mov	r3, r1
 800989a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800989c:	2300      	movs	r3, #0
 800989e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80098a0:	2300      	movs	r3, #0
 80098a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80098aa:	78fa      	ldrb	r2, [r7, #3]
 80098ac:	4611      	mov	r1, r2
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7f8 fc6c 	bl	800218c <HAL_HCD_HC_Halt>
 80098b4:	4603      	mov	r3, r0
 80098b6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80098b8:	7bfb      	ldrb	r3, [r7, #15]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f000 f8a0 	bl	8009a00 <USBH_Get_USB_Status>
 80098c0:	4603      	mov	r3, r0
 80098c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3710      	adds	r7, #16
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}

080098ce <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80098ce:	b590      	push	{r4, r7, lr}
 80098d0:	b089      	sub	sp, #36	@ 0x24
 80098d2:	af04      	add	r7, sp, #16
 80098d4:	6078      	str	r0, [r7, #4]
 80098d6:	4608      	mov	r0, r1
 80098d8:	4611      	mov	r1, r2
 80098da:	461a      	mov	r2, r3
 80098dc:	4603      	mov	r3, r0
 80098de:	70fb      	strb	r3, [r7, #3]
 80098e0:	460b      	mov	r3, r1
 80098e2:	70bb      	strb	r3, [r7, #2]
 80098e4:	4613      	mov	r3, r2
 80098e6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098e8:	2300      	movs	r3, #0
 80098ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80098ec:	2300      	movs	r3, #0
 80098ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80098f6:	787c      	ldrb	r4, [r7, #1]
 80098f8:	78ba      	ldrb	r2, [r7, #2]
 80098fa:	78f9      	ldrb	r1, [r7, #3]
 80098fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009900:	9303      	str	r3, [sp, #12]
 8009902:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009904:	9302      	str	r3, [sp, #8]
 8009906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009908:	9301      	str	r3, [sp, #4]
 800990a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	4623      	mov	r3, r4
 8009912:	f7f8 fc5f 	bl	80021d4 <HAL_HCD_HC_SubmitRequest>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800991a:	7bfb      	ldrb	r3, [r7, #15]
 800991c:	4618      	mov	r0, r3
 800991e:	f000 f86f 	bl	8009a00 <USBH_Get_USB_Status>
 8009922:	4603      	mov	r3, r0
 8009924:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009926:	7bbb      	ldrb	r3, [r7, #14]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	bd90      	pop	{r4, r7, pc}

08009930 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	460b      	mov	r3, r1
 800993a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009942:	78fa      	ldrb	r2, [r7, #3]
 8009944:	4611      	mov	r1, r2
 8009946:	4618      	mov	r0, r3
 8009948:	f7f8 ff40 	bl	80027cc <HAL_HCD_HC_GetURBState>
 800994c:	4603      	mov	r3, r0
}
 800994e:	4618      	mov	r0, r3
 8009950:	3708      	adds	r7, #8
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}

08009956 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009956:	b580      	push	{r7, lr}
 8009958:	b082      	sub	sp, #8
 800995a:	af00      	add	r7, sp, #0
 800995c:	6078      	str	r0, [r7, #4]
 800995e:	460b      	mov	r3, r1
 8009960:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009968:	2b01      	cmp	r3, #1
 800996a:	d103      	bne.n	8009974 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800996c:	78fb      	ldrb	r3, [r7, #3]
 800996e:	4618      	mov	r0, r3
 8009970:	f000 f872 	bl	8009a58 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009974:	20c8      	movs	r0, #200	@ 0xc8
 8009976:	f7f7 fb69 	bl	800104c <HAL_Delay>
  return USBH_OK;
 800997a:	2300      	movs	r3, #0
}
 800997c:	4618      	mov	r0, r3
 800997e:	3708      	adds	r7, #8
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009984:	b480      	push	{r7}
 8009986:	b085      	sub	sp, #20
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	460b      	mov	r3, r1
 800998e:	70fb      	strb	r3, [r7, #3]
 8009990:	4613      	mov	r3, r2
 8009992:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800999a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800999c:	78fa      	ldrb	r2, [r7, #3]
 800999e:	68f9      	ldr	r1, [r7, #12]
 80099a0:	4613      	mov	r3, r2
 80099a2:	011b      	lsls	r3, r3, #4
 80099a4:	1a9b      	subs	r3, r3, r2
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	440b      	add	r3, r1
 80099aa:	3317      	adds	r3, #23
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d00a      	beq.n	80099c8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80099b2:	78fa      	ldrb	r2, [r7, #3]
 80099b4:	68f9      	ldr	r1, [r7, #12]
 80099b6:	4613      	mov	r3, r2
 80099b8:	011b      	lsls	r3, r3, #4
 80099ba:	1a9b      	subs	r3, r3, r2
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	440b      	add	r3, r1
 80099c0:	333c      	adds	r3, #60	@ 0x3c
 80099c2:	78ba      	ldrb	r2, [r7, #2]
 80099c4:	701a      	strb	r2, [r3, #0]
 80099c6:	e009      	b.n	80099dc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80099c8:	78fa      	ldrb	r2, [r7, #3]
 80099ca:	68f9      	ldr	r1, [r7, #12]
 80099cc:	4613      	mov	r3, r2
 80099ce:	011b      	lsls	r3, r3, #4
 80099d0:	1a9b      	subs	r3, r3, r2
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	440b      	add	r3, r1
 80099d6:	333d      	adds	r3, #61	@ 0x3d
 80099d8:	78ba      	ldrb	r2, [r7, #2]
 80099da:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3714      	adds	r7, #20
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr

080099ea <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80099ea:	b580      	push	{r7, lr}
 80099ec:	b082      	sub	sp, #8
 80099ee:	af00      	add	r7, sp, #0
 80099f0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f7f7 fb2a 	bl	800104c <HAL_Delay>
}
 80099f8:	bf00      	nop
 80099fa:	3708      	adds	r7, #8
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	4603      	mov	r3, r0
 8009a08:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a0e:	79fb      	ldrb	r3, [r7, #7]
 8009a10:	2b03      	cmp	r3, #3
 8009a12:	d817      	bhi.n	8009a44 <USBH_Get_USB_Status+0x44>
 8009a14:	a201      	add	r2, pc, #4	@ (adr r2, 8009a1c <USBH_Get_USB_Status+0x1c>)
 8009a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a1a:	bf00      	nop
 8009a1c:	08009a2d 	.word	0x08009a2d
 8009a20:	08009a33 	.word	0x08009a33
 8009a24:	08009a39 	.word	0x08009a39
 8009a28:	08009a3f 	.word	0x08009a3f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a30:	e00b      	b.n	8009a4a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009a32:	2302      	movs	r3, #2
 8009a34:	73fb      	strb	r3, [r7, #15]
    break;
 8009a36:	e008      	b.n	8009a4a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	73fb      	strb	r3, [r7, #15]
    break;
 8009a3c:	e005      	b.n	8009a4a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009a3e:	2302      	movs	r3, #2
 8009a40:	73fb      	strb	r3, [r7, #15]
    break;
 8009a42:	e002      	b.n	8009a4a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009a44:	2302      	movs	r3, #2
 8009a46:	73fb      	strb	r3, [r7, #15]
    break;
 8009a48:	bf00      	nop
  }
  return usb_status;
 8009a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3714      	adds	r7, #20
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	4603      	mov	r3, r0
 8009a60:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009a62:	79fb      	ldrb	r3, [r7, #7]
 8009a64:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009a66:	79fb      	ldrb	r3, [r7, #7]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d102      	bne.n	8009a72 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	73fb      	strb	r3, [r7, #15]
 8009a70:	e001      	b.n	8009a76 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009a72:	2301      	movs	r3, #1
 8009a74:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009a76:	7bfb      	ldrb	r3, [r7, #15]
 8009a78:	461a      	mov	r2, r3
 8009a7a:	2101      	movs	r1, #1
 8009a7c:	4803      	ldr	r0, [pc, #12]	@ (8009a8c <MX_DriverVbusFS+0x34>)
 8009a7e:	f7f8 fa33 	bl	8001ee8 <HAL_GPIO_WritePin>
}
 8009a82:	bf00      	nop
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	40020800 	.word	0x40020800

08009a90 <malloc>:
 8009a90:	4b02      	ldr	r3, [pc, #8]	@ (8009a9c <malloc+0xc>)
 8009a92:	4601      	mov	r1, r0
 8009a94:	6818      	ldr	r0, [r3, #0]
 8009a96:	f000 b82d 	b.w	8009af4 <_malloc_r>
 8009a9a:	bf00      	nop
 8009a9c:	2000002c 	.word	0x2000002c

08009aa0 <free>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	@ (8009aac <free+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f000 b8f5 	b.w	8009c94 <_free_r>
 8009aaa:	bf00      	nop
 8009aac:	2000002c 	.word	0x2000002c

08009ab0 <sbrk_aligned>:
 8009ab0:	b570      	push	{r4, r5, r6, lr}
 8009ab2:	4e0f      	ldr	r6, [pc, #60]	@ (8009af0 <sbrk_aligned+0x40>)
 8009ab4:	460c      	mov	r4, r1
 8009ab6:	6831      	ldr	r1, [r6, #0]
 8009ab8:	4605      	mov	r5, r0
 8009aba:	b911      	cbnz	r1, 8009ac2 <sbrk_aligned+0x12>
 8009abc:	f000 f8ae 	bl	8009c1c <_sbrk_r>
 8009ac0:	6030      	str	r0, [r6, #0]
 8009ac2:	4621      	mov	r1, r4
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	f000 f8a9 	bl	8009c1c <_sbrk_r>
 8009aca:	1c43      	adds	r3, r0, #1
 8009acc:	d103      	bne.n	8009ad6 <sbrk_aligned+0x26>
 8009ace:	f04f 34ff 	mov.w	r4, #4294967295
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	bd70      	pop	{r4, r5, r6, pc}
 8009ad6:	1cc4      	adds	r4, r0, #3
 8009ad8:	f024 0403 	bic.w	r4, r4, #3
 8009adc:	42a0      	cmp	r0, r4
 8009ade:	d0f8      	beq.n	8009ad2 <sbrk_aligned+0x22>
 8009ae0:	1a21      	subs	r1, r4, r0
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	f000 f89a 	bl	8009c1c <_sbrk_r>
 8009ae8:	3001      	adds	r0, #1
 8009aea:	d1f2      	bne.n	8009ad2 <sbrk_aligned+0x22>
 8009aec:	e7ef      	b.n	8009ace <sbrk_aligned+0x1e>
 8009aee:	bf00      	nop
 8009af0:	200009e4 	.word	0x200009e4

08009af4 <_malloc_r>:
 8009af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af8:	1ccd      	adds	r5, r1, #3
 8009afa:	f025 0503 	bic.w	r5, r5, #3
 8009afe:	3508      	adds	r5, #8
 8009b00:	2d0c      	cmp	r5, #12
 8009b02:	bf38      	it	cc
 8009b04:	250c      	movcc	r5, #12
 8009b06:	2d00      	cmp	r5, #0
 8009b08:	4606      	mov	r6, r0
 8009b0a:	db01      	blt.n	8009b10 <_malloc_r+0x1c>
 8009b0c:	42a9      	cmp	r1, r5
 8009b0e:	d904      	bls.n	8009b1a <_malloc_r+0x26>
 8009b10:	230c      	movs	r3, #12
 8009b12:	6033      	str	r3, [r6, #0]
 8009b14:	2000      	movs	r0, #0
 8009b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bf0 <_malloc_r+0xfc>
 8009b1e:	f000 f869 	bl	8009bf4 <__malloc_lock>
 8009b22:	f8d8 3000 	ldr.w	r3, [r8]
 8009b26:	461c      	mov	r4, r3
 8009b28:	bb44      	cbnz	r4, 8009b7c <_malloc_r+0x88>
 8009b2a:	4629      	mov	r1, r5
 8009b2c:	4630      	mov	r0, r6
 8009b2e:	f7ff ffbf 	bl	8009ab0 <sbrk_aligned>
 8009b32:	1c43      	adds	r3, r0, #1
 8009b34:	4604      	mov	r4, r0
 8009b36:	d158      	bne.n	8009bea <_malloc_r+0xf6>
 8009b38:	f8d8 4000 	ldr.w	r4, [r8]
 8009b3c:	4627      	mov	r7, r4
 8009b3e:	2f00      	cmp	r7, #0
 8009b40:	d143      	bne.n	8009bca <_malloc_r+0xd6>
 8009b42:	2c00      	cmp	r4, #0
 8009b44:	d04b      	beq.n	8009bde <_malloc_r+0xea>
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	4639      	mov	r1, r7
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	eb04 0903 	add.w	r9, r4, r3
 8009b50:	f000 f864 	bl	8009c1c <_sbrk_r>
 8009b54:	4581      	cmp	r9, r0
 8009b56:	d142      	bne.n	8009bde <_malloc_r+0xea>
 8009b58:	6821      	ldr	r1, [r4, #0]
 8009b5a:	1a6d      	subs	r5, r5, r1
 8009b5c:	4629      	mov	r1, r5
 8009b5e:	4630      	mov	r0, r6
 8009b60:	f7ff ffa6 	bl	8009ab0 <sbrk_aligned>
 8009b64:	3001      	adds	r0, #1
 8009b66:	d03a      	beq.n	8009bde <_malloc_r+0xea>
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	442b      	add	r3, r5
 8009b6c:	6023      	str	r3, [r4, #0]
 8009b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	bb62      	cbnz	r2, 8009bd0 <_malloc_r+0xdc>
 8009b76:	f8c8 7000 	str.w	r7, [r8]
 8009b7a:	e00f      	b.n	8009b9c <_malloc_r+0xa8>
 8009b7c:	6822      	ldr	r2, [r4, #0]
 8009b7e:	1b52      	subs	r2, r2, r5
 8009b80:	d420      	bmi.n	8009bc4 <_malloc_r+0xd0>
 8009b82:	2a0b      	cmp	r2, #11
 8009b84:	d917      	bls.n	8009bb6 <_malloc_r+0xc2>
 8009b86:	1961      	adds	r1, r4, r5
 8009b88:	42a3      	cmp	r3, r4
 8009b8a:	6025      	str	r5, [r4, #0]
 8009b8c:	bf18      	it	ne
 8009b8e:	6059      	strne	r1, [r3, #4]
 8009b90:	6863      	ldr	r3, [r4, #4]
 8009b92:	bf08      	it	eq
 8009b94:	f8c8 1000 	streq.w	r1, [r8]
 8009b98:	5162      	str	r2, [r4, r5]
 8009b9a:	604b      	str	r3, [r1, #4]
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f000 f82f 	bl	8009c00 <__malloc_unlock>
 8009ba2:	f104 000b 	add.w	r0, r4, #11
 8009ba6:	1d23      	adds	r3, r4, #4
 8009ba8:	f020 0007 	bic.w	r0, r0, #7
 8009bac:	1ac2      	subs	r2, r0, r3
 8009bae:	bf1c      	itt	ne
 8009bb0:	1a1b      	subne	r3, r3, r0
 8009bb2:	50a3      	strne	r3, [r4, r2]
 8009bb4:	e7af      	b.n	8009b16 <_malloc_r+0x22>
 8009bb6:	6862      	ldr	r2, [r4, #4]
 8009bb8:	42a3      	cmp	r3, r4
 8009bba:	bf0c      	ite	eq
 8009bbc:	f8c8 2000 	streq.w	r2, [r8]
 8009bc0:	605a      	strne	r2, [r3, #4]
 8009bc2:	e7eb      	b.n	8009b9c <_malloc_r+0xa8>
 8009bc4:	4623      	mov	r3, r4
 8009bc6:	6864      	ldr	r4, [r4, #4]
 8009bc8:	e7ae      	b.n	8009b28 <_malloc_r+0x34>
 8009bca:	463c      	mov	r4, r7
 8009bcc:	687f      	ldr	r7, [r7, #4]
 8009bce:	e7b6      	b.n	8009b3e <_malloc_r+0x4a>
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	42a3      	cmp	r3, r4
 8009bd6:	d1fb      	bne.n	8009bd0 <_malloc_r+0xdc>
 8009bd8:	2300      	movs	r3, #0
 8009bda:	6053      	str	r3, [r2, #4]
 8009bdc:	e7de      	b.n	8009b9c <_malloc_r+0xa8>
 8009bde:	230c      	movs	r3, #12
 8009be0:	6033      	str	r3, [r6, #0]
 8009be2:	4630      	mov	r0, r6
 8009be4:	f000 f80c 	bl	8009c00 <__malloc_unlock>
 8009be8:	e794      	b.n	8009b14 <_malloc_r+0x20>
 8009bea:	6005      	str	r5, [r0, #0]
 8009bec:	e7d6      	b.n	8009b9c <_malloc_r+0xa8>
 8009bee:	bf00      	nop
 8009bf0:	200009e8 	.word	0x200009e8

08009bf4 <__malloc_lock>:
 8009bf4:	4801      	ldr	r0, [pc, #4]	@ (8009bfc <__malloc_lock+0x8>)
 8009bf6:	f000 b84b 	b.w	8009c90 <__retarget_lock_acquire_recursive>
 8009bfa:	bf00      	nop
 8009bfc:	20000b28 	.word	0x20000b28

08009c00 <__malloc_unlock>:
 8009c00:	4801      	ldr	r0, [pc, #4]	@ (8009c08 <__malloc_unlock+0x8>)
 8009c02:	f000 b846 	b.w	8009c92 <__retarget_lock_release_recursive>
 8009c06:	bf00      	nop
 8009c08:	20000b28 	.word	0x20000b28

08009c0c <memset>:
 8009c0c:	4402      	add	r2, r0
 8009c0e:	4603      	mov	r3, r0
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d100      	bne.n	8009c16 <memset+0xa>
 8009c14:	4770      	bx	lr
 8009c16:	f803 1b01 	strb.w	r1, [r3], #1
 8009c1a:	e7f9      	b.n	8009c10 <memset+0x4>

08009c1c <_sbrk_r>:
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	4d06      	ldr	r5, [pc, #24]	@ (8009c38 <_sbrk_r+0x1c>)
 8009c20:	2300      	movs	r3, #0
 8009c22:	4604      	mov	r4, r0
 8009c24:	4608      	mov	r0, r1
 8009c26:	602b      	str	r3, [r5, #0]
 8009c28:	f7f7 f92c 	bl	8000e84 <_sbrk>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d102      	bne.n	8009c36 <_sbrk_r+0x1a>
 8009c30:	682b      	ldr	r3, [r5, #0]
 8009c32:	b103      	cbz	r3, 8009c36 <_sbrk_r+0x1a>
 8009c34:	6023      	str	r3, [r4, #0]
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
 8009c38:	20000b24 	.word	0x20000b24

08009c3c <__errno>:
 8009c3c:	4b01      	ldr	r3, [pc, #4]	@ (8009c44 <__errno+0x8>)
 8009c3e:	6818      	ldr	r0, [r3, #0]
 8009c40:	4770      	bx	lr
 8009c42:	bf00      	nop
 8009c44:	2000002c 	.word	0x2000002c

08009c48 <__libc_init_array>:
 8009c48:	b570      	push	{r4, r5, r6, lr}
 8009c4a:	4d0d      	ldr	r5, [pc, #52]	@ (8009c80 <__libc_init_array+0x38>)
 8009c4c:	4c0d      	ldr	r4, [pc, #52]	@ (8009c84 <__libc_init_array+0x3c>)
 8009c4e:	1b64      	subs	r4, r4, r5
 8009c50:	10a4      	asrs	r4, r4, #2
 8009c52:	2600      	movs	r6, #0
 8009c54:	42a6      	cmp	r6, r4
 8009c56:	d109      	bne.n	8009c6c <__libc_init_array+0x24>
 8009c58:	4d0b      	ldr	r5, [pc, #44]	@ (8009c88 <__libc_init_array+0x40>)
 8009c5a:	4c0c      	ldr	r4, [pc, #48]	@ (8009c8c <__libc_init_array+0x44>)
 8009c5c:	f000 f864 	bl	8009d28 <_init>
 8009c60:	1b64      	subs	r4, r4, r5
 8009c62:	10a4      	asrs	r4, r4, #2
 8009c64:	2600      	movs	r6, #0
 8009c66:	42a6      	cmp	r6, r4
 8009c68:	d105      	bne.n	8009c76 <__libc_init_array+0x2e>
 8009c6a:	bd70      	pop	{r4, r5, r6, pc}
 8009c6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c70:	4798      	blx	r3
 8009c72:	3601      	adds	r6, #1
 8009c74:	e7ee      	b.n	8009c54 <__libc_init_array+0xc>
 8009c76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c7a:	4798      	blx	r3
 8009c7c:	3601      	adds	r6, #1
 8009c7e:	e7f2      	b.n	8009c66 <__libc_init_array+0x1e>
 8009c80:	08009d64 	.word	0x08009d64
 8009c84:	08009d64 	.word	0x08009d64
 8009c88:	08009d64 	.word	0x08009d64
 8009c8c:	08009d68 	.word	0x08009d68

08009c90 <__retarget_lock_acquire_recursive>:
 8009c90:	4770      	bx	lr

08009c92 <__retarget_lock_release_recursive>:
 8009c92:	4770      	bx	lr

08009c94 <_free_r>:
 8009c94:	b538      	push	{r3, r4, r5, lr}
 8009c96:	4605      	mov	r5, r0
 8009c98:	2900      	cmp	r1, #0
 8009c9a:	d041      	beq.n	8009d20 <_free_r+0x8c>
 8009c9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ca0:	1f0c      	subs	r4, r1, #4
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	bfb8      	it	lt
 8009ca6:	18e4      	addlt	r4, r4, r3
 8009ca8:	f7ff ffa4 	bl	8009bf4 <__malloc_lock>
 8009cac:	4a1d      	ldr	r2, [pc, #116]	@ (8009d24 <_free_r+0x90>)
 8009cae:	6813      	ldr	r3, [r2, #0]
 8009cb0:	b933      	cbnz	r3, 8009cc0 <_free_r+0x2c>
 8009cb2:	6063      	str	r3, [r4, #4]
 8009cb4:	6014      	str	r4, [r2, #0]
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cbc:	f7ff bfa0 	b.w	8009c00 <__malloc_unlock>
 8009cc0:	42a3      	cmp	r3, r4
 8009cc2:	d908      	bls.n	8009cd6 <_free_r+0x42>
 8009cc4:	6820      	ldr	r0, [r4, #0]
 8009cc6:	1821      	adds	r1, r4, r0
 8009cc8:	428b      	cmp	r3, r1
 8009cca:	bf01      	itttt	eq
 8009ccc:	6819      	ldreq	r1, [r3, #0]
 8009cce:	685b      	ldreq	r3, [r3, #4]
 8009cd0:	1809      	addeq	r1, r1, r0
 8009cd2:	6021      	streq	r1, [r4, #0]
 8009cd4:	e7ed      	b.n	8009cb2 <_free_r+0x1e>
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	685b      	ldr	r3, [r3, #4]
 8009cda:	b10b      	cbz	r3, 8009ce0 <_free_r+0x4c>
 8009cdc:	42a3      	cmp	r3, r4
 8009cde:	d9fa      	bls.n	8009cd6 <_free_r+0x42>
 8009ce0:	6811      	ldr	r1, [r2, #0]
 8009ce2:	1850      	adds	r0, r2, r1
 8009ce4:	42a0      	cmp	r0, r4
 8009ce6:	d10b      	bne.n	8009d00 <_free_r+0x6c>
 8009ce8:	6820      	ldr	r0, [r4, #0]
 8009cea:	4401      	add	r1, r0
 8009cec:	1850      	adds	r0, r2, r1
 8009cee:	4283      	cmp	r3, r0
 8009cf0:	6011      	str	r1, [r2, #0]
 8009cf2:	d1e0      	bne.n	8009cb6 <_free_r+0x22>
 8009cf4:	6818      	ldr	r0, [r3, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	6053      	str	r3, [r2, #4]
 8009cfa:	4408      	add	r0, r1
 8009cfc:	6010      	str	r0, [r2, #0]
 8009cfe:	e7da      	b.n	8009cb6 <_free_r+0x22>
 8009d00:	d902      	bls.n	8009d08 <_free_r+0x74>
 8009d02:	230c      	movs	r3, #12
 8009d04:	602b      	str	r3, [r5, #0]
 8009d06:	e7d6      	b.n	8009cb6 <_free_r+0x22>
 8009d08:	6820      	ldr	r0, [r4, #0]
 8009d0a:	1821      	adds	r1, r4, r0
 8009d0c:	428b      	cmp	r3, r1
 8009d0e:	bf04      	itt	eq
 8009d10:	6819      	ldreq	r1, [r3, #0]
 8009d12:	685b      	ldreq	r3, [r3, #4]
 8009d14:	6063      	str	r3, [r4, #4]
 8009d16:	bf04      	itt	eq
 8009d18:	1809      	addeq	r1, r1, r0
 8009d1a:	6021      	streq	r1, [r4, #0]
 8009d1c:	6054      	str	r4, [r2, #4]
 8009d1e:	e7ca      	b.n	8009cb6 <_free_r+0x22>
 8009d20:	bd38      	pop	{r3, r4, r5, pc}
 8009d22:	bf00      	nop
 8009d24:	200009e8 	.word	0x200009e8

08009d28 <_init>:
 8009d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d2a:	bf00      	nop
 8009d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d2e:	bc08      	pop	{r3}
 8009d30:	469e      	mov	lr, r3
 8009d32:	4770      	bx	lr

08009d34 <_fini>:
 8009d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d36:	bf00      	nop
 8009d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d3a:	bc08      	pop	{r3}
 8009d3c:	469e      	mov	lr, r3
 8009d3e:	4770      	bx	lr
