#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Sep  2 16:25:03 2022
# Process ID: 14680
# Current directory: C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1
# Command line: vivado.exe -log micro_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source micro_wrapper.tcl -notrace
# Log file: C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper.vdi
# Journal file: C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1\vivado.jou
# Running On: DESKTOP-E5S1MHN, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17096 MB
#-----------------------------------------------------------
source micro_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Studies/Embedded/FPGA/BasicToAdvanced/ip_repo/myGPIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top micro_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_gpio_0_0/micro_axi_gpio_0_0.dcp' for cell 'micro_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_uartlite_0_0/micro_axi_uartlite_0_0.dcp' for cell 'micro_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_clk_wiz_1_0/micro_clk_wiz_1_0.dcp' for cell 'micro_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_mdm_1_0/micro_mdm_1_0.dcp' for cell 'micro_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_0/micro_microblaze_0_0.dcp' for cell 'micro_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_axi_intc_0/micro_microblaze_0_axi_intc_0.dcp' for cell 'micro_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_myGPIO_0_0/micro_myGPIO_0_0.dcp' for cell 'micro_i/myGPIO_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_rst_clk_wiz_1_100M_0/micro_rst_clk_wiz_1_100M_0.dcp' for cell 'micro_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_xbar_0/micro_xbar_0.dcp' for cell 'micro_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_dlmb_bram_if_cntlr_0/micro_dlmb_bram_if_cntlr_0.dcp' for cell 'micro_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_dlmb_v10_0/micro_dlmb_v10_0.dcp' for cell 'micro_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_ilmb_bram_if_cntlr_0/micro_ilmb_bram_if_cntlr_0.dcp' for cell 'micro_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_ilmb_v10_0/micro_ilmb_v10_0.dcp' for cell 'micro_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_lmb_bram_0/micro_lmb_bram_0.dcp' for cell 'micro_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1332.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_uartlite_0_0/micro_axi_uartlite_0_0_board.xdc] for cell 'micro_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_uartlite_0_0/micro_axi_uartlite_0_0_board.xdc] for cell 'micro_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_uartlite_0_0/micro_axi_uartlite_0_0.xdc] for cell 'micro_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_uartlite_0_0/micro_axi_uartlite_0_0.xdc] for cell 'micro_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_gpio_0_0/micro_axi_gpio_0_0_board.xdc] for cell 'micro_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_gpio_0_0/micro_axi_gpio_0_0_board.xdc] for cell 'micro_i/axi_gpio_0/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_gpio_0_0/micro_axi_gpio_0_0.xdc] for cell 'micro_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_axi_gpio_0_0/micro_axi_gpio_0_0.xdc] for cell 'micro_i/axi_gpio_0/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_0/micro_microblaze_0_0.xdc] for cell 'micro_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_0/micro_microblaze_0_0.xdc] for cell 'micro_i/microblaze_0/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_axi_intc_0/micro_microblaze_0_axi_intc_0.xdc] for cell 'micro_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_axi_intc_0/micro_microblaze_0_axi_intc_0.xdc] for cell 'micro_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_mdm_1_0/micro_mdm_1_0.xdc] for cell 'micro_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_mdm_1_0/micro_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.371 ; gain = 286.324
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_mdm_1_0/micro_mdm_1_0.xdc] for cell 'micro_i/mdm_1/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_clk_wiz_1_0/micro_clk_wiz_1_0_board.xdc] for cell 'micro_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_clk_wiz_1_0/micro_clk_wiz_1_0_board.xdc] for cell 'micro_i/clk_wiz_1/inst'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_clk_wiz_1_0/micro_clk_wiz_1_0.xdc] for cell 'micro_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_clk_wiz_1_0/micro_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_clk_wiz_1_0/micro_clk_wiz_1_0.xdc] for cell 'micro_i/clk_wiz_1/inst'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_rst_clk_wiz_1_100M_0/micro_rst_clk_wiz_1_100M_0_board.xdc] for cell 'micro_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_rst_clk_wiz_1_100M_0/micro_rst_clk_wiz_1_100M_0_board.xdc] for cell 'micro_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_rst_clk_wiz_1_100M_0/micro_rst_clk_wiz_1_100M_0.xdc] for cell 'micro_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_rst_clk_wiz_1_100M_0/micro_rst_clk_wiz_1_100M_0.xdc] for cell 'micro_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clk]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[0]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[0]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[1]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[1]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[2]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[2]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[3]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[3]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[4]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[4]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[5]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[5]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[6]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[6]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[7]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[7]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[8]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[8]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[9]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[9]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[10]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[10]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[11]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[11]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[12]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[12]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[13]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[13]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[14]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[14]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[15]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[15]'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.srcs/constrs_1/imports/new/master.xdc]
Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_axi_intc_0/micro_microblaze_0_axi_intc_0_clocks.xdc] for cell 'micro_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_axi_intc_0/micro_microblaze_0_axi_intc_0_clocks.xdc] for cell 'micro_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'micro_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.gen/sources_1/bd/micro/ip/micro_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1618.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

28 Infos, 39 Warnings, 39 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1618.371 ; gain = 286.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port pinOut_0 expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1618.371 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25ae2c79f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1636.438 ; gain = 18.066

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter micro_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance micro_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2289e22d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1925.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 90 cells and removed 153 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1eec81569

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1925.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bd864a1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.907 . Memory (MB): peak = 1925.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG micro_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net micro_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1cb814cbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 1925.910 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cb814cbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cb814cbf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              90  |             153  |                                             19  |
|  Constant propagation         |               7  |              36  |                                              1  |
|  Sweep                        |               0  |              65  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1925.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 27f04dac1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.910 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 27f04dac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2030.613 ; gain = 0.000
Ending Power Optimization Task | Checksum: 27f04dac1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.613 ; gain = 104.703

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 27f04dac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.613 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2030.613 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 27f04dac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 40 Warnings, 39 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2030.613 ; gain = 412.242
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file micro_wrapper_drc_opted.rpt -pb micro_wrapper_drc_opted.pb -rpx micro_wrapper_drc_opted.rpx
Command: report_drc -file micro_wrapper_drc_opted.rpt -pb micro_wrapper_drc_opted.pb -rpx micro_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port pinOut_0 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 199645263

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2030.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a0b951c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d9f52212

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d9f52212

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d9f52212

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a2d11fb0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 270e44acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 270e44acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 149 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 67 nets or LUTs. Breaked 0 LUT, combined 67 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2030.613 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             67  |                    67  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             67  |                    67  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 6d0237b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: f32cc86e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 2 Global Placement | Checksum: f32cc86e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 113a8f03c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2079a8726

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13245c232

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14dc90425

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e1f8d0ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19087be08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c9d6e44b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c9d6e44b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 223e61b20

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.561 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 25f7d1df5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 23f1ce143

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 223e61b20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.561. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a80aa15b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a80aa15b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a80aa15b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a80aa15b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a80aa15b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2030.613 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113eb0ccb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000
Ending Placer Task | Checksum: c55cc455

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 41 Warnings, 39 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file micro_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file micro_wrapper_utilization_placed.rpt -pb micro_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file micro_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2030.613 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 41 Warnings, 39 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2030.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: aa098589 ConstDB: 0 ShapeSum: 1b533ecc RouteDB: 0
Post Restoration Checksum: NetGraph: 43d8c73b NumContArr: 4239ed69 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8612b4a4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2059.395 ; gain = 28.781

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8612b4a4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2059.395 ; gain = 28.781

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8612b4a4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2065.402 ; gain = 34.789

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8612b4a4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2065.402 ; gain = 34.789
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ed75538f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2073.770 ; gain = 43.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.556  | TNS=0.000  | WHS=-0.237 | THS=-41.350|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3267
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3266
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 177d380a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.855 ; gain = 48.242

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 177d380a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.855 ; gain = 48.242
Phase 3 Initial Routing | Checksum: 12571fa5c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 295
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.072  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b269adf5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.072  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1836d918d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980
Phase 4 Rip-up And Reroute | Checksum: 1836d918d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1836d918d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1836d918d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980
Phase 5 Delay and Skew Optimization | Checksum: 1836d918d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a0af214d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.152  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0af214d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980
Phase 6 Post Hold Fix | Checksum: 1a0af214d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13466 %
  Global Horizontal Routing Utilization  = 1.3411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0af214d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0af214d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1830084e9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2082.594 ; gain = 51.980

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.152  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1830084e9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2082.594 ; gain = 51.980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2082.594 ; gain = 51.980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 41 Warnings, 39 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2082.594 ; gain = 51.980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2098.617 ; gain = 16.023
INFO: [Common 17-1381] The checkpoint 'C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file micro_wrapper_drc_routed.rpt -pb micro_wrapper_drc_routed.pb -rpx micro_wrapper_drc_routed.rpx
Command: report_drc -file micro_wrapper_drc_routed.rpt -pb micro_wrapper_drc_routed.pb -rpx micro_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file micro_wrapper_methodology_drc_routed.rpt -pb micro_wrapper_methodology_drc_routed.pb -rpx micro_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file micro_wrapper_methodology_drc_routed.rpt -pb micro_wrapper_methodology_drc_routed.pb -rpx micro_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Studies/Embedded/FPGA/BasicToAdvanced/microBlaze/microBlaze.runs/impl_1/micro_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file micro_wrapper_power_routed.rpt -pb micro_wrapper_power_summary_routed.pb -rpx micro_wrapper_power_routed.rpx
Command: report_power -file micro_wrapper_power_routed.rpt -pb micro_wrapper_power_summary_routed.pb -rpx micro_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 42 Warnings, 39 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file micro_wrapper_route_status.rpt -pb micro_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file micro_wrapper_timing_summary_routed.rpt -pb micro_wrapper_timing_summary_routed.pb -rpx micro_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file micro_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file micro_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file micro_wrapper_bus_skew_routed.rpt -pb micro_wrapper_bus_skew_routed.pb -rpx micro_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep  2 16:26:53 2022...
