<stg><name>fft_exec_Pipeline_DFT_Loop15</name>


<trans_list>

<trans id="408" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_14_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_14_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i10 0, i10 %i_14_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i278.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i278.0:0 %i_14_0_load = load i10 %i_14_0

]]></Node>
<StgValue><ssdm name="i_14_0_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i278.0:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.0:2 %icmp_ln109 = icmp_eq  i10 %i_14_0_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i278.0:3 %br_ln109 = br i1 %icmp_ln109, void %for.inc.i278.split.0, void %_Z11fft_stage_tILi8ELi4EEvPfS0_S0_S0_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i278.split.0:0 %empty_32 = trunc i10 %i_14_0_load

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="10">
<![CDATA[
for.inc.i278.split.0:1 %empty_33 = trunc i10 %i_14_0_load

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.i278.split.0:4 %shl_ln113_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_33, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln113_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:5 %zext_ln113 = zext i9 %shl_ln113_s

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:6 %W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="W_real_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:7 %W_real_load = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="W_real_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:8 %W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="W_imag_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:9 %W_imag_load = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="W_imag_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:10 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %i_14_0_load, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc.i278.split.0:11 %and_ln115_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %tmp_s, i7 0

]]></Node>
<StgValue><ssdm name="and_ln115_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:12 %zext_ln115 = zext i9 %and_ln115_5

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:13 %add_ln115 = add i10 %zext_ln115, i10 %i_14_0_load

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:14 %add_ln116 = add i10 %add_ln115, i10 128

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:15 %lshr_ln118_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln118_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:21 %lshr_ln120_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln120_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:22 %zext_ln120 = zext i8 %lshr_ln120_s

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:23 %Stage7_R_addr_1 = getelementptr i32 %Stage7_R, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage7_R_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:24 %Stage7_R_load_1 = load i8 %Stage7_R_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:25 %Stage7_I_addr_1 = getelementptr i32 %Stage7_I, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage7_I_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:26 %Stage7_I_load_1 = load i8 %Stage7_I_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i278.split.0:45 %or_ln109 = or i9 %empty_32, i9 1

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:46 %zext_ln109 = zext i9 %or_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i278.split.0:47 %or_ln109_9 = or i7 %empty_33, i7 1

]]></Node>
<StgValue><ssdm name="or_ln109_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.i278.split.0:48 %shl_ln113_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln109_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln113_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:49 %zext_ln113_7 = zext i9 %shl_ln113_4

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:50 %W_real_addr_7 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="W_real_addr_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:51 %W_real_load_7 = load i9 %W_real_addr_7

]]></Node>
<StgValue><ssdm name="W_real_load_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:52 %W_imag_addr_7 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="W_imag_addr_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:53 %W_imag_load_7 = load i9 %W_imag_addr_7

]]></Node>
<StgValue><ssdm name="W_imag_load_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:54 %add_ln115_5 = add i10 %zext_ln115, i10 %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln115_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:55 %add_ln116_4 = add i10 %add_ln115_5, i10 128

]]></Node>
<StgValue><ssdm name="add_ln116_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:56 %lshr_ln118_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln118_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:62 %lshr_ln120_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_4, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln120_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:63 %zext_ln120_5 = zext i8 %lshr_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:64 %Stage7_R_1_addr_1 = getelementptr i32 %Stage7_R_1, i64 0, i64 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="Stage7_R_1_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:65 %Stage7_R_1_load_1 = load i8 %Stage7_R_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_1_load_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:66 %Stage7_I_1_addr_1 = getelementptr i32 %Stage7_I_1, i64 0, i64 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="Stage7_I_1_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:67 %Stage7_I_1_load_1 = load i8 %Stage7_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_1_load_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i278.split.0:86 %or_ln109_10 = or i9 %empty_32, i9 2

]]></Node>
<StgValue><ssdm name="or_ln109_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:87 %zext_ln109_4 = zext i9 %or_ln109_10

]]></Node>
<StgValue><ssdm name="zext_ln109_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i278.split.0:88 %or_ln109_11 = or i7 %empty_33, i7 2

]]></Node>
<StgValue><ssdm name="or_ln109_11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.i278.split.0:89 %shl_ln113_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln109_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln113_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:90 %zext_ln113_8 = zext i9 %shl_ln113_5

]]></Node>
<StgValue><ssdm name="zext_ln113_8"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:91 %W_real_addr_8 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="W_real_addr_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:92 %W_real_load_8 = load i9 %W_real_addr_8

]]></Node>
<StgValue><ssdm name="W_real_load_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:93 %W_imag_addr_8 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="W_imag_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:94 %W_imag_load_8 = load i9 %W_imag_addr_8

]]></Node>
<StgValue><ssdm name="W_imag_load_8"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:95 %add_ln115_6 = add i10 %zext_ln115, i10 %zext_ln109_4

]]></Node>
<StgValue><ssdm name="add_ln115_6"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:96 %add_ln116_5 = add i10 %add_ln115_6, i10 128

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:97 %lshr_ln118_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_6, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln118_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:103 %lshr_ln120_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln120_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:104 %zext_ln120_6 = zext i8 %lshr_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln120_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:105 %Stage7_R_2_addr_1 = getelementptr i32 %Stage7_R_2, i64 0, i64 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="Stage7_R_2_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:106 %Stage7_R_2_load_1 = load i8 %Stage7_R_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_2_load_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:107 %Stage7_I_2_addr_1 = getelementptr i32 %Stage7_I_2, i64 0, i64 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="Stage7_I_2_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:108 %Stage7_I_2_load_1 = load i8 %Stage7_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_2_load_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i278.split.0:127 %or_ln109_12 = or i9 %empty_32, i9 3

]]></Node>
<StgValue><ssdm name="or_ln109_12"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:128 %zext_ln109_5 = zext i9 %or_ln109_12

]]></Node>
<StgValue><ssdm name="zext_ln109_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i278.split.0:129 %or_ln109_13 = or i7 %empty_33, i7 3

]]></Node>
<StgValue><ssdm name="or_ln109_13"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.i278.split.0:130 %shl_ln113_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln109_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln113_6"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:131 %zext_ln113_9 = zext i9 %shl_ln113_6

]]></Node>
<StgValue><ssdm name="zext_ln113_9"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:132 %W_real_addr_9 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="W_real_addr_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:133 %W_real_load_9 = load i9 %W_real_addr_9

]]></Node>
<StgValue><ssdm name="W_real_load_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:134 %W_imag_addr_9 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="W_imag_addr_9"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:135 %W_imag_load_9 = load i9 %W_imag_addr_9

]]></Node>
<StgValue><ssdm name="W_imag_load_9"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:136 %add_ln115_7 = add i10 %zext_ln115, i10 %zext_ln109_5

]]></Node>
<StgValue><ssdm name="add_ln115_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:137 %add_ln116_6 = add i10 %add_ln115_7, i10 128

]]></Node>
<StgValue><ssdm name="add_ln116_6"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:138 %lshr_ln118_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_7, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln118_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i278.split.0:144 %lshr_ln120_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_6, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln120_6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:145 %zext_ln120_7 = zext i8 %lshr_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:146 %Stage7_R_3_addr_1 = getelementptr i32 %Stage7_R_3, i64 0, i64 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="Stage7_R_3_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:147 %Stage7_R_3_load_1 = load i8 %Stage7_R_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_3_load_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:148 %Stage7_I_3_addr_1 = getelementptr i32 %Stage7_I_3, i64 0, i64 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="Stage7_I_3_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:149 %Stage7_I_3_load_1 = load i8 %Stage7_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_3_load_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i278.split.0:168 %add_ln109 = add i10 %i_14_0_load, i10 4

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i278.split.0:169 %store_ln109 = store i10 %add_ln109, i10 %i_14_0

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="104" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:7 %W_real_load = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="W_real_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:9 %W_imag_load = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="W_imag_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:24 %Stage7_R_load_1 = load i8 %Stage7_R_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:26 %Stage7_I_load_1 = load i8 %Stage7_I_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:51 %W_real_load_7 = load i9 %W_real_addr_7

]]></Node>
<StgValue><ssdm name="W_real_load_7"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:53 %W_imag_load_7 = load i9 %W_imag_addr_7

]]></Node>
<StgValue><ssdm name="W_imag_load_7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:65 %Stage7_R_1_load_1 = load i8 %Stage7_R_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_1_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:67 %Stage7_I_1_load_1 = load i8 %Stage7_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_1_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:92 %W_real_load_8 = load i9 %W_real_addr_8

]]></Node>
<StgValue><ssdm name="W_real_load_8"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:94 %W_imag_load_8 = load i9 %W_imag_addr_8

]]></Node>
<StgValue><ssdm name="W_imag_load_8"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:106 %Stage7_R_2_load_1 = load i8 %Stage7_R_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_2_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:108 %Stage7_I_2_load_1 = load i8 %Stage7_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_2_load_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:133 %W_real_load_9 = load i9 %W_real_addr_9

]]></Node>
<StgValue><ssdm name="W_real_load_9"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i278.split.0:135 %W_imag_load_9 = load i9 %W_imag_addr_9

]]></Node>
<StgValue><ssdm name="W_imag_load_9"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:147 %Stage7_R_3_load_1 = load i8 %Stage7_R_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_R_3_load_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:149 %Stage7_I_3_load_1 = load i8 %Stage7_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage7_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="120" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:27 %mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:28 %mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:30 %mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i6"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:31 %mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i7"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:68 %mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul22_i6_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:69 %mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul23_i7_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:71 %mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul24_i6_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:72 %mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul25_i7_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:109 %mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul22_i6_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:110 %mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul23_i7_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:112 %mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul24_i6_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:113 %mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul25_i7_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:150 %mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul22_i6_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:151 %mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul23_i7_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:153 %mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul24_i6_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:154 %mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul25_i7_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="136" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:27 %mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:28 %mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i7"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:30 %mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:31 %mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:68 %mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul22_i6_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:69 %mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul23_i7_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:71 %mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul24_i6_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:72 %mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul25_i7_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:109 %mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul22_i6_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:110 %mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul23_i7_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:112 %mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul24_i6_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:113 %mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul25_i7_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:150 %mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul22_i6_3"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:151 %mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul23_i7_3"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:153 %mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul24_i6_3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:154 %mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul25_i7_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="152" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:27 %mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i6"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:28 %mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i7"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:30 %mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i6"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:31 %mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i7"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:68 %mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul22_i6_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:69 %mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul23_i7_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:71 %mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul24_i6_1"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:72 %mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul25_i7_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:109 %mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul22_i6_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:110 %mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul23_i7_2"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:112 %mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul24_i6_2"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:113 %mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul25_i7_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:150 %mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul22_i6_3"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:151 %mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul23_i7_3"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:153 %mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul24_i6_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:154 %mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul25_i7_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="168" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:27 %mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul22_i6"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:28 %mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul23_i7"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:30 %mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load

]]></Node>
<StgValue><ssdm name="mul24_i6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:31 %mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load

]]></Node>
<StgValue><ssdm name="mul25_i7"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:68 %mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul22_i6_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:69 %mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul23_i7_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:71 %mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7

]]></Node>
<StgValue><ssdm name="mul24_i6_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:72 %mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7

]]></Node>
<StgValue><ssdm name="mul25_i7_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:109 %mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul22_i6_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:110 %mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul23_i7_2"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:112 %mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8

]]></Node>
<StgValue><ssdm name="mul24_i6_2"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:113 %mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8

]]></Node>
<StgValue><ssdm name="mul25_i7_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:150 %mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul22_i6_3"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:151 %mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul23_i7_3"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:153 %mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9

]]></Node>
<StgValue><ssdm name="mul24_i6_3"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:154 %mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9

]]></Node>
<StgValue><ssdm name="mul25_i7_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="184" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:29 %t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7

]]></Node>
<StgValue><ssdm name="t_R_7"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:32 %t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7

]]></Node>
<StgValue><ssdm name="t_I_7"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:70 %t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1

]]></Node>
<StgValue><ssdm name="t_R_7_1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:73 %t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1

]]></Node>
<StgValue><ssdm name="t_I_7_1"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:111 %t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2

]]></Node>
<StgValue><ssdm name="t_R_7_2"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:114 %t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2

]]></Node>
<StgValue><ssdm name="t_I_7_2"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:152 %t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3

]]></Node>
<StgValue><ssdm name="t_R_7_3"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:155 %t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3

]]></Node>
<StgValue><ssdm name="t_I_7_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="192" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:29 %t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7

]]></Node>
<StgValue><ssdm name="t_R_7"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:32 %t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7

]]></Node>
<StgValue><ssdm name="t_I_7"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:70 %t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1

]]></Node>
<StgValue><ssdm name="t_R_7_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:73 %t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1

]]></Node>
<StgValue><ssdm name="t_I_7_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:111 %t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2

]]></Node>
<StgValue><ssdm name="t_R_7_2"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:114 %t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2

]]></Node>
<StgValue><ssdm name="t_I_7_2"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:152 %t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3

]]></Node>
<StgValue><ssdm name="t_R_7_3"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:155 %t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3

]]></Node>
<StgValue><ssdm name="t_I_7_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="200" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:29 %t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7

]]></Node>
<StgValue><ssdm name="t_R_7"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:32 %t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7

]]></Node>
<StgValue><ssdm name="t_I_7"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:70 %t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1

]]></Node>
<StgValue><ssdm name="t_R_7_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:73 %t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1

]]></Node>
<StgValue><ssdm name="t_I_7_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:111 %t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2

]]></Node>
<StgValue><ssdm name="t_R_7_2"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:114 %t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2

]]></Node>
<StgValue><ssdm name="t_I_7_2"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:152 %t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3

]]></Node>
<StgValue><ssdm name="t_R_7_3"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:155 %t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3

]]></Node>
<StgValue><ssdm name="t_I_7_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:16 %zext_ln118 = zext i8 %lshr_ln118_s

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:17 %Stage7_R_addr = getelementptr i32 %Stage7_R, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage7_R_addr"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:18 %Stage7_R_load = load i8 %Stage7_R_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_load"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:19 %Stage7_I_addr = getelementptr i32 %Stage7_I, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage7_I_addr"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:20 %Stage7_I_load = load i8 %Stage7_I_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_load"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:29 %t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7

]]></Node>
<StgValue><ssdm name="t_R_7"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:32 %t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7

]]></Node>
<StgValue><ssdm name="t_I_7"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:57 %zext_ln118_8 = zext i8 %lshr_ln118_5

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:58 %Stage7_R_1_addr = getelementptr i32 %Stage7_R_1, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="Stage7_R_1_addr"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:59 %Stage7_R_1_load = load i8 %Stage7_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_1_load"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:60 %Stage7_I_1_addr = getelementptr i32 %Stage7_I_1, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="Stage7_I_1_addr"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:61 %Stage7_I_1_load = load i8 %Stage7_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_1_load"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:70 %t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1

]]></Node>
<StgValue><ssdm name="t_R_7_1"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:73 %t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1

]]></Node>
<StgValue><ssdm name="t_I_7_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:98 %zext_ln118_9 = zext i8 %lshr_ln118_6

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:99 %Stage7_R_2_addr = getelementptr i32 %Stage7_R_2, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="Stage7_R_2_addr"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:100 %Stage7_R_2_load = load i8 %Stage7_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_2_load"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:101 %Stage7_I_2_addr = getelementptr i32 %Stage7_I_2, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="Stage7_I_2_addr"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:102 %Stage7_I_2_load = load i8 %Stage7_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_2_load"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:111 %t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2

]]></Node>
<StgValue><ssdm name="t_R_7_2"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:114 %t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2

]]></Node>
<StgValue><ssdm name="t_I_7_2"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:139 %zext_ln118_10 = zext i8 %lshr_ln118_7

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:140 %Stage7_R_3_addr = getelementptr i32 %Stage7_R_3, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="Stage7_R_3_addr"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:141 %Stage7_R_3_load = load i8 %Stage7_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_3_load"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:142 %Stage7_I_3_addr = getelementptr i32 %Stage7_I_3, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="Stage7_I_3_addr"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:143 %Stage7_I_3_load = load i8 %Stage7_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_3_load"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:152 %t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3

]]></Node>
<StgValue><ssdm name="t_R_7_3"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:155 %t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3

]]></Node>
<StgValue><ssdm name="t_I_7_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="236" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:18 %Stage7_R_load = load i8 %Stage7_R_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_load"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:20 %Stage7_I_load = load i8 %Stage7_I_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_load"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:29 %t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7

]]></Node>
<StgValue><ssdm name="t_R_7"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:32 %t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7

]]></Node>
<StgValue><ssdm name="t_I_7"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:59 %Stage7_R_1_load = load i8 %Stage7_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_1_load"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:61 %Stage7_I_1_load = load i8 %Stage7_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_1_load"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:70 %t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1

]]></Node>
<StgValue><ssdm name="t_R_7_1"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:73 %t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1

]]></Node>
<StgValue><ssdm name="t_I_7_1"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:100 %Stage7_R_2_load = load i8 %Stage7_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_2_load"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:102 %Stage7_I_2_load = load i8 %Stage7_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_2_load"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:111 %t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2

]]></Node>
<StgValue><ssdm name="t_R_7_2"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:114 %t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2

]]></Node>
<StgValue><ssdm name="t_I_7_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:141 %Stage7_R_3_load = load i8 %Stage7_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage7_R_3_load"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i278.split.0:143 %Stage7_I_3_load = load i8 %Stage7_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage7_I_3_load"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:152 %t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3

]]></Node>
<StgValue><ssdm name="t_R_7_3"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:155 %t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3

]]></Node>
<StgValue><ssdm name="t_I_7_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="252" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:33 %sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="sub27_i7"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:35 %sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="sub30_i7"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:39 %add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="add33_i7"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:41 %add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="add36_i7"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:74 %sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="sub27_i7_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:76 %sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="sub30_i7_1"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:80 %add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="add33_i7_1"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:82 %add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="add36_i7_1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:115 %sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="sub27_i7_2"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:117 %sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="sub30_i7_2"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:121 %add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="add33_i7_2"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:123 %add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="add36_i7_2"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:156 %sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="sub27_i7_3"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:158 %sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="sub30_i7_3"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:162 %add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="add33_i7_3"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:164 %add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="add36_i7_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="268" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:33 %sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="sub27_i7"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:35 %sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="sub30_i7"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:39 %add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="add33_i7"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:41 %add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="add36_i7"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:74 %sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="sub27_i7_1"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:76 %sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="sub30_i7_1"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:80 %add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="add33_i7_1"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:82 %add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="add36_i7_1"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:115 %sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="sub27_i7_2"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:117 %sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="sub30_i7_2"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:121 %add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="add33_i7_2"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:123 %add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="add36_i7_2"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:156 %sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="sub27_i7_3"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:158 %sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="sub30_i7_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:162 %add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="add33_i7_3"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:164 %add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="add36_i7_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="284" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:33 %sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="sub27_i7"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:35 %sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="sub30_i7"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:39 %add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="add33_i7"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:41 %add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="add36_i7"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:74 %sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="sub27_i7_1"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:76 %sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="sub30_i7_1"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:80 %add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="add33_i7_1"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:82 %add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="add36_i7_1"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:115 %sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="sub27_i7_2"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:117 %sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="sub30_i7_2"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:121 %add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="add33_i7_2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:123 %add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="add36_i7_2"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:156 %sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="sub27_i7_3"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:158 %sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="sub30_i7_3"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:162 %add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="add33_i7_3"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:164 %add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="add36_i7_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="300" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:33 %sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="sub27_i7"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:35 %sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="sub30_i7"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:39 %add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="add33_i7"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:41 %add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="add36_i7"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:74 %sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="sub27_i7_1"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:76 %sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="sub30_i7_1"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:80 %add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="add33_i7_1"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:82 %add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="add36_i7_1"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:115 %sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="sub27_i7_2"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:117 %sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="sub30_i7_2"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:121 %add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="add33_i7_2"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:123 %add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="add36_i7_2"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:156 %sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="sub27_i7_3"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:158 %sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="sub30_i7_3"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:162 %add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="add33_i7_3"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:164 %add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="add36_i7_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="316" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:33 %sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="sub27_i7"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:35 %sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="sub30_i7"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:39 %add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7

]]></Node>
<StgValue><ssdm name="add33_i7"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:41 %add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7

]]></Node>
<StgValue><ssdm name="add36_i7"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:74 %sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="sub27_i7_1"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:76 %sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="sub30_i7_1"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:80 %add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1

]]></Node>
<StgValue><ssdm name="add33_i7_1"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:82 %add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1

]]></Node>
<StgValue><ssdm name="add36_i7_1"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:115 %sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="sub27_i7_2"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:117 %sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="sub30_i7_2"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:121 %add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2

]]></Node>
<StgValue><ssdm name="add33_i7_2"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:123 %add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2

]]></Node>
<StgValue><ssdm name="add36_i7_2"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:156 %sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="sub27_i7_3"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:158 %sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="sub30_i7_3"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:162 %add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3

]]></Node>
<StgValue><ssdm name="add33_i7_3"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i278.split.0:164 %add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3

]]></Node>
<StgValue><ssdm name="add36_i7_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:34 %Stage8_R_addr = getelementptr i32 %Stage8_R, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage8_R_addr"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:36 %store_ln126 = store i32 %sub27_i7, i8 %Stage8_R_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:37 %Stage8_I_addr = getelementptr i32 %Stage8_I, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage8_I_addr"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:38 %store_ln127 = store i32 %sub30_i7, i8 %Stage8_I_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:75 %Stage8_R_1_addr = getelementptr i32 %Stage8_R_1, i64 0, i64 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="Stage8_R_1_addr"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:77 %store_ln126 = store i32 %sub27_i7_1, i8 %Stage8_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:78 %Stage8_I_1_addr = getelementptr i32 %Stage8_I_1, i64 0, i64 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="Stage8_I_1_addr"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:79 %store_ln127 = store i32 %sub30_i7_1, i8 %Stage8_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:116 %Stage8_R_2_addr = getelementptr i32 %Stage8_R_2, i64 0, i64 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="Stage8_R_2_addr"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:118 %store_ln126 = store i32 %sub27_i7_2, i8 %Stage8_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:119 %Stage8_I_2_addr = getelementptr i32 %Stage8_I_2, i64 0, i64 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="Stage8_I_2_addr"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:120 %store_ln127 = store i32 %sub30_i7_2, i8 %Stage8_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:157 %Stage8_R_3_addr = getelementptr i32 %Stage8_R_3, i64 0, i64 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="Stage8_R_3_addr"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:159 %store_ln126 = store i32 %sub27_i7_3, i8 %Stage8_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:160 %Stage8_I_3_addr = getelementptr i32 %Stage8_I_3, i64 0, i64 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="Stage8_I_3_addr"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i278.split.0:161 %store_ln127 = store i32 %sub30_i7_3, i8 %Stage8_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0">
<![CDATA[
_Z11fft_stage_tILi8ELi4EEvPfS0_S0_S0_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i278.split.0:2 %specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln111"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i278.split.0:3 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:40 %Stage8_R_addr_1 = getelementptr i32 %Stage8_R, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage8_R_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:42 %store_ln128 = store i32 %add33_i7, i8 %Stage8_R_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:43 %Stage8_I_addr_1 = getelementptr i32 %Stage8_I, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage8_I_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:44 %store_ln129 = store i32 %add36_i7, i8 %Stage8_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:81 %Stage8_R_1_addr_1 = getelementptr i32 %Stage8_R_1, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="Stage8_R_1_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:83 %store_ln128 = store i32 %add33_i7_1, i8 %Stage8_R_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:84 %Stage8_I_1_addr_1 = getelementptr i32 %Stage8_I_1, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="Stage8_I_1_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:85 %store_ln129 = store i32 %add36_i7_1, i8 %Stage8_I_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:122 %Stage8_R_2_addr_1 = getelementptr i32 %Stage8_R_2, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="Stage8_R_2_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:124 %store_ln128 = store i32 %add33_i7_2, i8 %Stage8_R_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:125 %Stage8_I_2_addr_1 = getelementptr i32 %Stage8_I_2, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="Stage8_I_2_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:126 %store_ln129 = store i32 %add36_i7_2, i8 %Stage8_I_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:163 %Stage8_R_3_addr_1 = getelementptr i32 %Stage8_R_3, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="Stage8_R_3_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:165 %store_ln128 = store i32 %add33_i7_3, i8 %Stage8_R_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i278.split.0:166 %Stage8_I_3_addr_1 = getelementptr i32 %Stage8_I_3, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="Stage8_I_3_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i278.split.0:167 %store_ln129 = store i32 %add36_i7_3, i8 %Stage8_I_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i278.split.0:170 %br_ln109 = br void %for.inc.i278.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
