-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

-- DATE "02/01/2023 09:50:50"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_controller IS
    PORT (
	PIClock : IN std_logic;
	PIReset : IN std_logic;
	PIResendCfg : IN std_logic;
	POCfgFinished : BUFFER std_logic;
	POVGAClock : BUFFER std_logic;
	POVGAHSync : BUFFER std_logic;
	POVGAVSync : BUFFER std_logic;
	POVGARed : BUFFER std_logic_vector(7 DOWNTO 0);
	POVGAGreen : BUFFER std_logic_vector(7 DOWNTO 0);
	POVGABlue : BUFFER std_logic_vector(7 DOWNTO 0);
	POVGABlank : BUFFER std_logic;
	POVGASync : BUFFER std_logic;
	PICamPCLK : IN std_logic;
	PICamVSYNC : IN std_logic;
	PICamHREF : IN std_logic;
	PICamData : IN std_logic_vector(7 DOWNTO 0);
	POCamXCLK : BUFFER std_logic;
	POCamPWDN : BUFFER std_logic;
	POCamReset : BUFFER std_logic;
	POCamSIOC : BUFFER std_logic;
	PIOCamSIOD : BUFFER std_logic
	);
END top_controller;

-- Design Ports Information
-- POCfgFinished	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- POVGAClock	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAHSync	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAVSync	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[1]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[2]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[5]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[6]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGARed[7]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[0]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[3]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[4]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[5]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGAGreen[7]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[2]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[6]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlue[7]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGABlank	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POVGASync	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POCamXCLK	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POCamPWDN	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POCamReset	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- POCamSIOC	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PIOCamSIOD	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PIReset	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PIClock	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamPCLK	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PIResendCfg	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PICamHREF	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamVSYNC	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[7]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[1]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[3]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[4]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[5]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[6]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PICamData[0]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF top_controller IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_PIClock : std_logic;
SIGNAL ww_PIReset : std_logic;
SIGNAL ww_PIResendCfg : std_logic;
SIGNAL ww_POCfgFinished : std_logic;
SIGNAL ww_POVGAClock : std_logic;
SIGNAL ww_POVGAHSync : std_logic;
SIGNAL ww_POVGAVSync : std_logic;
SIGNAL ww_POVGARed : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_POVGAGreen : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_POVGABlue : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_POVGABlank : std_logic;
SIGNAL ww_POVGASync : std_logic;
SIGNAL ww_PICamPCLK : std_logic;
SIGNAL ww_PICamVSYNC : std_logic;
SIGNAL ww_PICamHREF : std_logic;
SIGNAL ww_PICamData : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_POCamXCLK : std_logic;
SIGNAL ww_POCamPWDN : std_logic;
SIGNAL ww_POCamReset : std_logic;
SIGNAL ww_POCamSIOC : std_logic;
SIGNAL ww_PIOCamSIOD : std_logic;
SIGNAL \INST_PLL|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIOCamSIOD~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \PIClock~input_o\ : std_logic;
SIGNAL \INST_PLL|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataClockRef~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SCounterSCCB~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~1\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SCounterSCCB~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~3\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SCounterSCCB~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~5\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SCounterSCCB~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~7\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~8_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SCounterSCCB~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~9\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~10_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Equal0~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~11\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add1~12_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Equal0~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataClockRef~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SCounter2~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIOCClock~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIOCClock~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ : std_logic;
SIGNAL \PIResendCfg~input_o\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|STrigPrev~feeder_combout\ : std_logic;
SIGNAL \PIReset~input_o\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|STrigPrev~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|TRIG_EDGES~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|STrigFalling~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SReady~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SReady~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SReadyPrev~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SReadyPrev~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|READY_EDGE~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SReadyRising~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|BACKEND~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|LessThan0~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[0]~7_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[1]~8_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[2]~11_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[3]~13_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[4]~15_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[5]~17_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[6]~19_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[6]~20\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr[7]~21_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|LessThan0~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[0]~7_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[0]~8\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[1]~9_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[1]~10\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[2]~11_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[2]~12\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[3]~13_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[3]~14\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[4]~15_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[4]~16\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCounter[5]~17_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux9~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SStart~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SStart~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SEnable~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SEnable~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|comb~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStartReg~combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStartedWrite~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStartedWrite~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStartedWrite~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~10_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector38~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~8_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SBusy2~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SBusy2~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SBusy2~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector30~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector30~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector30~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector33~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~7_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector37~9_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SBusy~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector2~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~1\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~12_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|LessThan2~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector35~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector35~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector35~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector36~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector28~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector28~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector29~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector29~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~8_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~9_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~10_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~12_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~14_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~13_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~15_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector32~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector38~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector38~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~3\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~11_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~5\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~7\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Add2~8_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SReg~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~7_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector31~11_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector34~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux0~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux0~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux0~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux0~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg[7]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux1~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux1~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux1~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux1~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux1~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg[6]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux2~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux2~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux2~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux2~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux2~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux2~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg[5]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux4~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg[3]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux6~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux6~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux6~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux6~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux6~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux6~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector27~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector19~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector27~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector27~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector27~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux7~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux7~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux7~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux7~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg[0]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector6~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector27~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector26~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SData[7]~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SData[7]~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux5~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux5~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux5~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux5~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux5~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux5~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg[2]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector25~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector24~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux3~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux3~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux3~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Mux3~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector23~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector22~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector21~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector20~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector1~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector11~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector11~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector11~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SAddress[0]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector11~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector10~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SAddr[6]~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SAddr[6]~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector9~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector8~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector7~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector6~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SAddr[6]~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector6~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector6~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector5~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector12~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~22_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~23_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~24_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~21_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~25_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~26_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg[2]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|POSIOC~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SReg~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector19~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector19~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~33_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~34_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~35_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~32_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~36_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~37_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector19~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~29_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~28_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~30_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~27_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~31_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg[1]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector18~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SReg[2]~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector17~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~19_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~15_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~16_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~17_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~18_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~20_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg[3]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector16~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~10_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~11_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~12_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~13_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~14_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg[4]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector15~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~6_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~8_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~7_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~9_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector14~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~38_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~39_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg[6]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector13~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|Ram0~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg[7]~feeder_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector12~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector1~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector1~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector1~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector1~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector2~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector2~2_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector2~3_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector2~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector2~5_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIODWrite~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector0~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIODWrite~en_q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIODWrite~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCfgFinished~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_REG|SCfgFinished~q\ : std_logic;
SIGNAL \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \INST_VGA|Add1~0_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~1\ : std_logic;
SIGNAL \INST_VGA|Add1~2_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~3\ : std_logic;
SIGNAL \INST_VGA|Add1~4_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~5\ : std_logic;
SIGNAL \INST_VGA|Add1~6_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~7\ : std_logic;
SIGNAL \INST_VGA|Add1~8_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~9\ : std_logic;
SIGNAL \INST_VGA|Add1~11\ : std_logic;
SIGNAL \INST_VGA|Add1~12_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~13\ : std_logic;
SIGNAL \INST_VGA|Add1~14_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~15\ : std_logic;
SIGNAL \INST_VGA|Add1~16_combout\ : std_logic;
SIGNAL \INST_VGA|Hcnt~0_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~17\ : std_logic;
SIGNAL \INST_VGA|Add1~18_combout\ : std_logic;
SIGNAL \INST_VGA|Hcnt~1_combout\ : std_logic;
SIGNAL \INST_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \INST_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \INST_VGA|Equal0~2_combout\ : std_logic;
SIGNAL \INST_VGA|Add1~10_combout\ : std_logic;
SIGNAL \INST_VGA|Hcnt~2_combout\ : std_logic;
SIGNAL \INST_VGA|process_1~0_combout\ : std_logic;
SIGNAL \INST_VGA|process_1~1_combout\ : std_logic;
SIGNAL \INST_VGA|Hsync~q\ : std_logic;
SIGNAL \INST_VGA|Add0~0_combout\ : std_logic;
SIGNAL \INST_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~15\ : std_logic;
SIGNAL \INST_VGA|Add0~16_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~17\ : std_logic;
SIGNAL \INST_VGA|Add0~18_combout\ : std_logic;
SIGNAL \INST_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \INST_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \INST_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \INST_VGA|Vcnt~3_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~1\ : std_logic;
SIGNAL \INST_VGA|Add0~2_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~3\ : std_logic;
SIGNAL \INST_VGA|Add0~4_combout\ : std_logic;
SIGNAL \INST_VGA|Vcnt~2_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~5\ : std_logic;
SIGNAL \INST_VGA|Add0~6_combout\ : std_logic;
SIGNAL \INST_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~7\ : std_logic;
SIGNAL \INST_VGA|Add0~8_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~9\ : std_logic;
SIGNAL \INST_VGA|Add0~10_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~11\ : std_logic;
SIGNAL \INST_VGA|Add0~12_combout\ : std_logic;
SIGNAL \INST_VGA|Add0~13\ : std_logic;
SIGNAL \INST_VGA|Add0~14_combout\ : std_logic;
SIGNAL \INST_VGA|process_2~0_combout\ : std_logic;
SIGNAL \INST_VGA|process_2~1_combout\ : std_logic;
SIGNAL \INST_VGA|process_2~2_combout\ : std_logic;
SIGNAL \INST_VGA|Vsync~q\ : std_logic;
SIGNAL \INST_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \INST_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \INST_VGA|activeArea~2_combout\ : std_logic;
SIGNAL \INST_VGA|activeArea~3_combout\ : std_logic;
SIGNAL \INST_VGA|activeArea~4_combout\ : std_logic;
SIGNAL \INST_VGA|activeArea~q\ : std_logic;
SIGNAL \PICamPCLK~input_o\ : std_logic;
SIGNAL \PICamHREF~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SHREF~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SHREF~q\ : std_logic;
SIGNAL \INST_CAPTURE|SHREFPrev~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SHREFPrev~q\ : std_logic;
SIGNAL \INST_CAPTURE|SLineCounter~1_combout\ : std_logic;
SIGNAL \PICamVSYNC~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SVSYNC~q\ : std_logic;
SIGNAL \INST_CAPTURE|SLineCounter~0_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[0]~17_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SHRefCounter~3_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SHRefCounter[0]~1_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SHRefCounter~2_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SHRefCounter~0_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[0]~18\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[1]~19_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[1]~20\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[2]~21_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[2]~22\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[3]~23_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[3]~24\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[4]~25_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[4]~26\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[5]~27_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[5]~28\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[6]~29_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[6]~30\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[7]~31_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[7]~32\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[8]~33_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[8]~34\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[9]~35_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[9]~36\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[10]~37_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[10]~38\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[11]~39_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[11]~40\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[12]~41_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[12]~42\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[13]~43_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[13]~44\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[14]~45_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[14]~46\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[15]~47_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SWriteEnable~0_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SWriteEnable~q\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[15]~48\ : std_logic;
SIGNAL \INST_CAPTURE|SRAMWriteAddr[16]~49_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[0]~17_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[16]~51_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[14]~46\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[15]~47_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[15]~48\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[16]~49_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[16]~52_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[16]~53_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[0]~18\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[1]~19_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[1]~20\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[2]~21_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[2]~22\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[3]~23_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[3]~24\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[4]~25_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[4]~26\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[5]~27_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[5]~28\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[6]~29_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[6]~30\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[7]~31_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[7]~32\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[8]~33_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[8]~34\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[9]~35_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[9]~36\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[10]~37_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[10]~38\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[11]~39_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[11]~40\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[12]~41_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[12]~42\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[13]~43_combout\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[13]~44\ : std_logic;
SIGNAL \INST_READER|SRAMReadAddr[14]~45_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \PICamData[4]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[4]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[10]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~0_combout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~1_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~7_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~8_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~2_combout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~3_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~4_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~5_combout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~6_combout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~9_combout\ : std_logic;
SIGNAL \INST_READER|PORed[0]~10_combout\ : std_logic;
SIGNAL \PICamData[5]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[5]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[13]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~13_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~14_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~15_combout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~16_combout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~17_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~18_combout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~19_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~11_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~12_combout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~20_combout\ : std_logic;
SIGNAL \INST_READER|PORed[1]~21_combout\ : std_logic;
SIGNAL \PICamData[6]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SData[6]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[6]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[14]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~22_combout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~23_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~29_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~30_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~26_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~27_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~24_combout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~25_combout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~28_combout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~31_combout\ : std_logic;
SIGNAL \INST_READER|PORed[2]~32_combout\ : std_logic;
SIGNAL \PICamData[7]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[7]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~33_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~34_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~35_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~36_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~37_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~38_combout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~39_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~40_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~41_combout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~42_combout\ : std_logic;
SIGNAL \INST_READER|PORed[3]~43_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~0_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~1_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~7_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~8_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~4_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~5_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~2_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~3_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~6_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~9_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[0]~10_combout\ : std_logic;
SIGNAL \PICamData[0]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SData[0]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[0]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[8]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~18_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~19_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~11_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~12_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~15_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~16_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~13_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~14_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~17_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~20_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[1]~21_combout\ : std_logic;
SIGNAL \PICamData[1]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SData[1]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[1]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~22_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~23_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~29_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~30_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~24_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~25_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~26_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~27_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~28_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~31_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[2]~32_combout\ : std_logic;
SIGNAL \PICamData[2]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SData[2]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[2]~feeder_combout\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[10]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~35_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~36_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~37_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~38_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~39_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~40_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~41_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~33_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~34_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~42_combout\ : std_logic;
SIGNAL \INST_READER|POGreen[3]~43_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~0_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~1_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~7_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~8_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~2_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~3_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~4_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~5_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~6_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~9_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[0]~10_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~13_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~14_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~15_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~16_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~17_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~11_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~12_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~18_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~19_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~20_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[1]~21_combout\ : std_logic;
SIGNAL \PICamData[3]~input_o\ : std_logic;
SIGNAL \INST_CAPTURE|SDataRegister[3]~feeder_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~26_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~27_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~24_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~25_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~28_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~22_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~23_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~29_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~30_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~31_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[2]~32_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~33_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~34_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~35_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~36_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~37_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~38_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~39_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~40_combout\ : std_logic;
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~41_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~42_combout\ : std_logic;
SIGNAL \INST_READER|POBlue[3]~43_combout\ : std_logic;
SIGNAL \INST_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \INST_VGA|Nblank~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|SXCLK~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|SXCLK~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector3~0_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|Selector3~1_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SSIOCWrite~q\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|POSIOC~4_combout\ : std_logic;
SIGNAL \INST_CONTROLLER|INST_I2C|SAddrReg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_REG|SRegister\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_CAPTURE|SRAMWriteAddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \INST_CAPTURE|SDataRegister\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SCounter2\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SAddr\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SCounterSCCB\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_REG|SCounter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_REG|SWaitCtr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_CAPTURE|SData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_PLL|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \INST_CAPTURE|SLineCounter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_REG|SAddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_CAPTURE|SHRefCounter\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_REG|SWriteData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SDataReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_READER|SRAMReadAddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \INST_CONTROLLER|INST_I2C|SRegReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_PICamPCLK~input_o\ : std_logic;
SIGNAL \INST_VGA|ALT_INV_Vsync~q\ : std_logic;

BEGIN

ww_PIClock <= PIClock;
ww_PIReset <= PIReset;
ww_PIResendCfg <= PIResendCfg;
POCfgFinished <= ww_POCfgFinished;
POVGAClock <= ww_POVGAClock;
POVGAHSync <= ww_POVGAHSync;
POVGAVSync <= ww_POVGAVSync;
POVGARed <= ww_POVGARed;
POVGAGreen <= ww_POVGAGreen;
POVGABlue <= ww_POVGABlue;
POVGABlank <= ww_POVGABlank;
POVGASync <= ww_POVGASync;
ww_PICamPCLK <= PICamPCLK;
ww_PICamVSYNC <= PICamVSYNC;
ww_PICamHREF <= PICamHREF;
ww_PICamData <= PICamData;
POCamXCLK <= ww_POCamXCLK;
POCamPWDN <= ww_POCamPWDN;
POCamReset <= ww_POCamReset;
POCamSIOC <= ww_POCamSIOC;
PIOCamSIOD <= ww_PIOCamSIOD;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\INST_PLL|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \PIClock~input_o\);

\INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(0) <= \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\(0);
\INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(1) <= \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\(1);
\INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(2) <= \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\(2);
\INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(3) <= \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\(3);
\INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(4) <= \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(12);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(13);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(14);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(15);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(7);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(8);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(9);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(10);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(1);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(2);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(3);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \INST_CAPTURE|SDataRegister\(4);

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\INST_CAPTURE|SRAMWriteAddr\(12) & \INST_CAPTURE|SRAMWriteAddr\(11) & \INST_CAPTURE|SRAMWriteAddr\(10) & \INST_CAPTURE|SRAMWriteAddr\(9) & 
\INST_CAPTURE|SRAMWriteAddr\(8) & \INST_CAPTURE|SRAMWriteAddr\(7) & \INST_CAPTURE|SRAMWriteAddr\(6) & \INST_CAPTURE|SRAMWriteAddr\(5) & \INST_CAPTURE|SRAMWriteAddr\(4) & \INST_CAPTURE|SRAMWriteAddr\(3) & \INST_CAPTURE|SRAMWriteAddr\(2) & 
\INST_CAPTURE|SRAMWriteAddr\(1) & \INST_CAPTURE|SRAMWriteAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\INST_READER|SRAMReadAddr\(12) & \INST_READER|SRAMReadAddr\(11) & \INST_READER|SRAMReadAddr\(10) & \INST_READER|SRAMReadAddr\(9) & 
\INST_READER|SRAMReadAddr\(8) & \INST_READER|SRAMReadAddr\(7) & \INST_READER|SRAMReadAddr\(6) & \INST_READER|SRAMReadAddr\(5) & \INST_READER|SRAMReadAddr\(4) & \INST_READER|SRAMReadAddr\(3) & \INST_READER|SRAMReadAddr\(2) & 
\INST_READER|SRAMReadAddr\(1) & \INST_READER|SRAMReadAddr\(0));

\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(1));

\INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INST_PLL|altpll_component|auto_generated|wire_pll1_clk\(0));
\ALT_INV_PICamPCLK~input_o\ <= NOT \PICamPCLK~input_o\;
\INST_VGA|ALT_INV_Vsync~q\ <= NOT \INST_VGA|Vsync~q\;

-- Location: IOOBUF_X107_Y73_N9
\POCfgFinished~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_CONTROLLER|INST_REG|SCfgFinished~q\,
	devoe => ww_devoe,
	o => ww_POCfgFinished);

-- Location: IOOBUF_X47_Y73_N2
\POVGAClock~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_POVGAClock);

-- Location: IOOBUF_X38_Y73_N16
\POVGAHSync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_POVGAHSync);

-- Location: IOOBUF_X54_Y73_N2
\POVGAVSync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_POVGAVSync);

-- Location: IOOBUF_X20_Y73_N16
\POVGARed[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(0));

-- Location: IOOBUF_X11_Y73_N23
\POVGARed[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(1));

-- Location: IOOBUF_X40_Y73_N9
\POVGARed[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(2));

-- Location: IOOBUF_X20_Y73_N9
\POVGARed[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(3));

-- Location: IOOBUF_X33_Y73_N9
\POVGARed[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(4));

-- Location: IOOBUF_X35_Y73_N23
\POVGARed[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(5));

-- Location: IOOBUF_X31_Y73_N2
\POVGARed[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(6));

-- Location: IOOBUF_X33_Y73_N2
\POVGARed[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|PORed[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_POVGARed(7));

-- Location: IOOBUF_X23_Y73_N16
\POVGAGreen[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(0));

-- Location: IOOBUF_X20_Y73_N2
\POVGAGreen[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(1));

-- Location: IOOBUF_X16_Y73_N2
\POVGAGreen[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(2));

-- Location: IOOBUF_X16_Y73_N9
\POVGAGreen[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(3));

-- Location: IOOBUF_X25_Y73_N23
\POVGAGreen[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(4));

-- Location: IOOBUF_X11_Y73_N9
\POVGAGreen[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(5));

-- Location: IOOBUF_X25_Y73_N16
\POVGAGreen[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(6));

-- Location: IOOBUF_X11_Y73_N16
\POVGAGreen[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POGreen[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_POVGAGreen(7));

-- Location: IOOBUF_X52_Y73_N23
\POVGABlue[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(0));

-- Location: IOOBUF_X23_Y73_N9
\POVGABlue[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(1));

-- Location: IOOBUF_X52_Y73_N16
\POVGABlue[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(2));

-- Location: IOOBUF_X42_Y73_N2
\POVGABlue[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(3));

-- Location: IOOBUF_X42_Y73_N9
\POVGABlue[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(4));

-- Location: IOOBUF_X23_Y73_N2
\POVGABlue[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(5));

-- Location: IOOBUF_X38_Y73_N2
\POVGABlue[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(6));

-- Location: IOOBUF_X38_Y73_N9
\POVGABlue[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_READER|POBlue[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlue(7));

-- Location: IOOBUF_X31_Y73_N9
\POVGABlank~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_VGA|Nblank~1_combout\,
	devoe => ww_devoe,
	o => ww_POVGABlank);

-- Location: IOOBUF_X35_Y73_N16
\POVGASync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_POVGASync);

-- Location: IOOBUF_X65_Y0_N16
\POCamXCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_CONTROLLER|SXCLK~q\,
	devoe => ww_devoe,
	o => ww_POCamXCLK);

-- Location: IOOBUF_X94_Y0_N2
\POCamPWDN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_POCamPWDN);

-- Location: IOOBUF_X60_Y0_N2
\POCamReset~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_POCamReset);

-- Location: IOOBUF_X83_Y0_N9
\POCamSIOC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_CONTROLLER|INST_I2C|POSIOC~4_combout\,
	devoe => ww_devoe,
	o => ww_POCamSIOC);

-- Location: IOOBUF_X85_Y0_N2
\PIOCamSIOD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \INST_CONTROLLER|INST_I2C|SSIODWrite~q\,
	oe => \INST_CONTROLLER|INST_I2C|SSIODWrite~1_combout\,
	devoe => ww_devoe,
	o => ww_PIOCamSIOD);

-- Location: IOIBUF_X0_Y36_N15
\PIClock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PIClock,
	o => \PIClock~input_o\);

-- Location: PLL_1
\INST_PLL|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 6,
	c0_initial => 1,
	c0_low => 6,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 12,
	c1_initial => 1,
	c1_low => 12,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 2,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \INST_PLL|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \INST_PLL|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \INST_PLL|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \INST_PLL|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X108_Y48_N0
\INST_CONTROLLER|INST_I2C|SDataClockRef~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataClockRef~0_combout\ = !\INST_CONTROLLER|INST_I2C|SDataClockRef~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	combout => \INST_CONTROLLER|INST_I2C|SDataClockRef~0_combout\);

-- Location: LCCOMB_X108_Y49_N0
\INST_CONTROLLER|INST_I2C|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~0_combout\ = \INST_CONTROLLER|INST_I2C|SCounterSCCB\(0) $ (VCC)
-- \INST_CONTROLLER|INST_I2C|Add1~1\ = CARRY(\INST_CONTROLLER|INST_I2C|SCounterSCCB\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(0),
	datad => VCC,
	combout => \INST_CONTROLLER|INST_I2C|Add1~0_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add1~1\);

-- Location: LCCOMB_X108_Y49_N24
\INST_CONTROLLER|INST_I2C|SCounterSCCB~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SCounterSCCB~3_combout\ = (\INST_CONTROLLER|INST_I2C|Add1~0_combout\ & !\INST_CONTROLLER|INST_I2C|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|Add1~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SCounterSCCB~3_combout\);

-- Location: FF_X108_Y49_N25
\INST_CONTROLLER|INST_I2C|SCounterSCCB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SCounterSCCB~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(0));

-- Location: LCCOMB_X108_Y49_N2
\INST_CONTROLLER|INST_I2C|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~2_combout\ = (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(1) & (!\INST_CONTROLLER|INST_I2C|Add1~1\)) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(1) & ((\INST_CONTROLLER|INST_I2C|Add1~1\) # (GND)))
-- \INST_CONTROLLER|INST_I2C|Add1~3\ = CARRY((!\INST_CONTROLLER|INST_I2C|Add1~1\) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(1),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add1~1\,
	combout => \INST_CONTROLLER|INST_I2C|Add1~2_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add1~3\);

-- Location: LCCOMB_X108_Y49_N22
\INST_CONTROLLER|INST_I2C|SCounterSCCB~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SCounterSCCB~0_combout\ = (\INST_CONTROLLER|INST_I2C|Add1~2_combout\ & !\INST_CONTROLLER|INST_I2C|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|Add1~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SCounterSCCB~0_combout\);

-- Location: FF_X108_Y49_N23
\INST_CONTROLLER|INST_I2C|SCounterSCCB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SCounterSCCB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(1));

-- Location: LCCOMB_X108_Y49_N4
\INST_CONTROLLER|INST_I2C|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~4_combout\ = (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(2) & (\INST_CONTROLLER|INST_I2C|Add1~3\ $ (GND))) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(2) & (!\INST_CONTROLLER|INST_I2C|Add1~3\ & VCC))
-- \INST_CONTROLLER|INST_I2C|Add1~5\ = CARRY((\INST_CONTROLLER|INST_I2C|SCounterSCCB\(2) & !\INST_CONTROLLER|INST_I2C|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(2),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add1~3\,
	combout => \INST_CONTROLLER|INST_I2C|Add1~4_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add1~5\);

-- Location: LCCOMB_X108_Y49_N20
\INST_CONTROLLER|INST_I2C|SCounterSCCB~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SCounterSCCB~1_combout\ = (\INST_CONTROLLER|INST_I2C|Add1~4_combout\ & !\INST_CONTROLLER|INST_I2C|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|Add1~4_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SCounterSCCB~1_combout\);

-- Location: FF_X108_Y49_N21
\INST_CONTROLLER|INST_I2C|SCounterSCCB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SCounterSCCB~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(2));

-- Location: LCCOMB_X108_Y49_N6
\INST_CONTROLLER|INST_I2C|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~6_combout\ = (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(3) & (!\INST_CONTROLLER|INST_I2C|Add1~5\)) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(3) & ((\INST_CONTROLLER|INST_I2C|Add1~5\) # (GND)))
-- \INST_CONTROLLER|INST_I2C|Add1~7\ = CARRY((!\INST_CONTROLLER|INST_I2C|Add1~5\) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(3),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add1~5\,
	combout => \INST_CONTROLLER|INST_I2C|Add1~6_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add1~7\);

-- Location: LCCOMB_X108_Y49_N26
\INST_CONTROLLER|INST_I2C|SCounterSCCB~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SCounterSCCB~2_combout\ = (\INST_CONTROLLER|INST_I2C|Add1~6_combout\ & !\INST_CONTROLLER|INST_I2C|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Add1~6_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SCounterSCCB~2_combout\);

-- Location: FF_X108_Y49_N27
\INST_CONTROLLER|INST_I2C|SCounterSCCB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SCounterSCCB~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(3));

-- Location: LCCOMB_X108_Y49_N8
\INST_CONTROLLER|INST_I2C|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~8_combout\ = (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(4) & (\INST_CONTROLLER|INST_I2C|Add1~7\ $ (GND))) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(4) & (!\INST_CONTROLLER|INST_I2C|Add1~7\ & VCC))
-- \INST_CONTROLLER|INST_I2C|Add1~9\ = CARRY((\INST_CONTROLLER|INST_I2C|SCounterSCCB\(4) & !\INST_CONTROLLER|INST_I2C|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(4),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add1~7\,
	combout => \INST_CONTROLLER|INST_I2C|Add1~8_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add1~9\);

-- Location: LCCOMB_X108_Y49_N16
\INST_CONTROLLER|INST_I2C|SCounterSCCB~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SCounterSCCB~4_combout\ = (\INST_CONTROLLER|INST_I2C|Add1~8_combout\ & !\INST_CONTROLLER|INST_I2C|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|Add1~8_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SCounterSCCB~4_combout\);

-- Location: FF_X108_Y49_N29
\INST_CONTROLLER|INST_I2C|SCounterSCCB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_I2C|SCounterSCCB~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(4));

-- Location: LCCOMB_X108_Y49_N10
\INST_CONTROLLER|INST_I2C|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~10_combout\ = (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(5) & (!\INST_CONTROLLER|INST_I2C|Add1~9\)) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(5) & ((\INST_CONTROLLER|INST_I2C|Add1~9\) # (GND)))
-- \INST_CONTROLLER|INST_I2C|Add1~11\ = CARRY((!\INST_CONTROLLER|INST_I2C|Add1~9\) # (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(5),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add1~9\,
	combout => \INST_CONTROLLER|INST_I2C|Add1~10_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add1~11\);

-- Location: FF_X108_Y49_N11
\INST_CONTROLLER|INST_I2C|SCounterSCCB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(5));

-- Location: LCCOMB_X108_Y49_N18
\INST_CONTROLLER|INST_I2C|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Equal0~0_combout\ = (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(3) & (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(0) & (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(1) & \INST_CONTROLLER|INST_I2C|SCounterSCCB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(3),
	datab => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(0),
	datac => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(1),
	datad => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(2),
	combout => \INST_CONTROLLER|INST_I2C|Equal0~0_combout\);

-- Location: LCCOMB_X108_Y49_N12
\INST_CONTROLLER|INST_I2C|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add1~12_combout\ = \INST_CONTROLLER|INST_I2C|Add1~11\ $ (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(6),
	cin => \INST_CONTROLLER|INST_I2C|Add1~11\,
	combout => \INST_CONTROLLER|INST_I2C|Add1~12_combout\);

-- Location: FF_X108_Y49_N13
\INST_CONTROLLER|INST_I2C|SCounterSCCB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(6));

-- Location: LCCOMB_X108_Y49_N28
\INST_CONTROLLER|INST_I2C|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Equal0~1_combout\ = (!\INST_CONTROLLER|INST_I2C|SCounterSCCB\(5) & (\INST_CONTROLLER|INST_I2C|Equal0~0_combout\ & (\INST_CONTROLLER|INST_I2C|SCounterSCCB\(4) & !\INST_CONTROLLER|INST_I2C|SCounterSCCB\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(5),
	datab => \INST_CONTROLLER|INST_I2C|Equal0~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(4),
	datad => \INST_CONTROLLER|INST_I2C|SCounterSCCB\(6),
	combout => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\);

-- Location: FF_X108_Y49_N17
\INST_CONTROLLER|INST_I2C|SDataClockRef\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_I2C|SDataClockRef~0_combout\,
	sload => VCC,
	ena => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\);

-- Location: FF_X109_Y49_N17
\INST_CONTROLLER|INST_I2C|SDataClockRefPrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\);

-- Location: LCCOMB_X108_Y49_N30
\INST_CONTROLLER|INST_I2C|SCounter2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SCounter2~0_combout\ = (\INST_CONTROLLER|INST_I2C|SCounter2\(1) & !\INST_CONTROLLER|INST_I2C|SDataClockRef~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|SCounter2\(1),
	datad => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	combout => \INST_CONTROLLER|INST_I2C|SCounter2~0_combout\);

-- Location: FF_X108_Y49_N31
\INST_CONTROLLER|INST_I2C|SCounter2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SCounter2~0_combout\,
	ena => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SCounter2\(1));

-- Location: LCCOMB_X108_Y49_N14
\INST_CONTROLLER|INST_I2C|SSIOCClock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SSIOCClock~0_combout\ = \INST_CONTROLLER|INST_I2C|SSIOCClock~q\ $ (((!\INST_CONTROLLER|INST_I2C|SCounter2\(1) & (\INST_CONTROLLER|INST_I2C|SDataClockRef~q\ & \INST_CONTROLLER|INST_I2C|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SCounter2\(1),
	datab => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datad => \INST_CONTROLLER|INST_I2C|Equal0~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SSIOCClock~0_combout\);

-- Location: FF_X108_Y49_N15
\INST_CONTROLLER|INST_I2C|SSIOCClock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SSIOCClock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\);

-- Location: LCCOMB_X109_Y49_N16
\INST_CONTROLLER|INST_I2C|DATA_WRITE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ = (\INST_CONTROLLER|INST_I2C|SDataClockRef~q\ & (!\INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\ & \INST_CONTROLLER|INST_I2C|SSIOCClock~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	datac => \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\);

-- Location: LCCOMB_X111_Y50_N8
\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~0_combout\ = !\INST_CONTROLLER|INST_I2C|SSIOCClock~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~0_combout\);

-- Location: FF_X111_Y50_N9
\INST_CONTROLLER|INST_I2C|SSIOCClockPrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\);

-- Location: LCCOMB_X109_Y50_N6
\INST_CONTROLLER|INST_I2C|DATA_WRITE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & \INST_CONTROLLER|INST_I2C|SSIOCClock~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\);

-- Location: IOIBUF_X115_Y40_N8
\PIResendCfg~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PIResendCfg,
	o => \PIResendCfg~input_o\);

-- Location: LCCOMB_X112_Y49_N18
\INST_CONTROLLER|INST_REG|STrigPrev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|STrigPrev~feeder_combout\ = \PIResendCfg~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIResendCfg~input_o\,
	combout => \INST_CONTROLLER|INST_REG|STrigPrev~feeder_combout\);

-- Location: IOIBUF_X115_Y53_N15
\PIReset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PIReset,
	o => \PIReset~input_o\);

-- Location: FF_X112_Y49_N19
\INST_CONTROLLER|INST_REG|STrigPrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|STrigPrev~feeder_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|STrigPrev~q\);

-- Location: LCCOMB_X112_Y49_N10
\INST_CONTROLLER|INST_REG|TRIG_EDGES~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|TRIG_EDGES~0_combout\ = (!\PIResendCfg~input_o\ & \INST_CONTROLLER|INST_REG|STrigPrev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIResendCfg~input_o\,
	datad => \INST_CONTROLLER|INST_REG|STrigPrev~q\,
	combout => \INST_CONTROLLER|INST_REG|TRIG_EDGES~0_combout\);

-- Location: FF_X112_Y49_N11
\INST_CONTROLLER|INST_REG|STrigFalling\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|TRIG_EDGES~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|STrigFalling~q\);

-- Location: LCCOMB_X112_Y49_N20
\INST_CONTROLLER|INST_I2C|SReady~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SReady~0_combout\ = !\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|SReady~0_combout\);

-- Location: FF_X112_Y49_N21
\INST_CONTROLLER|INST_I2C|SReady\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SReady~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReady~q\);

-- Location: LCCOMB_X112_Y49_N8
\INST_CONTROLLER|INST_REG|SReadyPrev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SReadyPrev~feeder_combout\ = \INST_CONTROLLER|INST_I2C|SReady~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_I2C|SReady~q\,
	combout => \INST_CONTROLLER|INST_REG|SReadyPrev~feeder_combout\);

-- Location: FF_X112_Y49_N9
\INST_CONTROLLER|INST_REG|SReadyPrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SReadyPrev~feeder_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SReadyPrev~q\);

-- Location: LCCOMB_X112_Y49_N28
\INST_CONTROLLER|INST_REG|READY_EDGE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|READY_EDGE~0_combout\ = (!\INST_CONTROLLER|INST_REG|SReadyPrev~q\ & \INST_CONTROLLER|INST_I2C|SReady~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_REG|SReadyPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SReady~q\,
	combout => \INST_CONTROLLER|INST_REG|READY_EDGE~0_combout\);

-- Location: FF_X112_Y49_N29
\INST_CONTROLLER|INST_REG|SReadyRising\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|READY_EDGE~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SReadyRising~q\);

-- Location: LCCOMB_X112_Y49_N14
\INST_CONTROLLER|INST_REG|BACKEND~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|BACKEND~0_combout\ = (\INST_CONTROLLER|INST_REG|SStart~q\ & (((\INST_CONTROLLER|INST_REG|SReadyRising~q\)))) # (!\INST_CONTROLLER|INST_REG|SStart~q\ & (\INST_CONTROLLER|INST_REG|STrigFalling~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SReady~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|STrigFalling~q\,
	datab => \INST_CONTROLLER|INST_I2C|SReady~q\,
	datac => \INST_CONTROLLER|INST_REG|SStart~q\,
	datad => \INST_CONTROLLER|INST_REG|SReadyRising~q\,
	combout => \INST_CONTROLLER|INST_REG|BACKEND~0_combout\);

-- Location: LCCOMB_X113_Y49_N6
\INST_CONTROLLER|INST_REG|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|LessThan0~0_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(2) & (\INST_CONTROLLER|INST_REG|SWaitCtr\(0) & (\INST_CONTROLLER|INST_REG|SWaitCtr\(3) & \INST_CONTROLLER|INST_REG|SWaitCtr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SWaitCtr\(2),
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(0),
	datac => \INST_CONTROLLER|INST_REG|SWaitCtr\(3),
	datad => \INST_CONTROLLER|INST_REG|SWaitCtr\(1),
	combout => \INST_CONTROLLER|INST_REG|LessThan0~0_combout\);

-- Location: LCCOMB_X113_Y49_N24
\INST_CONTROLLER|INST_REG|SWaitCtr[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[0]~7_combout\ = \INST_CONTROLLER|INST_REG|SWaitCtr\(0) $ (((\PIReset~input_o\ & ((!\INST_CONTROLLER|INST_REG|LessThan0~0_combout\) # (!\INST_CONTROLLER|INST_REG|LessThan0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIReset~input_o\,
	datab => \INST_CONTROLLER|INST_REG|LessThan0~1_combout\,
	datac => \INST_CONTROLLER|INST_REG|SWaitCtr\(0),
	datad => \INST_CONTROLLER|INST_REG|LessThan0~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[0]~7_combout\);

-- Location: FF_X113_Y49_N25
\INST_CONTROLLER|INST_REG|SWaitCtr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(0));

-- Location: LCCOMB_X113_Y49_N10
\INST_CONTROLLER|INST_REG|SWaitCtr[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[1]~8_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(1) & (\INST_CONTROLLER|INST_REG|SWaitCtr\(0) $ (VCC))) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(1) & (\INST_CONTROLLER|INST_REG|SWaitCtr\(0) & VCC))
-- \INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\ = CARRY((\INST_CONTROLLER|INST_REG|SWaitCtr\(1) & \INST_CONTROLLER|INST_REG|SWaitCtr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SWaitCtr\(1),
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(0),
	datad => VCC,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~8_combout\,
	cout => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\);

-- Location: LCCOMB_X113_Y49_N28
\INST_CONTROLLER|INST_REG|SWaitCtr[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\ = (\PIReset~input_o\ & ((!\INST_CONTROLLER|INST_REG|LessThan0~0_combout\) # (!\INST_CONTROLLER|INST_REG|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIReset~input_o\,
	datac => \INST_CONTROLLER|INST_REG|LessThan0~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|LessThan0~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\);

-- Location: FF_X113_Y49_N11
\INST_CONTROLLER|INST_REG|SWaitCtr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~8_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(1));

-- Location: LCCOMB_X113_Y49_N12
\INST_CONTROLLER|INST_REG|SWaitCtr[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[2]~11_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(2) & (!\INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\)) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(2) & ((\INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\) # (GND)))
-- \INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\ = CARRY((!\INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SWaitCtr\(2),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~9\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[2]~11_combout\,
	cout => \INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\);

-- Location: FF_X113_Y49_N13
\INST_CONTROLLER|INST_REG|SWaitCtr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[2]~11_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(2));

-- Location: LCCOMB_X113_Y49_N14
\INST_CONTROLLER|INST_REG|SWaitCtr[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[3]~13_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(3) & (\INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\ $ (GND))) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(3) & (!\INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\ & VCC))
-- \INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\ = CARRY((\INST_CONTROLLER|INST_REG|SWaitCtr\(3) & !\INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(3),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SWaitCtr[2]~12\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[3]~13_combout\,
	cout => \INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\);

-- Location: FF_X113_Y49_N15
\INST_CONTROLLER|INST_REG|SWaitCtr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[3]~13_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(3));

-- Location: LCCOMB_X113_Y49_N16
\INST_CONTROLLER|INST_REG|SWaitCtr[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[4]~15_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(4) & (!\INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\)) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(4) & ((\INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\) # (GND)))
-- \INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\ = CARRY((!\INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(4),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SWaitCtr[3]~14\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[4]~15_combout\,
	cout => \INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\);

-- Location: FF_X113_Y49_N17
\INST_CONTROLLER|INST_REG|SWaitCtr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[4]~15_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(4));

-- Location: LCCOMB_X113_Y49_N18
\INST_CONTROLLER|INST_REG|SWaitCtr[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[5]~17_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(5) & (\INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\ $ (GND))) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(5) & (!\INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\ & VCC))
-- \INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\ = CARRY((\INST_CONTROLLER|INST_REG|SWaitCtr\(5) & !\INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(5),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SWaitCtr[4]~16\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[5]~17_combout\,
	cout => \INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\);

-- Location: FF_X113_Y49_N19
\INST_CONTROLLER|INST_REG|SWaitCtr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[5]~17_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(5));

-- Location: LCCOMB_X113_Y49_N20
\INST_CONTROLLER|INST_REG|SWaitCtr[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[6]~19_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(6) & (!\INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\)) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(6) & ((\INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\) # (GND)))
-- \INST_CONTROLLER|INST_REG|SWaitCtr[6]~20\ = CARRY((!\INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\) # (!\INST_CONTROLLER|INST_REG|SWaitCtr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(6),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SWaitCtr[5]~18\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[6]~19_combout\,
	cout => \INST_CONTROLLER|INST_REG|SWaitCtr[6]~20\);

-- Location: FF_X113_Y49_N21
\INST_CONTROLLER|INST_REG|SWaitCtr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[6]~19_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(6));

-- Location: LCCOMB_X113_Y49_N22
\INST_CONTROLLER|INST_REG|SWaitCtr[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SWaitCtr[7]~21_combout\ = \INST_CONTROLLER|INST_REG|SWaitCtr\(7) $ (!\INST_CONTROLLER|INST_REG|SWaitCtr[6]~20\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SWaitCtr\(7),
	cin => \INST_CONTROLLER|INST_REG|SWaitCtr[6]~20\,
	combout => \INST_CONTROLLER|INST_REG|SWaitCtr[7]~21_combout\);

-- Location: FF_X113_Y49_N23
\INST_CONTROLLER|INST_REG|SWaitCtr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SWaitCtr[7]~21_combout\,
	ena => \INST_CONTROLLER|INST_REG|SWaitCtr[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWaitCtr\(7));

-- Location: LCCOMB_X113_Y49_N4
\INST_CONTROLLER|INST_REG|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|LessThan0~1_combout\ = (\INST_CONTROLLER|INST_REG|SWaitCtr\(6) & (\INST_CONTROLLER|INST_REG|SWaitCtr\(5) & (\INST_CONTROLLER|INST_REG|SWaitCtr\(7) & \INST_CONTROLLER|INST_REG|SWaitCtr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SWaitCtr\(6),
	datab => \INST_CONTROLLER|INST_REG|SWaitCtr\(5),
	datac => \INST_CONTROLLER|INST_REG|SWaitCtr\(7),
	datad => \INST_CONTROLLER|INST_REG|SWaitCtr\(4),
	combout => \INST_CONTROLLER|INST_REG|LessThan0~1_combout\);

-- Location: LCCOMB_X113_Y49_N2
\INST_CONTROLLER|INST_REG|SCounter[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\ = (\INST_CONTROLLER|INST_REG|BACKEND~0_combout\ & (\INST_CONTROLLER|INST_REG|LessThan0~1_combout\ & \INST_CONTROLLER|INST_REG|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|BACKEND~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|LessThan0~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|LessThan0~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\);

-- Location: LCCOMB_X113_Y50_N10
\INST_CONTROLLER|INST_REG|SCounter[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[0]~7_combout\ = \INST_CONTROLLER|INST_REG|SCounter\(0) $ (VCC)
-- \INST_CONTROLLER|INST_REG|SCounter[0]~8\ = CARRY(\INST_CONTROLLER|INST_REG|SCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datad => VCC,
	combout => \INST_CONTROLLER|INST_REG|SCounter[0]~7_combout\,
	cout => \INST_CONTROLLER|INST_REG|SCounter[0]~8\);

-- Location: FF_X113_Y50_N11
\INST_CONTROLLER|INST_REG|SCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCounter[0]~7_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	ena => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCounter\(0));

-- Location: LCCOMB_X113_Y50_N12
\INST_CONTROLLER|INST_REG|SCounter[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[1]~9_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(1) & (!\INST_CONTROLLER|INST_REG|SCounter[0]~8\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(1) & ((\INST_CONTROLLER|INST_REG|SCounter[0]~8\) # (GND)))
-- \INST_CONTROLLER|INST_REG|SCounter[1]~10\ = CARRY((!\INST_CONTROLLER|INST_REG|SCounter[0]~8\) # (!\INST_CONTROLLER|INST_REG|SCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SCounter[0]~8\,
	combout => \INST_CONTROLLER|INST_REG|SCounter[1]~9_combout\,
	cout => \INST_CONTROLLER|INST_REG|SCounter[1]~10\);

-- Location: FF_X113_Y50_N13
\INST_CONTROLLER|INST_REG|SCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCounter[1]~9_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	ena => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCounter\(1));

-- Location: LCCOMB_X113_Y50_N14
\INST_CONTROLLER|INST_REG|SCounter[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[2]~11_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter[1]~10\ $ (GND))) # (!\INST_CONTROLLER|INST_REG|SCounter\(2) & (!\INST_CONTROLLER|INST_REG|SCounter[1]~10\ & VCC))
-- \INST_CONTROLLER|INST_REG|SCounter[2]~12\ = CARRY((\INST_CONTROLLER|INST_REG|SCounter\(2) & !\INST_CONTROLLER|INST_REG|SCounter[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SCounter[1]~10\,
	combout => \INST_CONTROLLER|INST_REG|SCounter[2]~11_combout\,
	cout => \INST_CONTROLLER|INST_REG|SCounter[2]~12\);

-- Location: FF_X113_Y50_N15
\INST_CONTROLLER|INST_REG|SCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCounter[2]~11_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	ena => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCounter\(2));

-- Location: LCCOMB_X113_Y50_N16
\INST_CONTROLLER|INST_REG|SCounter[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[3]~13_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & (!\INST_CONTROLLER|INST_REG|SCounter[2]~12\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter[2]~12\) # (GND)))
-- \INST_CONTROLLER|INST_REG|SCounter[3]~14\ = CARRY((!\INST_CONTROLLER|INST_REG|SCounter[2]~12\) # (!\INST_CONTROLLER|INST_REG|SCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SCounter[2]~12\,
	combout => \INST_CONTROLLER|INST_REG|SCounter[3]~13_combout\,
	cout => \INST_CONTROLLER|INST_REG|SCounter[3]~14\);

-- Location: FF_X113_Y50_N17
\INST_CONTROLLER|INST_REG|SCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCounter[3]~13_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	ena => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCounter\(3));

-- Location: LCCOMB_X113_Y50_N18
\INST_CONTROLLER|INST_REG|SCounter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[4]~15_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter[3]~14\ $ (GND))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (!\INST_CONTROLLER|INST_REG|SCounter[3]~14\ & VCC))
-- \INST_CONTROLLER|INST_REG|SCounter[4]~16\ = CARRY((\INST_CONTROLLER|INST_REG|SCounter\(4) & !\INST_CONTROLLER|INST_REG|SCounter[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => VCC,
	cin => \INST_CONTROLLER|INST_REG|SCounter[3]~14\,
	combout => \INST_CONTROLLER|INST_REG|SCounter[4]~15_combout\,
	cout => \INST_CONTROLLER|INST_REG|SCounter[4]~16\);

-- Location: FF_X113_Y50_N19
\INST_CONTROLLER|INST_REG|SCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCounter[4]~15_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	ena => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCounter\(4));

-- Location: LCCOMB_X113_Y50_N20
\INST_CONTROLLER|INST_REG|SCounter[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCounter[5]~17_combout\ = \INST_CONTROLLER|INST_REG|SCounter[4]~16\ $ (\INST_CONTROLLER|INST_REG|SCounter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SCounter\(5),
	cin => \INST_CONTROLLER|INST_REG|SCounter[4]~16\,
	combout => \INST_CONTROLLER|INST_REG|SCounter[5]~17_combout\);

-- Location: FF_X113_Y50_N21
\INST_CONTROLLER|INST_REG|SCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCounter[5]~17_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	ena => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCounter\(5));

-- Location: LCCOMB_X114_Y50_N24
\INST_CONTROLLER|INST_REG|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux9~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(3) & \INST_CONTROLLER|INST_REG|SCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Mux9~0_combout\);

-- Location: LCCOMB_X113_Y50_N28
\INST_CONTROLLER|INST_REG|SStart~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SStart~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\ & ((!\INST_CONTROLLER|INST_REG|Mux9~0_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\ & (\INST_CONTROLLER|INST_REG|SStart~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	datac => \INST_CONTROLLER|INST_REG|SStart~q\,
	datad => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SStart~0_combout\);

-- Location: FF_X113_Y50_N29
\INST_CONTROLLER|INST_REG|SStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SStart~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SStart~q\);

-- Location: LCCOMB_X114_Y50_N6
\INST_CONTROLLER|INST_REG|SEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SEnable~0_combout\ = !\INST_CONTROLLER|INST_REG|Mux9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SEnable~0_combout\);

-- Location: LCCOMB_X113_Y50_N22
\INST_CONTROLLER|INST_REG|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~0_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(2) & !\INST_CONTROLLER|INST_REG|SCounter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux4~0_combout\);

-- Location: LCCOMB_X113_Y50_N24
\INST_CONTROLLER|INST_REG|SCfgFinished~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\ & (((\INST_CONTROLLER|INST_REG|Mux4~0_combout\ & !\INST_CONTROLLER|INST_REG|SCounter\(0))) # (!\INST_CONTROLLER|INST_REG|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux4~0_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter[5]~6_combout\,
	datad => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\);

-- Location: FF_X114_Y50_N7
\INST_CONTROLLER|INST_REG|SEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SEnable~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SEnable~q\);

-- Location: LCCOMB_X110_Y50_N12
\INST_CONTROLLER|INST_I2C|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|comb~0_combout\ = ((!\INST_CONTROLLER|INST_REG|SStart~q\ & ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\) # (!\PIReset~input_o\)))) # (!\INST_CONTROLLER|INST_REG|SEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SStart~q\,
	datab => \PIReset~input_o\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datad => \INST_CONTROLLER|INST_REG|SEnable~q\,
	combout => \INST_CONTROLLER|INST_I2C|comb~0_combout\);

-- Location: LCCOMB_X110_Y50_N2
\INST_CONTROLLER|INST_I2C|SStartReg\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SStartReg~combout\ = (!\INST_CONTROLLER|INST_I2C|comb~0_combout\ & ((\INST_CONTROLLER|INST_REG|SStart~q\) # (\INST_CONTROLLER|INST_I2C|SStartReg~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|comb~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|SStart~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	combout => \INST_CONTROLLER|INST_I2C|SStartReg~combout\);

-- Location: LCCOMB_X111_Y50_N16
\INST_CONTROLLER|INST_I2C|SStartedWrite~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SStartedWrite~1_combout\ = (\INST_CONTROLLER|INST_I2C|SStartedWrite~q\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\) # (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SStartedWrite~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|SStartedWrite~1_combout\);

-- Location: LCCOMB_X111_Y50_N4
\INST_CONTROLLER|INST_I2C|SStartedWrite~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SStartedWrite~0_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStartReg~combout\))) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & 
-- (\INST_CONTROLLER|INST_I2C|SStartedWrite~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStartedWrite~1_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	combout => \INST_CONTROLLER|INST_I2C|SStartedWrite~0_combout\);

-- Location: FF_X111_Y50_N5
\INST_CONTROLLER|INST_I2C|SStartedWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SStartedWrite~0_combout\,
	asdata => \INST_CONTROLLER|INST_I2C|SStartedWrite~q\,
	clrn => \PIReset~input_o\,
	sload => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStartedWrite~q\);

-- Location: LCCOMB_X111_Y50_N26
\INST_CONTROLLER|INST_I2C|SStateWriteBase~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & (!\INST_CONTROLLER|INST_I2C|SStartReg~combout\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))) # (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & 
-- (((\INST_CONTROLLER|INST_I2C|SStartedWrite~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStartedWrite~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\);

-- Location: LCCOMB_X109_Y50_N20
\INST_CONTROLLER|INST_I2C|DATA_WRITE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\ = (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\);

-- Location: LCCOMB_X113_Y50_N0
\INST_CONTROLLER|INST_I2C|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~0_combout\ = \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\ $ (VCC)
-- \INST_CONTROLLER|INST_I2C|Add2~1\ = CARRY(\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\,
	datad => VCC,
	combout => \INST_CONTROLLER|INST_I2C|Add2~0_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add2~1\);

-- Location: LCCOMB_X112_Y50_N14
\INST_CONTROLLER|INST_I2C|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~10_combout\ = (\INST_CONTROLLER|INST_I2C|Add2~0_combout\ & !\INST_CONTROLLER|INST_I2C|Selector38~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|Add2~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~10_combout\);

-- Location: LCCOMB_X113_Y50_N30
\INST_CONTROLLER|INST_I2C|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector38~0_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector38~0_combout\);

-- Location: LCCOMB_X109_Y49_N0
\INST_CONTROLLER|INST_I2C|Selector37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~8_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & ((\INST_CONTROLLER|INST_I2C|Selector38~0_combout\) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~8_combout\);

-- Location: LCCOMB_X112_Y50_N30
\INST_CONTROLLER|INST_I2C|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector37~8_combout\) # ((!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datab => \INST_CONTROLLER|INST_I2C|Selector37~8_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~2_combout\);

-- Location: LCCOMB_X111_Y50_N24
\INST_CONTROLLER|INST_I2C|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\ & (((!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\ & !\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SBusy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~0_combout\);

-- Location: LCCOMB_X111_Y50_N18
\INST_CONTROLLER|INST_I2C|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~1_combout\ = (\INST_CONTROLLER|INST_I2C|Selector37~0_combout\ & ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & 
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\)))) # (!\INST_CONTROLLER|INST_I2C|Selector37~0_combout\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector37~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~1_combout\);

-- Location: LCCOMB_X110_Y50_N6
\INST_CONTROLLER|INST_I2C|SBusy2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SBusy2~0_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & (\INST_CONTROLLER|INST_I2C|SBusy~q\)) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & (((\INST_CONTROLLER|INST_I2C|SBusy2~q\ & 
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SBusy2~0_combout\);

-- Location: LCCOMB_X110_Y50_N16
\INST_CONTROLLER|INST_I2C|SBusy2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SBusy2~1_combout\ = (\INST_CONTROLLER|INST_I2C|SBusy2~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & ((\INST_CONTROLLER|INST_I2C|SBusy2~q\))))) # (!\INST_CONTROLLER|INST_I2C|SBusy2~0_combout\ & (((\INST_CONTROLLER|INST_I2C|SBusy2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SBusy2~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|SBusy2~1_combout\);

-- Location: FF_X110_Y50_N17
\INST_CONTROLLER|INST_I2C|SBusy2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SBusy2~1_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SBusy2~q\);

-- Location: LCCOMB_X111_Y50_N2
\INST_CONTROLLER|INST_I2C|Selector37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~5_combout\ = ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\) # ((!\INST_CONTROLLER|INST_I2C|SBusy2~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\))) # 
-- (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~5_combout\);

-- Location: LCCOMB_X111_Y49_N4
\INST_CONTROLLER|INST_I2C|Selector37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~6_combout\ = (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\ & (((!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~6_combout\);

-- Location: LCCOMB_X110_Y50_N26
\INST_CONTROLLER|INST_I2C|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector30~1_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & (\INST_CONTROLLER|INST_I2C|SBusy2~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector30~1_combout\);

-- Location: LCCOMB_X112_Y50_N20
\INST_CONTROLLER|INST_I2C|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector30~0_combout\ = (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\ & (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\ & ((!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector30~0_combout\);

-- Location: LCCOMB_X109_Y50_N22
\INST_CONTROLLER|INST_I2C|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector30~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector30~1_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & ((\INST_CONTROLLER|INST_I2C|Selector30~0_combout\) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector30~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector30~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector30~2_combout\);

-- Location: FF_X109_Y50_N23
\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector30~2_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\);

-- Location: LCCOMB_X109_Y49_N2
\INST_CONTROLLER|INST_I2C|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector33~0_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~11_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\) # ((\INST_CONTROLLER|INST_I2C|Selector31~6_combout\ & 
-- !\INST_CONTROLLER|INST_I2C|Selector31~1_combout\)))) # (!\INST_CONTROLLER|INST_I2C|Selector31~11_combout\ & (\INST_CONTROLLER|INST_I2C|Selector31~6_combout\ & ((!\INST_CONTROLLER|INST_I2C|Selector31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~11_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~6_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector33~0_combout\);

-- Location: FF_X109_Y49_N3
\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector33~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\);

-- Location: LCCOMB_X110_Y49_N8
\INST_CONTROLLER|INST_I2C|Selector37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~3_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\) # 
-- (\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~3_combout\);

-- Location: LCCOMB_X111_Y50_N0
\INST_CONTROLLER|INST_I2C|Selector37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~4_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & ((\INST_CONTROLLER|INST_I2C|Selector30~0_combout\) # ((!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & 
-- \INST_CONTROLLER|INST_I2C|Selector37~3_combout\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (\INST_CONTROLLER|INST_I2C|Selector37~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector37~3_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector30~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~4_combout\);

-- Location: LCCOMB_X110_Y50_N28
\INST_CONTROLLER|INST_I2C|Selector37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~2_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & (((\INST_CONTROLLER|INST_I2C|SReg~2_combout\ & !\INST_CONTROLLER|INST_I2C|Selector38~0_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~2_combout\);

-- Location: LCCOMB_X110_Y50_N18
\INST_CONTROLLER|INST_I2C|Selector37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~7_combout\ = (\INST_CONTROLLER|INST_I2C|Selector37~5_combout\) # (((\INST_CONTROLLER|INST_I2C|Selector37~4_combout\) # (\INST_CONTROLLER|INST_I2C|Selector37~2_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector37~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector37~5_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector37~6_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector37~4_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector37~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~7_combout\);

-- Location: LCCOMB_X111_Y50_N30
\INST_CONTROLLER|INST_I2C|Selector37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector37~9_combout\ = (\INST_CONTROLLER|INST_I2C|Selector37~1_combout\) # ((\INST_CONTROLLER|INST_I2C|SBusy~q\ & ((\INST_CONTROLLER|INST_I2C|Selector37~7_combout\))) # (!\INST_CONTROLLER|INST_I2C|SBusy~q\ & 
-- (\INST_CONTROLLER|INST_I2C|Selector31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector37~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector37~7_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector37~9_combout\);

-- Location: FF_X111_Y50_N31
\INST_CONTROLLER|INST_I2C|SBusy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector37~9_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SBusy~q\);

-- Location: LCCOMB_X109_Y49_N18
\INST_CONTROLLER|INST_I2C|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector2~0_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & (\INST_CONTROLLER|INST_I2C|SDataClockRef~q\ & !\INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datac => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	datad => \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector2~0_combout\);

-- Location: LCCOMB_X112_Y50_N18
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\ = ((!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & ((!\INST_CONTROLLER|INST_I2C|SBusy~q\) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\);

-- Location: LCCOMB_X112_Y50_N4
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\ = ((\INST_CONTROLLER|INST_I2C|Selector2~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SBusy~q\) # (!\INST_CONTROLLER|INST_I2C|LessThan2~4_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|LessThan2~4_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datac => \INST_CONTROLLER|INST_I2C|Selector2~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\);

-- Location: FF_X112_Y50_N15
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Add2~10_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\);

-- Location: LCCOMB_X113_Y50_N2
\INST_CONTROLLER|INST_I2C|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~2_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & (!\INST_CONTROLLER|INST_I2C|Add2~1\)) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & ((\INST_CONTROLLER|INST_I2C|Add2~1\) # (GND)))
-- \INST_CONTROLLER|INST_I2C|Add2~3\ = CARRY((!\INST_CONTROLLER|INST_I2C|Add2~1\) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add2~1\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~2_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add2~3\);

-- Location: LCCOMB_X112_Y50_N26
\INST_CONTROLLER|INST_I2C|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~12_combout\ = (!\INST_CONTROLLER|INST_I2C|Selector38~2_combout\ & \INST_CONTROLLER|INST_I2C|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|Selector38~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Add2~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~12_combout\);

-- Location: FF_X112_Y50_N27
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Add2~12_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\);

-- Location: LCCOMB_X112_Y50_N2
\INST_CONTROLLER|INST_I2C|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|LessThan2~4_combout\ = ((\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\ & \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\))) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~q\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	combout => \INST_CONTROLLER|INST_I2C|LessThan2~4_combout\);

-- Location: LCCOMB_X111_Y49_N18
\INST_CONTROLLER|INST_I2C|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector35~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\) # (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector35~0_combout\);

-- Location: LCCOMB_X109_Y49_N22
\INST_CONTROLLER|INST_I2C|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector35~1_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (\INST_CONTROLLER|INST_I2C|SBusy~q\ & (\INST_CONTROLLER|INST_I2C|SDataClockRef~q\ & !\INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datac => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	datad => \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector35~1_combout\);

-- Location: LCCOMB_X111_Y49_N24
\INST_CONTROLLER|INST_I2C|Selector35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector35~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector35~0_combout\) # ((\INST_CONTROLLER|INST_I2C|LessThan2~4_combout\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & 
-- \INST_CONTROLLER|INST_I2C|Selector35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|LessThan2~4_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector35~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector35~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector35~2_combout\);

-- Location: FF_X111_Y49_N25
\INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector35~2_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\);

-- Location: LCCOMB_X110_Y49_N24
\INST_CONTROLLER|INST_I2C|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~1_combout\ = (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\);

-- Location: LCCOMB_X109_Y50_N24
\INST_CONTROLLER|INST_I2C|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector36~0_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~1_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & ((!\INST_CONTROLLER|INST_I2C|SBusy~q\) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datad => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector36~0_combout\);

-- Location: FF_X109_Y50_N25
\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector36~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\);

-- Location: LCCOMB_X111_Y49_N6
\INST_CONTROLLER|INST_I2C|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector28~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (\INST_CONTROLLER|INST_I2C|SBusy~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector28~0_combout\);

-- Location: LCCOMB_X111_Y49_N8
\INST_CONTROLLER|INST_I2C|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector28~1_combout\ = (!\INST_CONTROLLER|INST_I2C|Selector28~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\) # ((!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & 
-- \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector28~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector28~1_combout\);

-- Location: FF_X111_Y49_N9
\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector28~1_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\);

-- Location: LCCOMB_X110_Y49_N14
\INST_CONTROLLER|INST_I2C|SStateWriteBase~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\ = (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\) # (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\);

-- Location: LCCOMB_X110_Y50_N10
\INST_CONTROLLER|INST_I2C|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector29~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & (((\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\) # (!\INST_CONTROLLER|INST_I2C|SBusy2~q\)) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector29~0_combout\);

-- Location: LCCOMB_X111_Y49_N0
\INST_CONTROLLER|INST_I2C|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector29~1_combout\ = (\INST_CONTROLLER|INST_I2C|Selector29~0_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector29~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector29~1_combout\);

-- Location: FF_X111_Y49_N1
\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector29~1_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\);

-- Location: LCCOMB_X111_Y49_N20
\INST_CONTROLLER|INST_I2C|Selector31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~8_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & (((\INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\ & !\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\ & !\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase~19_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~8_combout\);

-- Location: LCCOMB_X112_Y50_N28
\INST_CONTROLLER|INST_I2C|Selector31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~9_combout\ = (((\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\)) # (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~9_combout\);

-- Location: LCCOMB_X110_Y49_N6
\INST_CONTROLLER|INST_I2C|Selector31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~10_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~8_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector31~3_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & 
-- \INST_CONTROLLER|INST_I2C|Selector31~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~8_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datac => \INST_CONTROLLER|INST_I2C|Selector31~9_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~3_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~10_combout\);

-- Location: LCCOMB_X109_Y50_N30
\INST_CONTROLLER|INST_I2C|Selector31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~4_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClock~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~4_combout\);

-- Location: LCCOMB_X109_Y49_N14
\INST_CONTROLLER|INST_I2C|Selector31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~5_combout\ = (\INST_CONTROLLER|INST_I2C|SBusy~q\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|Selector31~4_combout\) # (\INST_CONTROLLER|INST_I2C|Selector37~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~4_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector37~8_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~5_combout\);

-- Location: LCCOMB_X109_Y49_N20
\INST_CONTROLLER|INST_I2C|Selector31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~12_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\ & (\INST_CONTROLLER|INST_I2C|SDataClockRef~q\ & !\INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	datac => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	datad => \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~12_combout\);

-- Location: LCCOMB_X109_Y49_N10
\INST_CONTROLLER|INST_I2C|Selector31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~14_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~10_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector31~5_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector31~6_combout\) # 
-- (\INST_CONTROLLER|INST_I2C|Selector31~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~10_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~5_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector31~6_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~12_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~14_combout\);

-- Location: LCCOMB_X109_Y50_N8
\INST_CONTROLLER|INST_I2C|Selector31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~13_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (!\INST_CONTROLLER|INST_I2C|Selector31~1_combout\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & 
-- !\INST_CONTROLLER|INST_I2C|Selector30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector30~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~13_combout\);

-- Location: LCCOMB_X109_Y50_N4
\INST_CONTROLLER|INST_I2C|Selector31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~15_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~14_combout\ & (\INST_CONTROLLER|INST_I2C|Selector31~13_combout\)) # (!\INST_CONTROLLER|INST_I2C|Selector31~14_combout\ & 
-- (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & !\INST_CONTROLLER|INST_I2C|Selector31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~14_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~13_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~15_combout\);

-- Location: FF_X109_Y50_N5
\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector31~15_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\);

-- Location: LCCOMB_X109_Y49_N8
\INST_CONTROLLER|INST_I2C|Selector31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~3_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & (!\INST_CONTROLLER|INST_I2C|SDataClockRef~q\ & \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datac => \INST_CONTROLLER|INST_I2C|SDataClockRef~q\,
	datad => \INST_CONTROLLER|INST_I2C|SDataClockRefPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~3_combout\);

-- Location: LCCOMB_X109_Y49_N26
\INST_CONTROLLER|INST_I2C|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector32~0_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~3_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector31~11_combout\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~11_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~3_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector32~0_combout\);

-- Location: FF_X109_Y49_N27
\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector32~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\);

-- Location: LCCOMB_X112_Y50_N10
\INST_CONTROLLER|INST_I2C|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector38~1_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & 
-- !\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector38~1_combout\);

-- Location: LCCOMB_X112_Y50_N0
\INST_CONTROLLER|INST_I2C|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector38~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector38~1_combout\) # (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & \INST_CONTROLLER|INST_I2C|Selector38~0_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector38~1_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector38~2_combout\);

-- Location: LCCOMB_X113_Y50_N4
\INST_CONTROLLER|INST_I2C|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~4_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\ & (\INST_CONTROLLER|INST_I2C|Add2~3\ $ (GND))) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\ & (!\INST_CONTROLLER|INST_I2C|Add2~3\ & VCC))
-- \INST_CONTROLLER|INST_I2C|Add2~5\ = CARRY((\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\ & !\INST_CONTROLLER|INST_I2C|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add2~3\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~4_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add2~5\);

-- Location: LCCOMB_X112_Y50_N12
\INST_CONTROLLER|INST_I2C|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~11_combout\ = (!\INST_CONTROLLER|INST_I2C|Selector38~2_combout\ & \INST_CONTROLLER|INST_I2C|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|Selector38~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Add2~4_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~11_combout\);

-- Location: FF_X112_Y50_N13
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Add2~11_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\);

-- Location: LCCOMB_X113_Y50_N6
\INST_CONTROLLER|INST_I2C|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~6_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\ & (!\INST_CONTROLLER|INST_I2C|Add2~5\)) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\ & ((\INST_CONTROLLER|INST_I2C|Add2~5\) # (GND)))
-- \INST_CONTROLLER|INST_I2C|Add2~7\ = CARRY((!\INST_CONTROLLER|INST_I2C|Add2~5\) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\,
	datad => VCC,
	cin => \INST_CONTROLLER|INST_I2C|Add2~5\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~6_combout\,
	cout => \INST_CONTROLLER|INST_I2C|Add2~7\);

-- Location: LCCOMB_X112_Y50_N6
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~0_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\ & (\INST_CONTROLLER|INST_I2C|Add2~6_combout\ & ((!\INST_CONTROLLER|INST_I2C|Selector38~2_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\ & (((\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Add2~6_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~0_combout\);

-- Location: FF_X112_Y50_N7
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\);

-- Location: LCCOMB_X113_Y50_N8
\INST_CONTROLLER|INST_I2C|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Add2~8_combout\ = \INST_CONTROLLER|INST_I2C|Add2~7\ $ (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\,
	cin => \INST_CONTROLLER|INST_I2C|Add2~7\,
	combout => \INST_CONTROLLER|INST_I2C|Add2~8_combout\);

-- Location: LCCOMB_X112_Y50_N24
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~0_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\ & (\INST_CONTROLLER|INST_I2C|Add2~8_combout\ & ((!\INST_CONTROLLER|INST_I2C|Selector38~2_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\ & (((\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Add2~8_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~0_combout\);

-- Location: FF_X112_Y50_N25
\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\);

-- Location: LCCOMB_X112_Y50_N8
\INST_CONTROLLER|INST_I2C|SReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SReg~2_combout\ = (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\ & !\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\,
	combout => \INST_CONTROLLER|INST_I2C|SReg~2_combout\);

-- Location: LCCOMB_X109_Y49_N4
\INST_CONTROLLER|INST_I2C|Selector31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~6_combout\ = (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\ & (\INST_CONTROLLER|INST_I2C|SBusy~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~6_combout\);

-- Location: LCCOMB_X109_Y49_N30
\INST_CONTROLLER|INST_I2C|Selector31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~7_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~6_combout\) # ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector31~6_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~7_combout\);

-- Location: LCCOMB_X109_Y49_N12
\INST_CONTROLLER|INST_I2C|Selector31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector31~11_combout\ = (!\INST_CONTROLLER|INST_I2C|Selector31~7_combout\ & (!\INST_CONTROLLER|INST_I2C|Selector31~1_combout\ & (!\INST_CONTROLLER|INST_I2C|Selector31~5_combout\ & 
-- !\INST_CONTROLLER|INST_I2C|Selector31~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~7_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector31~5_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~10_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector31~11_combout\);

-- Location: LCCOMB_X109_Y49_N28
\INST_CONTROLLER|INST_I2C|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector34~0_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~11_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\) # ((\INST_CONTROLLER|INST_I2C|Selector31~12_combout\ & 
-- !\INST_CONTROLLER|INST_I2C|Selector31~1_combout\)))) # (!\INST_CONTROLLER|INST_I2C|Selector31~11_combout\ & (\INST_CONTROLLER|INST_I2C|Selector31~12_combout\ & ((!\INST_CONTROLLER|INST_I2C|Selector31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~11_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~12_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector34~0_combout\);

-- Location: FF_X109_Y49_N29
\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector34~0_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\);

-- Location: LCCOMB_X111_Y49_N16
\INST_CONTROLLER|INST_I2C|SData[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\) # (\INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (!\INST_CONTROLLER|INST_I2C|SStartReg~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\);

-- Location: LCCOMB_X112_Y51_N0
\INST_CONTROLLER|INST_REG|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux0~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3)) # ((\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (\INST_CONTROLLER|INST_REG|SCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux0~0_combout\);

-- Location: LCCOMB_X112_Y51_N10
\INST_CONTROLLER|INST_REG|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux0~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(1) & ((\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(2) & \INST_CONTROLLER|INST_REG|SCounter\(3))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) 
-- & ((!\INST_CONTROLLER|INST_REG|SCounter\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux0~1_combout\);

-- Location: LCCOMB_X112_Y51_N28
\INST_CONTROLLER|INST_REG|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux0~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|Mux0~1_combout\)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|Mux4~0_combout\ & 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datab => \INST_CONTROLLER|INST_REG|Mux4~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|Mux0~1_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux0~2_combout\);

-- Location: LCCOMB_X112_Y51_N20
\INST_CONTROLLER|INST_REG|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux0~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|Mux0~0_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (((\INST_CONTROLLER|INST_REG|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datab => \INST_CONTROLLER|INST_REG|Mux0~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|Mux0~2_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux0~3_combout\);

-- Location: FF_X112_Y51_N21
\INST_CONTROLLER|INST_REG|SWriteData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux0~3_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(7));

-- Location: LCCOMB_X112_Y51_N16
\INST_CONTROLLER|INST_I2C|SDataReg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataReg[7]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SWriteData\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SWriteData\(7),
	combout => \INST_CONTROLLER|INST_I2C|SDataReg[7]~feeder_combout\);

-- Location: FF_X112_Y51_N17
\INST_CONTROLLER|INST_I2C|SDataReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SDataReg[7]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(7));

-- Location: LCCOMB_X112_Y51_N24
\INST_CONTROLLER|INST_REG|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux1~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ (((\INST_CONTROLLER|INST_REG|SCounter\(0) & !\INST_CONTROLLER|INST_REG|SCounter\(1)))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(5) & \INST_CONTROLLER|INST_REG|SCounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux1~1_combout\);

-- Location: LCCOMB_X112_Y51_N14
\INST_CONTROLLER|INST_REG|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux1~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(2))) # (!\INST_CONTROLLER|INST_REG|SCounter\(1) & 
-- ((!\INST_CONTROLLER|INST_REG|SCounter\(5)))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(1)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux1~0_combout\);

-- Location: LCCOMB_X112_Y51_N2
\INST_CONTROLLER|INST_REG|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux1~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|Mux1~1_combout\ & ((!\INST_CONTROLLER|INST_REG|SCounter\(4))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|Mux1~1_combout\ $ (!\INST_CONTROLLER|INST_REG|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|Mux1~1_combout\,
	datac => \INST_CONTROLLER|INST_REG|Mux1~0_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Mux1~2_combout\);

-- Location: LCCOMB_X112_Y51_N8
\INST_CONTROLLER|INST_REG|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux1~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|Mux1~0_combout\) # (\INST_CONTROLLER|INST_REG|SCounter\(4))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (\INST_CONTROLLER|INST_REG|Mux1~1_combout\ & ((\INST_CONTROLLER|INST_REG|SCounter\(4)) # (!\INST_CONTROLLER|INST_REG|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|Mux1~1_combout\,
	datac => \INST_CONTROLLER|INST_REG|Mux1~0_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Mux1~3_combout\);

-- Location: LCCOMB_X112_Y51_N18
\INST_CONTROLLER|INST_REG|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux1~4_combout\ = \INST_CONTROLLER|INST_REG|Mux1~2_combout\ $ (((\INST_CONTROLLER|INST_REG|SCounter\(3) & \INST_CONTROLLER|INST_REG|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|Mux1~2_combout\,
	datac => \INST_CONTROLLER|INST_REG|Mux1~3_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux1~4_combout\);

-- Location: FF_X112_Y51_N19
\INST_CONTROLLER|INST_REG|SWriteData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux1~4_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(6));

-- Location: LCCOMB_X112_Y51_N30
\INST_CONTROLLER|INST_I2C|SDataReg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataReg[6]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SWriteData\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SWriteData\(6),
	combout => \INST_CONTROLLER|INST_I2C|SDataReg[6]~feeder_combout\);

-- Location: FF_X112_Y51_N31
\INST_CONTROLLER|INST_I2C|SDataReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SDataReg[6]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(6));

-- Location: LCCOMB_X113_Y51_N6
\INST_CONTROLLER|INST_REG|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux2~4_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(1)) # (!\INST_CONTROLLER|INST_REG|SCounter\(2)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux2~4_combout\);

-- Location: LCCOMB_X113_Y51_N28
\INST_CONTROLLER|INST_REG|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux2~0_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(0) $ (\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux2~0_combout\);

-- Location: LCCOMB_X114_Y51_N30
\INST_CONTROLLER|INST_REG|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux2~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(1) & (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(0) $ (!\INST_CONTROLLER|INST_REG|SCounter\(2))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(1) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ (\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux2~1_combout\);

-- Location: LCCOMB_X114_Y51_N16
\INST_CONTROLLER|INST_REG|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux2~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(2) & ((!\INST_CONTROLLER|INST_REG|SCounter\(1)) # (!\INST_CONTROLLER|INST_REG|SCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux2~2_combout\);

-- Location: LCCOMB_X114_Y51_N6
\INST_CONTROLLER|INST_REG|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux2~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|Mux2~1_combout\) # ((\INST_CONTROLLER|INST_REG|SCounter\(4))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & 
-- (((!\INST_CONTROLLER|INST_REG|SCounter\(4) & \INST_CONTROLLER|INST_REG|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux2~1_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|Mux2~2_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux2~3_combout\);

-- Location: LCCOMB_X113_Y51_N10
\INST_CONTROLLER|INST_REG|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux2~5_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|Mux2~3_combout\ & (!\INST_CONTROLLER|INST_REG|Mux2~4_combout\)) # (!\INST_CONTROLLER|INST_REG|Mux2~3_combout\ & 
-- ((\INST_CONTROLLER|INST_REG|Mux2~0_combout\))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux2~4_combout\,
	datab => \INST_CONTROLLER|INST_REG|Mux2~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|Mux2~3_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux2~5_combout\);

-- Location: FF_X113_Y51_N11
\INST_CONTROLLER|INST_REG|SWriteData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux2~5_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(5));

-- Location: LCCOMB_X113_Y51_N8
\INST_CONTROLLER|INST_I2C|SDataReg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataReg[5]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SWriteData\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SWriteData\(5),
	combout => \INST_CONTROLLER|INST_I2C|SDataReg[5]~feeder_combout\);

-- Location: FF_X113_Y51_N9
\INST_CONTROLLER|INST_I2C|SDataReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SDataReg[5]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(5));

-- Location: LCCOMB_X113_Y51_N26
\INST_CONTROLLER|INST_REG|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(4) $ (((!\INST_CONTROLLER|INST_REG|SCounter\(2)) # (!\INST_CONTROLLER|INST_REG|SCounter\(0)))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(1) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux4~1_combout\);

-- Location: LCCOMB_X113_Y51_N22
\INST_CONTROLLER|INST_REG|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~5_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4)) # ((!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux4~5_combout\);

-- Location: LCCOMB_X113_Y51_N30
\INST_CONTROLLER|INST_REG|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(4) & !\INST_CONTROLLER|INST_REG|SCounter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux4~3_combout\);

-- Location: LCCOMB_X113_Y51_N20
\INST_CONTROLLER|INST_REG|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) $ (\INST_CONTROLLER|INST_REG|SCounter\(2))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (\INST_CONTROLLER|INST_REG|SCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux4~2_combout\);

-- Location: LCCOMB_X113_Y51_N16
\INST_CONTROLLER|INST_REG|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~4_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(3))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(3) & 
-- ((\INST_CONTROLLER|INST_REG|Mux4~2_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|Mux4~3_combout\,
	datad => \INST_CONTROLLER|INST_REG|Mux4~2_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux4~4_combout\);

-- Location: LCCOMB_X113_Y51_N12
\INST_CONTROLLER|INST_REG|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux4~6_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|Mux4~4_combout\ & ((\INST_CONTROLLER|INST_REG|Mux4~5_combout\))) # (!\INST_CONTROLLER|INST_REG|Mux4~4_combout\ & 
-- (\INST_CONTROLLER|INST_REG|Mux4~1_combout\)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux4~1_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datac => \INST_CONTROLLER|INST_REG|Mux4~5_combout\,
	datad => \INST_CONTROLLER|INST_REG|Mux4~4_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux4~6_combout\);

-- Location: FF_X113_Y51_N13
\INST_CONTROLLER|INST_REG|SWriteData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux4~6_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(3));

-- Location: LCCOMB_X113_Y51_N14
\INST_CONTROLLER|INST_I2C|SDataReg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataReg[3]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SWriteData\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SWriteData\(3),
	combout => \INST_CONTROLLER|INST_I2C|SDataReg[3]~feeder_combout\);

-- Location: FF_X113_Y51_N15
\INST_CONTROLLER|INST_I2C|SDataReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SDataReg[3]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(3));

-- Location: LCCOMB_X114_Y50_N30
\INST_CONTROLLER|INST_REG|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux6~4_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3)) # ((\INST_CONTROLLER|INST_REG|SCounter\(2) & ((\INST_CONTROLLER|INST_REG|SCounter\(0)) # (\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux6~4_combout\);

-- Location: LCCOMB_X114_Y50_N18
\INST_CONTROLLER|INST_REG|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux6~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(2) $ (\INST_CONTROLLER|INST_REG|SCounter\(0))) # (!\INST_CONTROLLER|INST_REG|SCounter\(1)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (!\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux6~0_combout\);

-- Location: LCCOMB_X114_Y50_N10
\INST_CONTROLLER|INST_REG|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux6~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(2) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(3) & \INST_CONTROLLER|INST_REG|SCounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux6~2_combout\);

-- Location: LCCOMB_X114_Y50_N4
\INST_CONTROLLER|INST_REG|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux6~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (((\INST_CONTROLLER|INST_REG|SCounter\(3)) # (\INST_CONTROLLER|INST_REG|SCounter\(1))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (((\INST_CONTROLLER|INST_REG|SCounter\(3) & !\INST_CONTROLLER|INST_REG|SCounter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux6~1_combout\);

-- Location: LCCOMB_X114_Y50_N8
\INST_CONTROLLER|INST_REG|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux6~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|SCounter\(5))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- ((!\INST_CONTROLLER|INST_REG|Mux6~1_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux6~2_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|Mux6~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(5),
	combout => \INST_CONTROLLER|INST_REG|Mux6~3_combout\);

-- Location: LCCOMB_X114_Y50_N0
\INST_CONTROLLER|INST_REG|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux6~5_combout\ = (\INST_CONTROLLER|INST_REG|Mux6~3_combout\ & ((\INST_CONTROLLER|INST_REG|Mux6~4_combout\) # ((!\INST_CONTROLLER|INST_REG|SCounter\(4))))) # (!\INST_CONTROLLER|INST_REG|Mux6~3_combout\ & 
-- (((\INST_CONTROLLER|INST_REG|Mux6~0_combout\ & \INST_CONTROLLER|INST_REG|SCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux6~4_combout\,
	datab => \INST_CONTROLLER|INST_REG|Mux6~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|Mux6~3_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Mux6~5_combout\);

-- Location: FF_X114_Y50_N1
\INST_CONTROLLER|INST_REG|SWriteData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux6~5_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(1));

-- Location: FF_X111_Y51_N29
\INST_CONTROLLER|INST_I2C|SDataReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_REG|SWriteData\(1),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(1));

-- Location: LCCOMB_X110_Y49_N12
\INST_CONTROLLER|INST_I2C|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector27~1_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\) # ((\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\) # (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datab => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.data_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector27~1_combout\);

-- Location: LCCOMB_X110_Y49_N4
\INST_CONTROLLER|INST_I2C|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector19~0_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\ & ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\) # (\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector19~0_combout\);

-- Location: LCCOMB_X110_Y49_N30
\INST_CONTROLLER|INST_I2C|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector27~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & (((\INST_CONTROLLER|INST_I2C|Selector38~0_combout\) # (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector38~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector27~0_combout\);

-- Location: LCCOMB_X110_Y49_N18
\INST_CONTROLLER|INST_I2C|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector27~2_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\) # 
-- (\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector27~2_combout\);

-- Location: LCCOMB_X110_Y49_N10
\INST_CONTROLLER|INST_I2C|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector27~3_combout\ = (\INST_CONTROLLER|INST_I2C|Selector27~1_combout\) # (((\INST_CONTROLLER|INST_I2C|Selector27~0_combout\) # (\INST_CONTROLLER|INST_I2C|Selector27~2_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector27~1_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector19~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector27~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector27~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector27~3_combout\);

-- Location: LCCOMB_X112_Y51_N12
\INST_CONTROLLER|INST_REG|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux7~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|SCounter\(5)) # (\INST_CONTROLLER|INST_REG|SCounter\(1))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ (\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Mux7~0_combout\);

-- Location: LCCOMB_X111_Y51_N20
\INST_CONTROLLER|INST_REG|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux7~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (!\INST_CONTROLLER|INST_REG|SCounter\(4) & ((!\INST_CONTROLLER|INST_REG|SCounter\(2)) # (!\INST_CONTROLLER|INST_REG|SCounter\(1))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux7~1_combout\);

-- Location: LCCOMB_X111_Y51_N18
\INST_CONTROLLER|INST_REG|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux7~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|Mux7~1_combout\ & ((\INST_CONTROLLER|INST_REG|SCounter\(4)))) # (!\INST_CONTROLLER|INST_REG|Mux7~1_combout\ & 
-- (\INST_CONTROLLER|INST_REG|Mux7~0_combout\)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) & ((!\INST_CONTROLLER|INST_REG|Mux7~1_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (\INST_CONTROLLER|INST_REG|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|Mux7~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|Mux7~1_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux7~2_combout\);

-- Location: LCCOMB_X111_Y51_N6
\INST_CONTROLLER|INST_REG|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux7~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|Mux7~2_combout\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|Mux7~1_combout\ & 
-- ((\INST_CONTROLLER|INST_REG|Mux7~2_combout\) # (!\INST_CONTROLLER|INST_REG|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux7~2_combout\,
	datab => \INST_CONTROLLER|INST_REG|Mux7~1_combout\,
	datac => \INST_CONTROLLER|INST_REG|Mux7~0_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(3),
	combout => \INST_CONTROLLER|INST_REG|Mux7~3_combout\);

-- Location: FF_X111_Y51_N7
\INST_CONTROLLER|INST_REG|SWriteData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux7~3_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(0));

-- Location: LCCOMB_X110_Y51_N20
\INST_CONTROLLER|INST_I2C|SDataReg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataReg[0]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SWriteData\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SWriteData\(0),
	combout => \INST_CONTROLLER|INST_I2C|SDataReg[0]~feeder_combout\);

-- Location: FF_X110_Y51_N21
\INST_CONTROLLER|INST_I2C|SDataReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SDataReg[0]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(0));

-- Location: LCCOMB_X111_Y49_N28
\INST_CONTROLLER|INST_I2C|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector6~1_combout\ = (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & \INST_CONTROLLER|INST_I2C|SStartReg~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector6~1_combout\);

-- Location: LCCOMB_X111_Y49_N14
\INST_CONTROLLER|INST_I2C|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector27~4_combout\ = (\INST_CONTROLLER|INST_I2C|Selector27~3_combout\ & ((\INST_CONTROLLER|INST_I2C|SData\(0)) # ((\INST_CONTROLLER|INST_I2C|SDataReg\(0) & \INST_CONTROLLER|INST_I2C|Selector6~1_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector27~3_combout\ & (\INST_CONTROLLER|INST_I2C|SDataReg\(0) & ((\INST_CONTROLLER|INST_I2C|Selector6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector27~3_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SDataReg\(0),
	datac => \INST_CONTROLLER|INST_I2C|SData\(0),
	datad => \INST_CONTROLLER|INST_I2C|Selector6~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector27~4_combout\);

-- Location: FF_X111_Y49_N15
\INST_CONTROLLER|INST_I2C|SData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector27~4_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(0));

-- Location: LCCOMB_X112_Y49_N16
\INST_CONTROLLER|INST_I2C|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector26~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SData\(0)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SDataReg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SDataReg\(1),
	datac => \INST_CONTROLLER|INST_I2C|SData\(0),
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector26~0_combout\);

-- Location: LCCOMB_X110_Y49_N28
\INST_CONTROLLER|INST_I2C|SData[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SData[7]~2_combout\ = (\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\) # (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\)))) # (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\ & 
-- (((\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\)) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	combout => \INST_CONTROLLER|INST_I2C|SData[7]~2_combout\);

-- Location: LCCOMB_X109_Y49_N24
\INST_CONTROLLER|INST_I2C|SData[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SData[7]~1_combout\ = (((\INST_CONTROLLER|INST_I2C|Selector38~0_combout\) # (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\)) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\)) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector38~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SData[7]~1_combout\);

-- Location: LCCOMB_X109_Y49_N6
\INST_CONTROLLER|INST_I2C|SData[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\ = ((\INST_CONTROLLER|INST_I2C|Selector31~12_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector31~1_combout\) # (!\INST_CONTROLLER|INST_I2C|SData[7]~1_combout\))) # 
-- (!\INST_CONTROLLER|INST_I2C|SData[7]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SData[7]~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector31~12_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SData[7]~1_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\);

-- Location: FF_X112_Y49_N17
\INST_CONTROLLER|INST_I2C|SData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector26~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(1));

-- Location: LCCOMB_X112_Y52_N16
\INST_CONTROLLER|INST_REG|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux5~4_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3)) # ((\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(0) & !\INST_CONTROLLER|INST_REG|SCounter\(2))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(1) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux5~4_combout\);

-- Location: LCCOMB_X112_Y52_N12
\INST_CONTROLLER|INST_REG|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux5~2_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(1))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- ((\INST_CONTROLLER|INST_REG|SCounter\(2)))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux5~2_combout\);

-- Location: LCCOMB_X112_Y52_N14
\INST_CONTROLLER|INST_REG|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux5~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(0)) # ((\INST_CONTROLLER|INST_REG|SCounter\(1)) # (!\INST_CONTROLLER|INST_REG|SCounter\(2))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)) # (\INST_CONTROLLER|INST_REG|SCounter\(0) $ (\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux5~1_combout\);

-- Location: LCCOMB_X112_Y52_N22
\INST_CONTROLLER|INST_REG|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux5~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|SCounter\(4)) # (!\INST_CONTROLLER|INST_REG|Mux5~1_combout\)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (\INST_CONTROLLER|INST_REG|Mux5~2_combout\ & ((!\INST_CONTROLLER|INST_REG|SCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Mux5~2_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datac => \INST_CONTROLLER|INST_REG|Mux5~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Mux5~3_combout\);

-- Location: LCCOMB_X112_Y52_N28
\INST_CONTROLLER|INST_REG|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux5~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(3) $ (!\INST_CONTROLLER|INST_REG|SCounter\(2))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|SCounter\(1) & \INST_CONTROLLER|INST_REG|SCounter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux5~0_combout\);

-- Location: LCCOMB_X112_Y52_N10
\INST_CONTROLLER|INST_REG|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux5~5_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|Mux5~3_combout\ & (\INST_CONTROLLER|INST_REG|Mux5~4_combout\)) # (!\INST_CONTROLLER|INST_REG|Mux5~3_combout\ & 
-- ((\INST_CONTROLLER|INST_REG|Mux5~0_combout\))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datab => \INST_CONTROLLER|INST_REG|Mux5~4_combout\,
	datac => \INST_CONTROLLER|INST_REG|Mux5~3_combout\,
	datad => \INST_CONTROLLER|INST_REG|Mux5~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux5~5_combout\);

-- Location: FF_X112_Y52_N11
\INST_CONTROLLER|INST_REG|SWriteData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux5~5_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(2));

-- Location: LCCOMB_X112_Y52_N4
\INST_CONTROLLER|INST_I2C|SDataReg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SDataReg[2]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SWriteData\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SWriteData\(2),
	combout => \INST_CONTROLLER|INST_I2C|SDataReg[2]~feeder_combout\);

-- Location: FF_X112_Y52_N5
\INST_CONTROLLER|INST_I2C|SDataReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SDataReg[2]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(2));

-- Location: LCCOMB_X112_Y49_N26
\INST_CONTROLLER|INST_I2C|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector25~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (\INST_CONTROLLER|INST_I2C|SData\(1))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- ((\INST_CONTROLLER|INST_I2C|SDataReg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SData\(1),
	datac => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SDataReg\(2),
	combout => \INST_CONTROLLER|INST_I2C|Selector25~0_combout\);

-- Location: FF_X112_Y49_N27
\INST_CONTROLLER|INST_I2C|SData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector25~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(2));

-- Location: LCCOMB_X112_Y49_N4
\INST_CONTROLLER|INST_I2C|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector24~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SData\(2)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SDataReg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SDataReg\(3),
	datac => \INST_CONTROLLER|INST_I2C|SData\(2),
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector24~0_combout\);

-- Location: FF_X112_Y49_N5
\INST_CONTROLLER|INST_I2C|SData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector24~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(3));

-- Location: LCCOMB_X113_Y51_N4
\INST_CONTROLLER|INST_REG|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux3~1_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1) & ((!\INST_CONTROLLER|INST_REG|SCounter\(2))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- ((\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(1))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux3~1_combout\);

-- Location: LCCOMB_X113_Y51_N2
\INST_CONTROLLER|INST_REG|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux3~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(2) & (((!\INST_CONTROLLER|INST_REG|SCounter\(0) & !\INST_CONTROLLER|INST_REG|SCounter\(1))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Mux3~0_combout\);

-- Location: LCCOMB_X113_Y51_N0
\INST_CONTROLLER|INST_REG|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux3~2_combout\ = (\INST_CONTROLLER|INST_REG|Mux3~1_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ (((\INST_CONTROLLER|INST_REG|SCounter\(3) & \INST_CONTROLLER|INST_REG|Mux3~0_combout\))))) # 
-- (!\INST_CONTROLLER|INST_REG|Mux3~1_combout\ & (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(3) $ (\INST_CONTROLLER|INST_REG|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|Mux3~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|Mux3~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|Mux3~2_combout\);

-- Location: LCCOMB_X112_Y51_N6
\INST_CONTROLLER|INST_REG|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Mux3~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(3)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (\INST_CONTROLLER|INST_REG|Mux3~2_combout\)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|Mux3~2_combout\ & ((\INST_CONTROLLER|INST_REG|SCounter\(3)) # (\INST_CONTROLLER|INST_REG|SCounter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|Mux3~2_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Mux3~3_combout\);

-- Location: FF_X112_Y51_N7
\INST_CONTROLLER|INST_REG|SWriteData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Mux3~3_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SWriteData\(4));

-- Location: FF_X111_Y49_N31
\INST_CONTROLLER|INST_I2C|SDataReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_REG|SWriteData\(4),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SDataReg\(4));

-- Location: LCCOMB_X112_Y49_N30
\INST_CONTROLLER|INST_I2C|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector23~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (\INST_CONTROLLER|INST_I2C|SData\(3))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- ((\INST_CONTROLLER|INST_I2C|SDataReg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SData\(3),
	datac => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SDataReg\(4),
	combout => \INST_CONTROLLER|INST_I2C|Selector23~0_combout\);

-- Location: FF_X112_Y49_N31
\INST_CONTROLLER|INST_I2C|SData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector23~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(4));

-- Location: LCCOMB_X112_Y49_N12
\INST_CONTROLLER|INST_I2C|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector22~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SData\(4)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SDataReg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SDataReg\(5),
	datac => \INST_CONTROLLER|INST_I2C|SData\(4),
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector22~0_combout\);

-- Location: FF_X112_Y49_N13
\INST_CONTROLLER|INST_I2C|SData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector22~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(5));

-- Location: LCCOMB_X112_Y49_N22
\INST_CONTROLLER|INST_I2C|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector21~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SData\(5)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SDataReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SDataReg\(6),
	datac => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SData\(5),
	combout => \INST_CONTROLLER|INST_I2C|Selector21~0_combout\);

-- Location: FF_X112_Y49_N23
\INST_CONTROLLER|INST_I2C|SData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector21~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(6));

-- Location: LCCOMB_X112_Y49_N24
\INST_CONTROLLER|INST_I2C|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector20~0_combout\ = (!\INST_CONTROLLER|INST_I2C|SData[7]~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SData\(6)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SDataReg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SData[7]~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SDataReg\(7),
	datac => \INST_CONTROLLER|INST_I2C|SData\(6),
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector20~0_combout\);

-- Location: FF_X112_Y49_N25
\INST_CONTROLLER|INST_I2C|SData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector20~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SData[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SData\(7));

-- Location: LCCOMB_X111_Y49_N10
\INST_CONTROLLER|INST_I2C|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector1~0_combout\ = (\INST_CONTROLLER|INST_I2C|SData\(7) & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\ & !\INST_CONTROLLER|INST_I2C|LessThan2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	datac => \INST_CONTROLLER|INST_I2C|LessThan2~4_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SData\(7),
	combout => \INST_CONTROLLER|INST_I2C|Selector1~0_combout\);

-- Location: LCCOMB_X110_Y49_N2
\INST_CONTROLLER|INST_I2C|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector11~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\) # 
-- (\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_data~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase~20_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector11~0_combout\);

-- Location: LCCOMB_X110_Y50_N20
\INST_CONTROLLER|INST_I2C|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector11~1_combout\ = (\INST_CONTROLLER|INST_I2C|Selector11~0_combout\) # (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & \INST_CONTROLLER|INST_I2C|Selector31~9_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector37~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector11~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector37~6_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~9_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector11~1_combout\);

-- Location: LCCOMB_X110_Y50_N14
\INST_CONTROLLER|INST_I2C|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector11~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector29~0_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector11~1_combout\) # ((!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & 
-- \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector29~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector11~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector11~2_combout\);

-- Location: LCCOMB_X114_Y50_N16
\INST_CONTROLLER|INST_REG|SAddress[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SAddress[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \INST_CONTROLLER|INST_REG|SAddress[0]~feeder_combout\);

-- Location: FF_X114_Y50_N17
\INST_CONTROLLER|INST_REG|SAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SAddress[0]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SAddress\(0));

-- Location: FF_X110_Y50_N23
\INST_CONTROLLER|INST_I2C|SAddrReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_REG|SAddress\(0),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddrReg\(0));

-- Location: LCCOMB_X110_Y50_N8
\INST_CONTROLLER|INST_I2C|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector11~3_combout\ = (\INST_CONTROLLER|INST_I2C|Selector6~1_combout\ & ((\INST_CONTROLLER|INST_I2C|SAddrReg\(0)) # ((\INST_CONTROLLER|INST_I2C|Selector11~2_combout\ & \INST_CONTROLLER|INST_I2C|SAddr\(0))))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector6~1_combout\ & (\INST_CONTROLLER|INST_I2C|Selector11~2_combout\ & (\INST_CONTROLLER|INST_I2C|SAddr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector6~1_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector11~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SAddr\(0),
	datad => \INST_CONTROLLER|INST_I2C|SAddrReg\(0),
	combout => \INST_CONTROLLER|INST_I2C|Selector11~3_combout\);

-- Location: FF_X110_Y50_N9
\INST_CONTROLLER|INST_I2C|SAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector11~3_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(0));

-- Location: LCCOMB_X109_Y50_N12
\INST_CONTROLLER|INST_I2C|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector10~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & (\INST_CONTROLLER|INST_I2C|SAddr\(0) & !\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datac => \INST_CONTROLLER|INST_I2C|SAddr\(0),
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector10~0_combout\);

-- Location: LCCOMB_X109_Y50_N2
\INST_CONTROLLER|INST_I2C|SAddr[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SAddr[6]~2_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (((!\INST_CONTROLLER|INST_I2C|Selector31~4_combout\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & 
-- (((!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & !\INST_CONTROLLER|INST_I2C|Selector31~4_combout\)) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector31~4_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SAddr[6]~2_combout\);

-- Location: LCCOMB_X109_Y50_N18
\INST_CONTROLLER|INST_I2C|SAddr[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SAddr[6]~5_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & (((\INST_CONTROLLER|INST_I2C|SAddr[6]~2_combout\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (((!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\)) # (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SAddr[6]~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|SAddr[6]~5_combout\);

-- Location: LCCOMB_X109_Y50_N16
\INST_CONTROLLER|INST_I2C|SAddr[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\ = ((\INST_CONTROLLER|INST_I2C|Selector30~1_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & !\INST_CONTROLLER|INST_I2C|Selector31~9_combout\))) # 
-- (!\INST_CONTROLLER|INST_I2C|SAddr[6]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datab => \INST_CONTROLLER|INST_I2C|SAddr[6]~5_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector31~9_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector30~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\);

-- Location: FF_X109_Y50_N13
\INST_CONTROLLER|INST_I2C|SAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector10~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(1));

-- Location: LCCOMB_X109_Y50_N26
\INST_CONTROLLER|INST_I2C|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector9~0_combout\ = (\INST_CONTROLLER|INST_I2C|SAddr\(1) & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SAddr\(1),
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector9~0_combout\);

-- Location: FF_X109_Y50_N27
\INST_CONTROLLER|INST_I2C|SAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector9~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(2));

-- Location: LCCOMB_X109_Y50_N28
\INST_CONTROLLER|INST_I2C|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector8~0_combout\ = (\INST_CONTROLLER|INST_I2C|SAddr\(2) & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SAddr\(2),
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector8~0_combout\);

-- Location: FF_X109_Y50_N29
\INST_CONTROLLER|INST_I2C|SAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector8~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(3));

-- Location: LCCOMB_X109_Y50_N14
\INST_CONTROLLER|INST_I2C|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector7~0_combout\ = (\INST_CONTROLLER|INST_I2C|SAddr\(3) & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SAddr\(3),
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector7~0_combout\);

-- Location: FF_X109_Y50_N15
\INST_CONTROLLER|INST_I2C|SAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector7~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(4));

-- Location: LCCOMB_X110_Y50_N22
\INST_CONTROLLER|INST_I2C|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector6~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector6~1_combout\ & ((\INST_CONTROLLER|INST_I2C|SAddrReg\(0)) # ((\INST_CONTROLLER|INST_I2C|SAddr\(5) & \INST_CONTROLLER|INST_I2C|Selector11~2_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector6~1_combout\ & (\INST_CONTROLLER|INST_I2C|SAddr\(5) & ((\INST_CONTROLLER|INST_I2C|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector6~1_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SAddr\(5),
	datac => \INST_CONTROLLER|INST_I2C|SAddrReg\(0),
	datad => \INST_CONTROLLER|INST_I2C|Selector11~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector6~2_combout\);

-- Location: LCCOMB_X112_Y50_N16
\INST_CONTROLLER|INST_I2C|SAddr[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SAddr[6]~4_combout\ = (((\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\ & \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\)) # (!\INST_CONTROLLER|INST_I2C|SReg~2_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datab => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	combout => \INST_CONTROLLER|INST_I2C|SAddr[6]~4_combout\);

-- Location: LCCOMB_X111_Y50_N28
\INST_CONTROLLER|INST_I2C|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector6~0_combout\ = (\INST_CONTROLLER|INST_I2C|SAddr[6]~4_combout\ & (((\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\)) # 
-- (!\INST_CONTROLLER|INST_I2C|SBusy2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SAddr[6]~4_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector6~0_combout\);

-- Location: LCCOMB_X110_Y50_N4
\INST_CONTROLLER|INST_I2C|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector6~3_combout\ = (\INST_CONTROLLER|INST_I2C|Selector6~2_combout\) # ((\INST_CONTROLLER|INST_I2C|SAddr\(4) & (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & !\INST_CONTROLLER|INST_I2C|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SAddr\(4),
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector6~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector6~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector6~3_combout\);

-- Location: FF_X110_Y50_N5
\INST_CONTROLLER|INST_I2C|SAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector6~3_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(5));

-- Location: LCCOMB_X109_Y50_N10
\INST_CONTROLLER|INST_I2C|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector5~0_combout\ = (\INST_CONTROLLER|INST_I2C|SAddr\(5) & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SAddr\(5),
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.addr_dc~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector5~0_combout\);

-- Location: FF_X109_Y50_N11
\INST_CONTROLLER|INST_I2C|SAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector5~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SAddr[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SAddr\(6));

-- Location: LCCOMB_X111_Y49_N30
\INST_CONTROLLER|INST_I2C|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector12~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStartReg~combout\ & !\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\);

-- Location: LCCOMB_X111_Y51_N26
\INST_CONTROLLER|INST_REG|Ram0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~22_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(0) & (!\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~22_combout\);

-- Location: LCCOMB_X111_Y51_N12
\INST_CONTROLLER|INST_REG|Ram0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~23_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((!\INST_CONTROLLER|INST_REG|SCounter\(2)) # (!\INST_CONTROLLER|INST_REG|SCounter\(1))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (((\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~23_combout\);

-- Location: LCCOMB_X111_Y51_N30
\INST_CONTROLLER|INST_REG|Ram0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~24_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & (((\INST_CONTROLLER|INST_REG|SCounter\(5))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (\INST_CONTROLLER|INST_REG|Ram0~22_combout\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|Ram0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~22_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|Ram0~23_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~24_combout\);

-- Location: LCCOMB_X111_Y51_N28
\INST_CONTROLLER|INST_REG|Ram0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~21_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(1) & ((!\INST_CONTROLLER|INST_REG|SCounter\(2)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(1) & (\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- \INST_CONTROLLER|INST_REG|SCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~21_combout\);

-- Location: LCCOMB_X111_Y51_N8
\INST_CONTROLLER|INST_REG|Ram0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~25_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (!\INST_CONTROLLER|INST_REG|SCounter\(2)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~25_combout\);

-- Location: LCCOMB_X111_Y51_N4
\INST_CONTROLLER|INST_REG|Ram0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~26_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~24_combout\ & (((!\INST_CONTROLLER|INST_REG|SCounter\(3)) # (!\INST_CONTROLLER|INST_REG|Ram0~25_combout\)))) # (!\INST_CONTROLLER|INST_REG|Ram0~24_combout\ & 
-- (\INST_CONTROLLER|INST_REG|Ram0~21_combout\ & ((\INST_CONTROLLER|INST_REG|SCounter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~24_combout\,
	datab => \INST_CONTROLLER|INST_REG|Ram0~21_combout\,
	datac => \INST_CONTROLLER|INST_REG|Ram0~25_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(3),
	combout => \INST_CONTROLLER|INST_REG|Ram0~26_combout\);

-- Location: FF_X111_Y51_N5
\INST_CONTROLLER|INST_REG|SRegister[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~26_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(2));

-- Location: LCCOMB_X110_Y51_N22
\INST_CONTROLLER|INST_I2C|SRegReg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SRegReg[2]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SRegister\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SRegister\(2),
	combout => \INST_CONTROLLER|INST_I2C|SRegReg[2]~feeder_combout\);

-- Location: FF_X110_Y51_N23
\INST_CONTROLLER|INST_I2C|SRegReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SRegReg[2]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(2));

-- Location: LCCOMB_X111_Y49_N22
\INST_CONTROLLER|INST_I2C|POSIOC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|POSIOC~3_combout\ = (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|POSIOC~3_combout\);

-- Location: LCCOMB_X111_Y50_N14
\INST_CONTROLLER|INST_I2C|SReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SReg~5_combout\ = (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\ & (\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (\INST_CONTROLLER|INST_I2C|SBusy~q\ & !\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[3]~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SBusy~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[4]~q\,
	combout => \INST_CONTROLLER|INST_I2C|SReg~5_combout\);

-- Location: LCCOMB_X110_Y49_N16
\INST_CONTROLLER|INST_I2C|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector19~1_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\ & (((!\INST_CONTROLLER|INST_I2C|SReg~5_combout\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\ & 
-- (\INST_CONTROLLER|INST_I2C|POSIOC~3_combout\ & ((!\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datab => \INST_CONTROLLER|INST_I2C|POSIOC~3_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~5_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector19~1_combout\);

-- Location: LCCOMB_X110_Y49_N26
\INST_CONTROLLER|INST_I2C|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector19~2_combout\ = ((\INST_CONTROLLER|INST_I2C|Selector19~1_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & !\INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datab => \INST_CONTROLLER|INST_I2C|Selector19~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector19~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector19~2_combout\);

-- Location: LCCOMB_X112_Y52_N30
\INST_CONTROLLER|INST_REG|Ram0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~33_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(0) & ((!\INST_CONTROLLER|INST_REG|SCounter\(2)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(1) & \INST_CONTROLLER|INST_REG|SCounter\(2))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (((!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- \INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~33_combout\);

-- Location: LCCOMB_X112_Y52_N8
\INST_CONTROLLER|INST_REG|Ram0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~34_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(3))) # (!\INST_CONTROLLER|INST_REG|SCounter\(2) & 
-- ((\INST_CONTROLLER|INST_REG|SCounter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~34_combout\);

-- Location: LCCOMB_X112_Y52_N26
\INST_CONTROLLER|INST_REG|Ram0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~35_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|SCounter\(4))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (\INST_CONTROLLER|INST_REG|Ram0~33_combout\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|Ram0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~33_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datac => \INST_CONTROLLER|INST_REG|Ram0~34_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Ram0~35_combout\);

-- Location: LCCOMB_X112_Y52_N20
\INST_CONTROLLER|INST_REG|Ram0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~32_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|SCounter\(0) $ (((!\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2)))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~32_combout\);

-- Location: LCCOMB_X112_Y52_N0
\INST_CONTROLLER|INST_REG|Ram0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~36_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(0)) # ((\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~36_combout\);

-- Location: LCCOMB_X112_Y52_N18
\INST_CONTROLLER|INST_REG|Ram0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~37_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~35_combout\ & (((!\INST_CONTROLLER|INST_REG|Ram0~36_combout\) # (!\INST_CONTROLLER|INST_REG|SCounter\(5))))) # (!\INST_CONTROLLER|INST_REG|Ram0~35_combout\ & 
-- (!\INST_CONTROLLER|INST_REG|Ram0~32_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~35_combout\,
	datab => \INST_CONTROLLER|INST_REG|Ram0~32_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|Ram0~36_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~37_combout\);

-- Location: FF_X112_Y52_N19
\INST_CONTROLLER|INST_REG|SRegister[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~37_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(0));

-- Location: FF_X111_Y49_N23
\INST_CONTROLLER|INST_I2C|SRegReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_REG|SRegister\(0),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(0));

-- Location: LCCOMB_X110_Y49_N0
\INST_CONTROLLER|INST_I2C|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector19~3_combout\ = (\INST_CONTROLLER|INST_I2C|Selector19~2_combout\ & ((\INST_CONTROLLER|INST_I2C|SReg\(0)) # ((\INST_CONTROLLER|INST_I2C|SRegReg\(0) & \INST_CONTROLLER|INST_I2C|Selector6~1_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector19~2_combout\ & (\INST_CONTROLLER|INST_I2C|SRegReg\(0) & ((\INST_CONTROLLER|INST_I2C|Selector6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector19~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SRegReg\(0),
	datac => \INST_CONTROLLER|INST_I2C|SReg\(0),
	datad => \INST_CONTROLLER|INST_I2C|Selector6~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector19~3_combout\);

-- Location: FF_X110_Y49_N1
\INST_CONTROLLER|INST_I2C|SReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector19~3_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(0));

-- Location: LCCOMB_X114_Y51_N12
\INST_CONTROLLER|INST_REG|Ram0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~29_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|SCounter\(2))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- ((\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~29_combout\);

-- Location: LCCOMB_X114_Y51_N10
\INST_CONTROLLER|INST_REG|Ram0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~28_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(0) $ ((\INST_CONTROLLER|INST_REG|SCounter\(1))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~28_combout\);

-- Location: LCCOMB_X114_Y51_N22
\INST_CONTROLLER|INST_REG|Ram0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~30_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & (((\INST_CONTROLLER|INST_REG|SCounter\(4))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- ((\INST_CONTROLLER|INST_REG|Ram0~28_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (!\INST_CONTROLLER|INST_REG|Ram0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~29_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|Ram0~28_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~30_combout\);

-- Location: LCCOMB_X114_Y51_N8
\INST_CONTROLLER|INST_REG|Ram0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~1_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1) & \INST_CONTROLLER|INST_REG|SCounter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~1_combout\);

-- Location: LCCOMB_X114_Y51_N28
\INST_CONTROLLER|INST_REG|Ram0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~27_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (((\INST_CONTROLLER|INST_REG|SCounter\(5) & \INST_CONTROLLER|INST_REG|SCounter\(0)))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ ((\INST_CONTROLLER|INST_REG|SCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~27_combout\);

-- Location: LCCOMB_X114_Y51_N14
\INST_CONTROLLER|INST_REG|Ram0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~31_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~30_combout\ & (((!\INST_CONTROLLER|INST_REG|Ram0~1_combout\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(3)))) # (!\INST_CONTROLLER|INST_REG|Ram0~30_combout\ & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|Ram0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~30_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|Ram0~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|Ram0~27_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~31_combout\);

-- Location: FF_X114_Y51_N15
\INST_CONTROLLER|INST_REG|SRegister[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~31_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(1));

-- Location: LCCOMB_X110_Y51_N2
\INST_CONTROLLER|INST_I2C|SRegReg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SRegReg[1]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SRegister\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SRegister\(1),
	combout => \INST_CONTROLLER|INST_I2C|SRegReg[1]~feeder_combout\);

-- Location: FF_X110_Y51_N3
\INST_CONTROLLER|INST_I2C|SRegReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SRegReg[1]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(1));

-- Location: LCCOMB_X110_Y51_N16
\INST_CONTROLLER|INST_I2C|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector18~0_combout\ = (\INST_CONTROLLER|INST_I2C|SReg\(0) & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SRegReg\(1) & \INST_CONTROLLER|INST_I2C|Selector12~0_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg\(0) & (\INST_CONTROLLER|INST_I2C|SRegReg\(1) & ((\INST_CONTROLLER|INST_I2C|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg\(0),
	datab => \INST_CONTROLLER|INST_I2C|SRegReg\(1),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector18~0_combout\);

-- Location: LCCOMB_X110_Y49_N22
\INST_CONTROLLER|INST_I2C|SReg[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SReg[2]~3_combout\ = ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\)) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & 
-- ((!\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.reg_dc~q\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~1_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	combout => \INST_CONTROLLER|INST_I2C|SReg[2]~3_combout\);

-- Location: LCCOMB_X110_Y49_N20
\INST_CONTROLLER|INST_I2C|SReg[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\ = (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\ & \INST_CONTROLLER|INST_I2C|SReg~5_combout\)) # (!\INST_CONTROLLER|INST_I2C|SData[7]~2_combout\)) # (!\INST_CONTROLLER|INST_I2C|SReg[2]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datab => \INST_CONTROLLER|INST_I2C|SReg~5_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SReg[2]~3_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SData[7]~2_combout\,
	combout => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\);

-- Location: FF_X110_Y51_N17
\INST_CONTROLLER|INST_I2C|SReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector18~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(1));

-- Location: LCCOMB_X110_Y51_N24
\INST_CONTROLLER|INST_I2C|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector17~0_combout\ = (\INST_CONTROLLER|INST_I2C|SRegReg\(2) & ((\INST_CONTROLLER|INST_I2C|Selector12~0_combout\) # ((\INST_CONTROLLER|INST_I2C|SReg\(1) & \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|SRegReg\(2) & (\INST_CONTROLLER|INST_I2C|SReg\(1) & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SRegReg\(2),
	datab => \INST_CONTROLLER|INST_I2C|SReg\(1),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector17~0_combout\);

-- Location: FF_X110_Y51_N25
\INST_CONTROLLER|INST_I2C|SReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector17~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(2));

-- Location: LCCOMB_X111_Y51_N10
\INST_CONTROLLER|INST_REG|Ram0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~19_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(1) & \INST_CONTROLLER|INST_REG|SCounter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(0),
	combout => \INST_CONTROLLER|INST_REG|Ram0~19_combout\);

-- Location: LCCOMB_X111_Y51_N2
\INST_CONTROLLER|INST_REG|Ram0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~15_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (((\INST_CONTROLLER|INST_REG|SCounter\(4) & !\INST_CONTROLLER|INST_REG|SCounter\(1))) # (!\INST_CONTROLLER|INST_REG|SCounter\(2)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(4) $ (((\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~15_combout\);

-- Location: LCCOMB_X111_Y51_N0
\INST_CONTROLLER|INST_REG|Ram0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~16_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (((\INST_CONTROLLER|INST_REG|SCounter\(1)) # (!\INST_CONTROLLER|INST_REG|SCounter\(4)))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(4) & ((!\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~16_combout\);

-- Location: LCCOMB_X111_Y51_N14
\INST_CONTROLLER|INST_REG|Ram0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~17_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(0) $ (((\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2)))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(2) & ((!\INST_CONTROLLER|INST_REG|SCounter\(1)) # (!\INST_CONTROLLER|INST_REG|SCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~17_combout\);

-- Location: LCCOMB_X111_Y51_N24
\INST_CONTROLLER|INST_REG|Ram0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~18_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|SCounter\(3))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(3) & 
-- (\INST_CONTROLLER|INST_REG|Ram0~16_combout\)) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|Ram0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|Ram0~16_combout\,
	datac => \INST_CONTROLLER|INST_REG|Ram0~17_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(3),
	combout => \INST_CONTROLLER|INST_REG|Ram0~18_combout\);

-- Location: LCCOMB_X111_Y51_N22
\INST_CONTROLLER|INST_REG|Ram0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~20_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|Ram0~18_combout\ & (!\INST_CONTROLLER|INST_REG|Ram0~19_combout\)) # (!\INST_CONTROLLER|INST_REG|Ram0~18_combout\ & 
-- ((!\INST_CONTROLLER|INST_REG|Ram0~15_combout\))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (((\INST_CONTROLLER|INST_REG|Ram0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~19_combout\,
	datab => \INST_CONTROLLER|INST_REG|Ram0~15_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|Ram0~18_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~20_combout\);

-- Location: FF_X111_Y51_N23
\INST_CONTROLLER|INST_REG|SRegister[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~20_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(3));

-- Location: LCCOMB_X110_Y51_N18
\INST_CONTROLLER|INST_I2C|SRegReg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SRegReg[3]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SRegister\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SRegister\(3),
	combout => \INST_CONTROLLER|INST_I2C|SRegReg[3]~feeder_combout\);

-- Location: FF_X110_Y51_N19
\INST_CONTROLLER|INST_I2C|SRegReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SRegReg[3]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(3));

-- Location: LCCOMB_X110_Y51_N4
\INST_CONTROLLER|INST_I2C|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector16~0_combout\ = (\INST_CONTROLLER|INST_I2C|Selector12~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SRegReg\(3)) # ((\INST_CONTROLLER|INST_I2C|SReg\(2) & \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector12~0_combout\ & (\INST_CONTROLLER|INST_I2C|SReg\(2) & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SReg\(2),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|SRegReg\(3),
	combout => \INST_CONTROLLER|INST_I2C|Selector16~0_combout\);

-- Location: FF_X110_Y51_N5
\INST_CONTROLLER|INST_I2C|SReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector16~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(3));

-- Location: LCCOMB_X114_Y51_N2
\INST_CONTROLLER|INST_REG|Ram0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~10_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(0) & (((\INST_CONTROLLER|INST_REG|SCounter\(1) & \INST_CONTROLLER|INST_REG|SCounter\(2))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- ((\INST_CONTROLLER|INST_REG|SCounter\(5) & (!\INST_CONTROLLER|INST_REG|SCounter\(1) & !\INST_CONTROLLER|INST_REG|SCounter\(2))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~10_combout\);

-- Location: LCCOMB_X114_Y51_N20
\INST_CONTROLLER|INST_REG|Ram0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~11_combout\ = (!\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(1)) # ((\INST_CONTROLLER|INST_REG|SCounter\(0) & !\INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~11_combout\);

-- Location: LCCOMB_X114_Y51_N26
\INST_CONTROLLER|INST_REG|Ram0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~12_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (((!\INST_CONTROLLER|INST_REG|SCounter\(3)) # (!\INST_CONTROLLER|INST_REG|Ram0~11_combout\)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (!\INST_CONTROLLER|INST_REG|Ram0~10_combout\ & ((!\INST_CONTROLLER|INST_REG|SCounter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~10_combout\,
	datab => \INST_CONTROLLER|INST_REG|Ram0~11_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(3),
	combout => \INST_CONTROLLER|INST_REG|Ram0~12_combout\);

-- Location: LCCOMB_X114_Y51_N0
\INST_CONTROLLER|INST_REG|Ram0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~13_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(1)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & 
-- ((\INST_CONTROLLER|INST_REG|SCounter\(2)) # (\INST_CONTROLLER|INST_REG|SCounter\(0) $ (\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~13_combout\);

-- Location: LCCOMB_X114_Y51_N4
\INST_CONTROLLER|INST_REG|Ram0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~14_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~12_combout\) # ((\INST_CONTROLLER|INST_REG|Ram0~13_combout\ & (!\INST_CONTROLLER|INST_REG|SCounter\(4) & \INST_CONTROLLER|INST_REG|SCounter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~12_combout\,
	datab => \INST_CONTROLLER|INST_REG|Ram0~13_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(3),
	combout => \INST_CONTROLLER|INST_REG|Ram0~14_combout\);

-- Location: FF_X114_Y51_N5
\INST_CONTROLLER|INST_REG|SRegister[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~14_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(4));

-- Location: LCCOMB_X113_Y51_N24
\INST_CONTROLLER|INST_I2C|SRegReg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SRegReg[4]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SRegister\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SRegister\(4),
	combout => \INST_CONTROLLER|INST_I2C|SRegReg[4]~feeder_combout\);

-- Location: FF_X113_Y51_N25
\INST_CONTROLLER|INST_I2C|SRegReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SRegReg[4]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(4));

-- Location: LCCOMB_X110_Y51_N10
\INST_CONTROLLER|INST_I2C|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector15~0_combout\ = (\INST_CONTROLLER|INST_I2C|Selector12~0_combout\ & ((\INST_CONTROLLER|INST_I2C|SRegReg\(4)) # ((\INST_CONTROLLER|INST_I2C|SReg\(3) & \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|Selector12~0_combout\ & (\INST_CONTROLLER|INST_I2C|SReg\(3) & (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SReg\(3),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|SRegReg\(4),
	combout => \INST_CONTROLLER|INST_I2C|Selector15~0_combout\);

-- Location: FF_X110_Y51_N11
\INST_CONTROLLER|INST_I2C|SReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector15~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(4));

-- Location: LCCOMB_X114_Y50_N28
\INST_CONTROLLER|INST_REG|Ram0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~5_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(4) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(0) & !\INST_CONTROLLER|INST_REG|SCounter\(2))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (\INST_CONTROLLER|INST_REG|SCounter\(4) $ (((\INST_CONTROLLER|INST_REG|SCounter\(0) & 
-- \INST_CONTROLLER|INST_REG|SCounter\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~5_combout\);

-- Location: LCCOMB_X114_Y50_N22
\INST_CONTROLLER|INST_REG|Ram0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~6_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(2)) # ((\INST_CONTROLLER|INST_REG|SCounter\(0) & !\INST_CONTROLLER|INST_REG|SCounter\(4))))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(3) & (!\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~6_combout\);

-- Location: LCCOMB_X114_Y50_N26
\INST_CONTROLLER|INST_REG|Ram0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~8_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|Ram0~5_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (!\INST_CONTROLLER|INST_REG|Ram0~6_combout\)))) # 
-- (!\INST_CONTROLLER|INST_REG|SCounter\(2) & (\INST_CONTROLLER|INST_REG|Ram0~6_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(1) $ (!\INST_CONTROLLER|INST_REG|Ram0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datab => \INST_CONTROLLER|INST_REG|Ram0~5_combout\,
	datac => \INST_CONTROLLER|INST_REG|Ram0~6_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~8_combout\);

-- Location: LCCOMB_X114_Y50_N12
\INST_CONTROLLER|INST_REG|Ram0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~7_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~5_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (((\INST_CONTROLLER|INST_REG|Ram0~6_combout\) # (!\INST_CONTROLLER|INST_REG|SCounter\(1)))))) # 
-- (!\INST_CONTROLLER|INST_REG|Ram0~5_combout\ & (((\INST_CONTROLLER|INST_REG|Ram0~6_combout\ & \INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(1),
	datab => \INST_CONTROLLER|INST_REG|Ram0~5_combout\,
	datac => \INST_CONTROLLER|INST_REG|Ram0~6_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~7_combout\);

-- Location: LCCOMB_X114_Y50_N14
\INST_CONTROLLER|INST_REG|Ram0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~9_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & ((!\INST_CONTROLLER|INST_REG|Ram0~7_combout\))) # (!\INST_CONTROLLER|INST_REG|SCounter\(5) & (\INST_CONTROLLER|INST_REG|Ram0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datac => \INST_CONTROLLER|INST_REG|Ram0~8_combout\,
	datad => \INST_CONTROLLER|INST_REG|Ram0~7_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~9_combout\);

-- Location: FF_X114_Y50_N15
\INST_CONTROLLER|INST_REG|SRegister[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~9_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(5));

-- Location: FF_X110_Y51_N1
\INST_CONTROLLER|INST_I2C|SRegReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \INST_CONTROLLER|INST_REG|SRegister\(5),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(5));

-- Location: LCCOMB_X110_Y51_N6
\INST_CONTROLLER|INST_I2C|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector14~0_combout\ = (\INST_CONTROLLER|INST_I2C|SReg\(4) & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SRegReg\(5) & \INST_CONTROLLER|INST_I2C|Selector12~0_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg\(4) & (\INST_CONTROLLER|INST_I2C|SRegReg\(5) & ((\INST_CONTROLLER|INST_I2C|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg\(4),
	datab => \INST_CONTROLLER|INST_I2C|SRegReg\(5),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector14~0_combout\);

-- Location: FF_X110_Y51_N7
\INST_CONTROLLER|INST_I2C|SReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector14~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(5));

-- Location: LCCOMB_X112_Y51_N4
\INST_CONTROLLER|INST_REG|Ram0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~4_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(3) & ((\INST_CONTROLLER|INST_REG|SCounter\(5)) # (!\INST_CONTROLLER|INST_REG|SCounter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Ram0~4_combout\);

-- Location: LCCOMB_X112_Y51_N22
\INST_CONTROLLER|INST_REG|Ram0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~3_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(4) & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ (((!\INST_CONTROLLER|INST_REG|SCounter\(3)))))) # (!\INST_CONTROLLER|INST_REG|SCounter\(4) & 
-- (\INST_CONTROLLER|INST_REG|SCounter\(0) & (\INST_CONTROLLER|INST_REG|SCounter\(5) $ (\INST_CONTROLLER|INST_REG|SCounter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(0),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(4),
	combout => \INST_CONTROLLER|INST_REG|Ram0~3_combout\);

-- Location: LCCOMB_X112_Y51_N26
\INST_CONTROLLER|INST_REG|Ram0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~38_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~4_combout\ & (\INST_CONTROLLER|INST_REG|Ram0~3_combout\ $ (((!\INST_CONTROLLER|INST_REG|SCounter\(2) & !\INST_CONTROLLER|INST_REG|SCounter\(1)))))) # 
-- (!\INST_CONTROLLER|INST_REG|Ram0~4_combout\ & (\INST_CONTROLLER|INST_REG|Ram0~3_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (!\INST_CONTROLLER|INST_REG|SCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datab => \INST_CONTROLLER|INST_REG|Ram0~4_combout\,
	datac => \INST_CONTROLLER|INST_REG|Ram0~3_combout\,
	datad => \INST_CONTROLLER|INST_REG|SCounter\(1),
	combout => \INST_CONTROLLER|INST_REG|Ram0~38_combout\);

-- Location: LCCOMB_X111_Y51_N16
\INST_CONTROLLER|INST_REG|Ram0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~39_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~4_combout\ & ((\INST_CONTROLLER|INST_REG|Ram0~38_combout\) # (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (\INST_CONTROLLER|INST_REG|SCounter\(5))))) # 
-- (!\INST_CONTROLLER|INST_REG|Ram0~4_combout\ & (\INST_CONTROLLER|INST_REG|Ram0~38_combout\ & (\INST_CONTROLLER|INST_REG|SCounter\(2) $ (!\INST_CONTROLLER|INST_REG|SCounter\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|Ram0~4_combout\,
	datab => \INST_CONTROLLER|INST_REG|SCounter\(2),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datad => \INST_CONTROLLER|INST_REG|Ram0~38_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~39_combout\);

-- Location: FF_X111_Y51_N17
\INST_CONTROLLER|INST_REG|SRegister[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~39_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(6));

-- Location: LCCOMB_X110_Y51_N8
\INST_CONTROLLER|INST_I2C|SRegReg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SRegReg[6]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SRegister\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SRegister\(6),
	combout => \INST_CONTROLLER|INST_I2C|SRegReg[6]~feeder_combout\);

-- Location: FF_X110_Y51_N9
\INST_CONTROLLER|INST_I2C|SRegReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SRegReg[6]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(6));

-- Location: LCCOMB_X110_Y51_N26
\INST_CONTROLLER|INST_I2C|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector13~0_combout\ = (\INST_CONTROLLER|INST_I2C|SReg\(5) & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SRegReg\(6) & \INST_CONTROLLER|INST_I2C|Selector12~0_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg\(5) & (\INST_CONTROLLER|INST_I2C|SRegReg\(6) & ((\INST_CONTROLLER|INST_I2C|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg\(5),
	datab => \INST_CONTROLLER|INST_I2C|SRegReg\(6),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector13~0_combout\);

-- Location: FF_X110_Y51_N27
\INST_CONTROLLER|INST_I2C|SReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector13~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(6));

-- Location: LCCOMB_X114_Y51_N18
\INST_CONTROLLER|INST_REG|Ram0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~0_combout\ = (\INST_CONTROLLER|INST_REG|SCounter\(5) & ((\INST_CONTROLLER|INST_REG|SCounter\(4)) # ((\INST_CONTROLLER|INST_REG|SCounter\(3) & \INST_CONTROLLER|INST_REG|SCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(5),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datad => \INST_CONTROLLER|INST_REG|SCounter\(2),
	combout => \INST_CONTROLLER|INST_REG|Ram0~0_combout\);

-- Location: LCCOMB_X114_Y51_N24
\INST_CONTROLLER|INST_REG|Ram0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|Ram0~2_combout\ = (\INST_CONTROLLER|INST_REG|Ram0~0_combout\) # ((!\INST_CONTROLLER|INST_REG|SCounter\(4) & (!\INST_CONTROLLER|INST_REG|SCounter\(3) & \INST_CONTROLLER|INST_REG|Ram0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_REG|SCounter\(4),
	datab => \INST_CONTROLLER|INST_REG|SCounter\(3),
	datac => \INST_CONTROLLER|INST_REG|Ram0~1_combout\,
	datad => \INST_CONTROLLER|INST_REG|Ram0~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|Ram0~2_combout\);

-- Location: FF_X114_Y51_N25
\INST_CONTROLLER|INST_REG|SRegister[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|Ram0~2_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SRegister\(7));

-- Location: LCCOMB_X110_Y51_N28
\INST_CONTROLLER|INST_I2C|SRegReg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SRegReg[7]~feeder_combout\ = \INST_CONTROLLER|INST_REG|SRegister\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CONTROLLER|INST_REG|SRegister\(7),
	combout => \INST_CONTROLLER|INST_I2C|SRegReg[7]~feeder_combout\);

-- Location: FF_X110_Y51_N29
\INST_CONTROLLER|INST_I2C|SRegReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|SRegReg[7]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_REG|SStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SRegReg\(7));

-- Location: LCCOMB_X110_Y51_N12
\INST_CONTROLLER|INST_I2C|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector12~1_combout\ = (\INST_CONTROLLER|INST_I2C|SReg\(6) & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\) # ((\INST_CONTROLLER|INST_I2C|SRegReg\(7) & \INST_CONTROLLER|INST_I2C|Selector12~0_combout\)))) # 
-- (!\INST_CONTROLLER|INST_I2C|SReg\(6) & (\INST_CONTROLLER|INST_I2C|SRegReg\(7) & ((\INST_CONTROLLER|INST_I2C|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg\(6),
	datab => \INST_CONTROLLER|INST_I2C|SRegReg\(7),
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datad => \INST_CONTROLLER|INST_I2C|Selector12~0_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector12~1_combout\);

-- Location: FF_X110_Y51_N13
\INST_CONTROLLER|INST_I2C|SReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector12~1_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|SReg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SReg\(7));

-- Location: LCCOMB_X112_Y50_N22
\INST_CONTROLLER|INST_I2C|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector1~1_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\ & (\INST_CONTROLLER|INST_I2C|SAddr\(6) & ((!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_addr~q\,
	datab => \INST_CONTROLLER|INST_I2C|SAddr\(6),
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[1]~q\,
	datad => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[2]~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector1~1_combout\);

-- Location: LCCOMB_X110_Y51_N30
\INST_CONTROLLER|INST_I2C|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector1~2_combout\ = (\INST_CONTROLLER|INST_I2C|SReg~2_combout\ & ((\INST_CONTROLLER|INST_I2C|Selector1~1_combout\) # ((\INST_CONTROLLER|INST_I2C|SReg\(7) & \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SReg\(7),
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.send_reg~q\,
	datac => \INST_CONTROLLER|INST_I2C|SReg~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector1~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector1~2_combout\);

-- Location: LCCOMB_X109_Y50_N0
\INST_CONTROLLER|INST_I2C|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector1~3_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\) # ((\INST_CONTROLLER|INST_I2C|Selector1~2_combout\) # ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & 
-- !\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|Selector1~2_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector1~3_combout\);

-- Location: LCCOMB_X111_Y50_N6
\INST_CONTROLLER|INST_I2C|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector1~4_combout\ = (\INST_CONTROLLER|INST_I2C|Selector1~0_combout\) # ((\INST_CONTROLLER|INST_I2C|Selector1~3_combout\) # ((\INST_CONTROLLER|INST_I2C|SAddr\(6) & \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector1~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SAddr\(6),
	datac => \INST_CONTROLLER|INST_I2C|Selector1~3_combout\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector1~4_combout\);

-- Location: LCCOMB_X110_Y50_N0
\INST_CONTROLLER|INST_I2C|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector2~1_combout\ = (\INST_CONTROLLER|INST_I2C|SBusy2~q\ & \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|SBusy2~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector2~1_combout\);

-- Location: LCCOMB_X110_Y50_N30
\INST_CONTROLLER|INST_I2C|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector2~2_combout\ = (\INST_CONTROLLER|INST_I2C|Selector31~12_combout\) # ((\INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\ & (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & \INST_CONTROLLER|INST_I2C|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector31~12_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE~2_combout\,
	datac => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector2~1_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector2~2_combout\);

-- Location: LCCOMB_X111_Y50_N22
\INST_CONTROLLER|INST_I2C|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector2~3_combout\ = (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & ((\INST_CONTROLLER|INST_I2C|SSIOCClock~q\))) # (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ & 
-- (\INST_CONTROLLER|INST_I2C|SStartedWrite~q\ & !\INST_CONTROLLER|INST_I2C|SSIOCClock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStartedWrite~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector2~3_combout\);

-- Location: LCCOMB_X111_Y50_N12
\INST_CONTROLLER|INST_I2C|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector2~4_combout\ = (\INST_CONTROLLER|INST_I2C|Selector2~0_combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\ & (\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\ $ (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector2~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datac => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector2~4_combout\);

-- Location: LCCOMB_X111_Y50_N10
\INST_CONTROLLER|INST_I2C|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector2~5_combout\ = (\INST_CONTROLLER|INST_I2C|Selector2~2_combout\) # (((\INST_CONTROLLER|INST_I2C|Selector2~3_combout\) # (\INST_CONTROLLER|INST_I2C|Selector2~4_combout\)) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|Selector2~2_combout\,
	datab => \INST_CONTROLLER|INST_I2C|DATA_WRITE:VCounter[0]~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|Selector2~3_combout\,
	datad => \INST_CONTROLLER|INST_I2C|Selector2~4_combout\,
	combout => \INST_CONTROLLER|INST_I2C|Selector2~5_combout\);

-- Location: FF_X111_Y50_N7
\INST_CONTROLLER|INST_I2C|SSIODWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector1~4_combout\,
	ena => \INST_CONTROLLER|INST_I2C|Selector2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SSIODWrite~q\);

-- Location: LCCOMB_X111_Y50_N20
\INST_CONTROLLER|INST_I2C|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector0~0_combout\ = (\INST_CONTROLLER|INST_I2C|SStartReg~combout\) # ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\) # ((!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\) # (!\INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SStartReg~combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCClockPrev~q\,
	datad => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector0~0_combout\);

-- Location: FF_X111_Y50_N21
\INST_CONTROLLER|INST_I2C|SSIODWrite~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector0~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CONTROLLER|INST_I2C|Selector2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SSIODWrite~en_q\);

-- Location: LCCOMB_X110_Y50_N24
\INST_CONTROLLER|INST_I2C|SSIODWrite~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|SSIODWrite~1_combout\ = (\INST_CONTROLLER|INST_I2C|SSIODWrite~en_q\ & \INST_CONTROLLER|INST_REG|SEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|INST_I2C|SSIODWrite~en_q\,
	datad => \INST_CONTROLLER|INST_REG|SEnable~q\,
	combout => \INST_CONTROLLER|INST_I2C|SSIODWrite~1_combout\);

-- Location: LCCOMB_X113_Y50_N26
\INST_CONTROLLER|INST_REG|SCfgFinished~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_REG|SCfgFinished~1_combout\ = (\INST_CONTROLLER|INST_REG|SCfgFinished~q\) # ((\INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\ & \INST_CONTROLLER|INST_REG|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CONTROLLER|INST_REG|SCfgFinished~0_combout\,
	datac => \INST_CONTROLLER|INST_REG|SCfgFinished~q\,
	datad => \INST_CONTROLLER|INST_REG|Mux9~0_combout\,
	combout => \INST_CONTROLLER|INST_REG|SCfgFinished~1_combout\);

-- Location: FF_X113_Y50_N27
\INST_CONTROLLER|INST_REG|SCfgFinished\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_REG|SCfgFinished~1_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_REG|SCfgFinished~q\);

-- Location: CLKCTRL_G4
\INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y43_N10
\INST_VGA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~0_combout\ = \INST_VGA|Hcnt\(0) $ (VCC)
-- \INST_VGA|Add1~1\ = CARRY(\INST_VGA|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(0),
	datad => VCC,
	combout => \INST_VGA|Add1~0_combout\,
	cout => \INST_VGA|Add1~1\);

-- Location: FF_X63_Y43_N11
\INST_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(0));

-- Location: LCCOMB_X63_Y43_N12
\INST_VGA|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~2_combout\ = (\INST_VGA|Hcnt\(1) & (!\INST_VGA|Add1~1\)) # (!\INST_VGA|Hcnt\(1) & ((\INST_VGA|Add1~1\) # (GND)))
-- \INST_VGA|Add1~3\ = CARRY((!\INST_VGA|Add1~1\) # (!\INST_VGA|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(1),
	datad => VCC,
	cin => \INST_VGA|Add1~1\,
	combout => \INST_VGA|Add1~2_combout\,
	cout => \INST_VGA|Add1~3\);

-- Location: FF_X63_Y43_N13
\INST_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(1));

-- Location: LCCOMB_X63_Y43_N14
\INST_VGA|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~4_combout\ = (\INST_VGA|Hcnt\(2) & (\INST_VGA|Add1~3\ $ (GND))) # (!\INST_VGA|Hcnt\(2) & (!\INST_VGA|Add1~3\ & VCC))
-- \INST_VGA|Add1~5\ = CARRY((\INST_VGA|Hcnt\(2) & !\INST_VGA|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Hcnt\(2),
	datad => VCC,
	cin => \INST_VGA|Add1~3\,
	combout => \INST_VGA|Add1~4_combout\,
	cout => \INST_VGA|Add1~5\);

-- Location: FF_X63_Y43_N15
\INST_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(2));

-- Location: LCCOMB_X63_Y43_N16
\INST_VGA|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~6_combout\ = (\INST_VGA|Hcnt\(3) & (!\INST_VGA|Add1~5\)) # (!\INST_VGA|Hcnt\(3) & ((\INST_VGA|Add1~5\) # (GND)))
-- \INST_VGA|Add1~7\ = CARRY((!\INST_VGA|Add1~5\) # (!\INST_VGA|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Hcnt\(3),
	datad => VCC,
	cin => \INST_VGA|Add1~5\,
	combout => \INST_VGA|Add1~6_combout\,
	cout => \INST_VGA|Add1~7\);

-- Location: FF_X63_Y43_N17
\INST_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(3));

-- Location: LCCOMB_X63_Y43_N18
\INST_VGA|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~8_combout\ = (\INST_VGA|Hcnt\(4) & (\INST_VGA|Add1~7\ $ (GND))) # (!\INST_VGA|Hcnt\(4) & (!\INST_VGA|Add1~7\ & VCC))
-- \INST_VGA|Add1~9\ = CARRY((\INST_VGA|Hcnt\(4) & !\INST_VGA|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Hcnt\(4),
	datad => VCC,
	cin => \INST_VGA|Add1~7\,
	combout => \INST_VGA|Add1~8_combout\,
	cout => \INST_VGA|Add1~9\);

-- Location: FF_X63_Y43_N19
\INST_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(4));

-- Location: LCCOMB_X63_Y43_N20
\INST_VGA|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~10_combout\ = (\INST_VGA|Hcnt\(5) & (!\INST_VGA|Add1~9\)) # (!\INST_VGA|Hcnt\(5) & ((\INST_VGA|Add1~9\) # (GND)))
-- \INST_VGA|Add1~11\ = CARRY((!\INST_VGA|Add1~9\) # (!\INST_VGA|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Hcnt\(5),
	datad => VCC,
	cin => \INST_VGA|Add1~9\,
	combout => \INST_VGA|Add1~10_combout\,
	cout => \INST_VGA|Add1~11\);

-- Location: LCCOMB_X63_Y43_N22
\INST_VGA|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~12_combout\ = (\INST_VGA|Hcnt\(6) & (\INST_VGA|Add1~11\ $ (GND))) # (!\INST_VGA|Hcnt\(6) & (!\INST_VGA|Add1~11\ & VCC))
-- \INST_VGA|Add1~13\ = CARRY((\INST_VGA|Hcnt\(6) & !\INST_VGA|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(6),
	datad => VCC,
	cin => \INST_VGA|Add1~11\,
	combout => \INST_VGA|Add1~12_combout\,
	cout => \INST_VGA|Add1~13\);

-- Location: FF_X63_Y43_N23
\INST_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(6));

-- Location: LCCOMB_X63_Y43_N24
\INST_VGA|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~14_combout\ = (\INST_VGA|Hcnt\(7) & (!\INST_VGA|Add1~13\)) # (!\INST_VGA|Hcnt\(7) & ((\INST_VGA|Add1~13\) # (GND)))
-- \INST_VGA|Add1~15\ = CARRY((!\INST_VGA|Add1~13\) # (!\INST_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Hcnt\(7),
	datad => VCC,
	cin => \INST_VGA|Add1~13\,
	combout => \INST_VGA|Add1~14_combout\,
	cout => \INST_VGA|Add1~15\);

-- Location: FF_X63_Y43_N25
\INST_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(7));

-- Location: LCCOMB_X63_Y43_N26
\INST_VGA|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~16_combout\ = (\INST_VGA|Hcnt\(8) & (\INST_VGA|Add1~15\ $ (GND))) # (!\INST_VGA|Hcnt\(8) & (!\INST_VGA|Add1~15\ & VCC))
-- \INST_VGA|Add1~17\ = CARRY((\INST_VGA|Hcnt\(8) & !\INST_VGA|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Hcnt\(8),
	datad => VCC,
	cin => \INST_VGA|Add1~15\,
	combout => \INST_VGA|Add1~16_combout\,
	cout => \INST_VGA|Add1~17\);

-- Location: LCCOMB_X63_Y43_N8
\INST_VGA|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Hcnt~0_combout\ = (!\INST_VGA|Equal0~2_combout\ & \INST_VGA|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Equal0~2_combout\,
	datac => \INST_VGA|Add1~16_combout\,
	combout => \INST_VGA|Hcnt~0_combout\);

-- Location: FF_X63_Y43_N9
\INST_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Hcnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(8));

-- Location: LCCOMB_X63_Y43_N28
\INST_VGA|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add1~18_combout\ = \INST_VGA|Add1~17\ $ (\INST_VGA|Hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_VGA|Hcnt\(9),
	cin => \INST_VGA|Add1~17\,
	combout => \INST_VGA|Add1~18_combout\);

-- Location: LCCOMB_X63_Y43_N6
\INST_VGA|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Hcnt~1_combout\ = (!\INST_VGA|Equal0~2_combout\ & \INST_VGA|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_VGA|Equal0~2_combout\,
	datad => \INST_VGA|Add1~18_combout\,
	combout => \INST_VGA|Hcnt~1_combout\);

-- Location: FF_X63_Y43_N7
\INST_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Hcnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(9));

-- Location: LCCOMB_X62_Y43_N8
\INST_VGA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Equal0~1_combout\ = (!\INST_VGA|Hcnt\(6) & (!\INST_VGA|Hcnt\(7) & (\INST_VGA|Hcnt\(8) & \INST_VGA|Hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(6),
	datab => \INST_VGA|Hcnt\(7),
	datac => \INST_VGA|Hcnt\(8),
	datad => \INST_VGA|Hcnt\(4),
	combout => \INST_VGA|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y43_N30
\INST_VGA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Equal0~0_combout\ = (\INST_VGA|Hcnt\(1) & (\INST_VGA|Hcnt\(3) & (\INST_VGA|Hcnt\(2) & \INST_VGA|Hcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(1),
	datab => \INST_VGA|Hcnt\(3),
	datac => \INST_VGA|Hcnt\(2),
	datad => \INST_VGA|Hcnt\(0),
	combout => \INST_VGA|Equal0~0_combout\);

-- Location: LCCOMB_X62_Y43_N26
\INST_VGA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Equal0~2_combout\ = (\INST_VGA|Hcnt\(9) & (\INST_VGA|Equal0~1_combout\ & (\INST_VGA|Equal0~0_combout\ & !\INST_VGA|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(9),
	datab => \INST_VGA|Equal0~1_combout\,
	datac => \INST_VGA|Equal0~0_combout\,
	datad => \INST_VGA|Hcnt\(5),
	combout => \INST_VGA|Equal0~2_combout\);

-- Location: LCCOMB_X63_Y43_N4
\INST_VGA|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Hcnt~2_combout\ = (!\INST_VGA|Equal0~2_combout\ & \INST_VGA|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_VGA|Equal0~2_combout\,
	datad => \INST_VGA|Add1~10_combout\,
	combout => \INST_VGA|Hcnt~2_combout\);

-- Location: FF_X63_Y43_N5
\INST_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Hcnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hcnt\(5));

-- Location: LCCOMB_X62_Y43_N30
\INST_VGA|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|process_1~0_combout\ = (\INST_VGA|Hcnt\(9) & (!\INST_VGA|Hcnt\(8) & \INST_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(9),
	datac => \INST_VGA|Hcnt\(8),
	datad => \INST_VGA|Hcnt\(7),
	combout => \INST_VGA|process_1~0_combout\);

-- Location: LCCOMB_X62_Y43_N0
\INST_VGA|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|process_1~1_combout\ = ((\INST_VGA|Hcnt\(5) & (\INST_VGA|Hcnt\(6) & \INST_VGA|Hcnt\(4))) # (!\INST_VGA|Hcnt\(5) & (!\INST_VGA|Hcnt\(6) & !\INST_VGA|Hcnt\(4)))) # (!\INST_VGA|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(5),
	datab => \INST_VGA|Hcnt\(6),
	datac => \INST_VGA|process_1~0_combout\,
	datad => \INST_VGA|Hcnt\(4),
	combout => \INST_VGA|process_1~1_combout\);

-- Location: FF_X62_Y43_N1
\INST_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Hsync~q\);

-- Location: LCCOMB_X61_Y43_N6
\INST_VGA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~0_combout\ = \INST_VGA|Vcnt\(0) $ (VCC)
-- \INST_VGA|Add0~1\ = CARRY(\INST_VGA|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(0),
	datad => VCC,
	combout => \INST_VGA|Add0~0_combout\,
	cout => \INST_VGA|Add0~1\);

-- Location: LCCOMB_X61_Y43_N2
\INST_VGA|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Equal1~1_combout\ = (!\INST_VGA|Vcnt\(5) & (!\INST_VGA|Vcnt\(7) & (!\INST_VGA|Vcnt\(4) & !\INST_VGA|Vcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(5),
	datab => \INST_VGA|Vcnt\(7),
	datac => \INST_VGA|Vcnt\(4),
	datad => \INST_VGA|Vcnt\(6),
	combout => \INST_VGA|Equal1~1_combout\);

-- Location: LCCOMB_X61_Y43_N20
\INST_VGA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~14_combout\ = (\INST_VGA|Vcnt\(7) & (!\INST_VGA|Add0~13\)) # (!\INST_VGA|Vcnt\(7) & ((\INST_VGA|Add0~13\) # (GND)))
-- \INST_VGA|Add0~15\ = CARRY((!\INST_VGA|Add0~13\) # (!\INST_VGA|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(7),
	datad => VCC,
	cin => \INST_VGA|Add0~13\,
	combout => \INST_VGA|Add0~14_combout\,
	cout => \INST_VGA|Add0~15\);

-- Location: LCCOMB_X61_Y43_N22
\INST_VGA|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~16_combout\ = (\INST_VGA|Vcnt\(8) & (\INST_VGA|Add0~15\ $ (GND))) # (!\INST_VGA|Vcnt\(8) & (!\INST_VGA|Add0~15\ & VCC))
-- \INST_VGA|Add0~17\ = CARRY((\INST_VGA|Vcnt\(8) & !\INST_VGA|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(8),
	datad => VCC,
	cin => \INST_VGA|Add0~15\,
	combout => \INST_VGA|Add0~16_combout\,
	cout => \INST_VGA|Add0~17\);

-- Location: FF_X61_Y43_N23
\INST_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add0~16_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(8));

-- Location: LCCOMB_X61_Y43_N24
\INST_VGA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~18_combout\ = \INST_VGA|Add0~17\ $ (!\INST_VGA|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \INST_VGA|Vcnt\(9),
	cin => \INST_VGA|Add0~17\,
	combout => \INST_VGA|Add0~18_combout\);

-- Location: LCCOMB_X61_Y43_N0
\INST_VGA|Vcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Vcnt~0_combout\ = (\INST_VGA|Equal1~2_combout\) # (!\INST_VGA|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Add0~18_combout\,
	datad => \INST_VGA|Equal1~2_combout\,
	combout => \INST_VGA|Vcnt~0_combout\);

-- Location: FF_X61_Y43_N1
\INST_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Vcnt~0_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(9));

-- Location: LCCOMB_X62_Y43_N18
\INST_VGA|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Equal1~0_combout\ = (!\INST_VGA|Vcnt\(1) & (\INST_VGA|Vcnt\(2) & (!\INST_VGA|Vcnt\(3) & !\INST_VGA|Vcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(1),
	datab => \INST_VGA|Vcnt\(2),
	datac => \INST_VGA|Vcnt\(3),
	datad => \INST_VGA|Vcnt\(0),
	combout => \INST_VGA|Equal1~0_combout\);

-- Location: LCCOMB_X62_Y43_N24
\INST_VGA|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Equal1~2_combout\ = (\INST_VGA|Equal1~1_combout\ & (!\INST_VGA|Vcnt\(8) & (!\INST_VGA|Vcnt\(9) & \INST_VGA|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Equal1~1_combout\,
	datab => \INST_VGA|Vcnt\(8),
	datac => \INST_VGA|Vcnt\(9),
	datad => \INST_VGA|Equal1~0_combout\,
	combout => \INST_VGA|Equal1~2_combout\);

-- Location: LCCOMB_X61_Y43_N28
\INST_VGA|Vcnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Vcnt~3_combout\ = (\INST_VGA|Add0~0_combout\ & !\INST_VGA|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Add0~0_combout\,
	datad => \INST_VGA|Equal1~2_combout\,
	combout => \INST_VGA|Vcnt~3_combout\);

-- Location: FF_X61_Y43_N29
\INST_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Vcnt~3_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(0));

-- Location: LCCOMB_X61_Y43_N8
\INST_VGA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~2_combout\ = (\INST_VGA|Vcnt\(1) & (!\INST_VGA|Add0~1\)) # (!\INST_VGA|Vcnt\(1) & ((\INST_VGA|Add0~1\) # (GND)))
-- \INST_VGA|Add0~3\ = CARRY((!\INST_VGA|Add0~1\) # (!\INST_VGA|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(1),
	datad => VCC,
	cin => \INST_VGA|Add0~1\,
	combout => \INST_VGA|Add0~2_combout\,
	cout => \INST_VGA|Add0~3\);

-- Location: FF_X61_Y43_N9
\INST_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add0~2_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(1));

-- Location: LCCOMB_X61_Y43_N10
\INST_VGA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~4_combout\ = (\INST_VGA|Vcnt\(2) & (\INST_VGA|Add0~3\ $ (GND))) # (!\INST_VGA|Vcnt\(2) & (!\INST_VGA|Add0~3\ & VCC))
-- \INST_VGA|Add0~5\ = CARRY((\INST_VGA|Vcnt\(2) & !\INST_VGA|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(2),
	datad => VCC,
	cin => \INST_VGA|Add0~3\,
	combout => \INST_VGA|Add0~4_combout\,
	cout => \INST_VGA|Add0~5\);

-- Location: LCCOMB_X61_Y43_N30
\INST_VGA|Vcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Vcnt~2_combout\ = (\INST_VGA|Add0~4_combout\ & !\INST_VGA|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Add0~4_combout\,
	datad => \INST_VGA|Equal1~2_combout\,
	combout => \INST_VGA|Vcnt~2_combout\);

-- Location: FF_X61_Y43_N31
\INST_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Vcnt~2_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(2));

-- Location: LCCOMB_X61_Y43_N12
\INST_VGA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~6_combout\ = (\INST_VGA|Vcnt\(3) & ((\INST_VGA|Add0~5\) # (GND))) # (!\INST_VGA|Vcnt\(3) & (!\INST_VGA|Add0~5\))
-- \INST_VGA|Add0~7\ = CARRY((\INST_VGA|Vcnt\(3)) # (!\INST_VGA|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(3),
	datad => VCC,
	cin => \INST_VGA|Add0~5\,
	combout => \INST_VGA|Add0~6_combout\,
	cout => \INST_VGA|Add0~7\);

-- Location: LCCOMB_X61_Y43_N4
\INST_VGA|Vcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Vcnt~1_combout\ = (\INST_VGA|Equal1~2_combout\) # (!\INST_VGA|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Add0~6_combout\,
	datad => \INST_VGA|Equal1~2_combout\,
	combout => \INST_VGA|Vcnt~1_combout\);

-- Location: FF_X61_Y43_N5
\INST_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Vcnt~1_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(3));

-- Location: LCCOMB_X61_Y43_N14
\INST_VGA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~8_combout\ = (\INST_VGA|Vcnt\(4) & (\INST_VGA|Add0~7\ $ (GND))) # (!\INST_VGA|Vcnt\(4) & (!\INST_VGA|Add0~7\ & VCC))
-- \INST_VGA|Add0~9\ = CARRY((\INST_VGA|Vcnt\(4) & !\INST_VGA|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(4),
	datad => VCC,
	cin => \INST_VGA|Add0~7\,
	combout => \INST_VGA|Add0~8_combout\,
	cout => \INST_VGA|Add0~9\);

-- Location: FF_X61_Y43_N15
\INST_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add0~8_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(4));

-- Location: LCCOMB_X61_Y43_N16
\INST_VGA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~10_combout\ = (\INST_VGA|Vcnt\(5) & (!\INST_VGA|Add0~9\)) # (!\INST_VGA|Vcnt\(5) & ((\INST_VGA|Add0~9\) # (GND)))
-- \INST_VGA|Add0~11\ = CARRY((!\INST_VGA|Add0~9\) # (!\INST_VGA|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(5),
	datad => VCC,
	cin => \INST_VGA|Add0~9\,
	combout => \INST_VGA|Add0~10_combout\,
	cout => \INST_VGA|Add0~11\);

-- Location: FF_X61_Y43_N17
\INST_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add0~10_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(5));

-- Location: LCCOMB_X61_Y43_N18
\INST_VGA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Add0~12_combout\ = (\INST_VGA|Vcnt\(6) & (\INST_VGA|Add0~11\ $ (GND))) # (!\INST_VGA|Vcnt\(6) & (!\INST_VGA|Add0~11\ & VCC))
-- \INST_VGA|Add0~13\ = CARRY((\INST_VGA|Vcnt\(6) & !\INST_VGA|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(6),
	datad => VCC,
	cin => \INST_VGA|Add0~11\,
	combout => \INST_VGA|Add0~12_combout\,
	cout => \INST_VGA|Add0~13\);

-- Location: FF_X61_Y43_N19
\INST_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add0~12_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(6));

-- Location: FF_X61_Y43_N21
\INST_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|Add0~14_combout\,
	ena => \INST_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vcnt\(7));

-- Location: LCCOMB_X61_Y43_N26
\INST_VGA|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|process_2~0_combout\ = (\INST_VGA|Vcnt\(7) & (\INST_VGA|Vcnt\(5) & \INST_VGA|Vcnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(7),
	datac => \INST_VGA|Vcnt\(5),
	datad => \INST_VGA|Vcnt\(6),
	combout => \INST_VGA|process_2~0_combout\);

-- Location: LCCOMB_X62_Y43_N16
\INST_VGA|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|process_2~1_combout\ = (\INST_VGA|Vcnt\(4)) # ((\INST_VGA|Vcnt\(2)) # ((\INST_VGA|Vcnt\(3)) # (!\INST_VGA|Vcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(4),
	datab => \INST_VGA|Vcnt\(2),
	datac => \INST_VGA|Vcnt\(3),
	datad => \INST_VGA|Vcnt\(1),
	combout => \INST_VGA|process_2~1_combout\);

-- Location: LCCOMB_X62_Y43_N14
\INST_VGA|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|process_2~2_combout\ = (((\INST_VGA|process_2~1_combout\) # (!\INST_VGA|Vcnt\(9))) # (!\INST_VGA|Vcnt\(8))) # (!\INST_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|process_2~0_combout\,
	datab => \INST_VGA|Vcnt\(8),
	datac => \INST_VGA|Vcnt\(9),
	datad => \INST_VGA|process_2~1_combout\,
	combout => \INST_VGA|process_2~2_combout\);

-- Location: FF_X62_Y43_N15
\INST_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|Vsync~q\);

-- Location: LCCOMB_X62_Y43_N6
\INST_VGA|activeArea~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|activeArea~0_combout\ = (((\INST_VGA|Vcnt\(3)) # (!\INST_VGA|Vcnt\(0))) # (!\INST_VGA|Vcnt\(2))) # (!\INST_VGA|Vcnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(1),
	datab => \INST_VGA|Vcnt\(2),
	datac => \INST_VGA|Vcnt\(3),
	datad => \INST_VGA|Vcnt\(0),
	combout => \INST_VGA|activeArea~0_combout\);

-- Location: LCCOMB_X62_Y43_N12
\INST_VGA|activeArea~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|activeArea~1_combout\ = ((!\INST_VGA|Vcnt\(4) & \INST_VGA|activeArea~0_combout\)) # (!\INST_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vcnt\(4),
	datac => \INST_VGA|process_2~0_combout\,
	datad => \INST_VGA|activeArea~0_combout\,
	combout => \INST_VGA|activeArea~1_combout\);

-- Location: LCCOMB_X62_Y43_N22
\INST_VGA|activeArea~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|activeArea~2_combout\ = (\INST_VGA|Equal1~2_combout\) # ((\INST_VGA|activeArea~1_combout\ & (!\INST_VGA|Vcnt\(8) & \INST_VGA|Vcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~1_combout\,
	datab => \INST_VGA|Vcnt\(8),
	datac => \INST_VGA|Vcnt\(9),
	datad => \INST_VGA|Equal1~2_combout\,
	combout => \INST_VGA|activeArea~2_combout\);

-- Location: LCCOMB_X62_Y43_N20
\INST_VGA|activeArea~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|activeArea~3_combout\ = (\INST_VGA|Hcnt\(9)) # (((!\INST_VGA|Hcnt\(5)) # (!\INST_VGA|Equal0~0_combout\)) # (!\INST_VGA|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(9),
	datab => \INST_VGA|Equal0~1_combout\,
	datac => \INST_VGA|Equal0~0_combout\,
	datad => \INST_VGA|Hcnt\(5),
	combout => \INST_VGA|activeArea~3_combout\);

-- Location: LCCOMB_X62_Y43_N28
\INST_VGA|activeArea~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|activeArea~4_combout\ = (\INST_VGA|activeArea~2_combout\ & ((\INST_VGA|Equal0~2_combout\) # ((\INST_VGA|activeArea~3_combout\ & \INST_VGA|activeArea~q\)))) # (!\INST_VGA|activeArea~2_combout\ & (\INST_VGA|activeArea~3_combout\ & 
-- (\INST_VGA|activeArea~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~2_combout\,
	datab => \INST_VGA|activeArea~3_combout\,
	datac => \INST_VGA|activeArea~q\,
	datad => \INST_VGA|Equal0~2_combout\,
	combout => \INST_VGA|activeArea~4_combout\);

-- Location: FF_X62_Y43_N29
\INST_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_VGA|activeArea~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_VGA|activeArea~q\);

-- Location: IOIBUF_X94_Y0_N8
\PICamPCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamPCLK,
	o => \PICamPCLK~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\PICamHREF~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamHREF,
	o => \PICamHREF~input_o\);

-- Location: LCCOMB_X73_Y20_N4
\INST_CAPTURE|SHREF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SHREF~feeder_combout\ = \PICamHREF~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PICamHREF~input_o\,
	combout => \INST_CAPTURE|SHREF~feeder_combout\);

-- Location: FF_X73_Y20_N5
\INST_CAPTURE|SHREF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	d => \INST_CAPTURE|SHREF~feeder_combout\,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SHREF~q\);

-- Location: LCCOMB_X75_Y20_N10
\INST_CAPTURE|SHREFPrev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SHREFPrev~feeder_combout\ = \INST_CAPTURE|SHREF~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CAPTURE|SHREF~q\,
	combout => \INST_CAPTURE|SHREFPrev~feeder_combout\);

-- Location: FF_X75_Y20_N11
\INST_CAPTURE|SHREFPrev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SHREFPrev~feeder_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SHREFPrev~q\);

-- Location: LCCOMB_X75_Y20_N28
\INST_CAPTURE|SLineCounter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SLineCounter~1_combout\ = \INST_CAPTURE|SLineCounter\(0) $ (((!\INST_CAPTURE|SHREFPrev~q\ & \INST_CAPTURE|SHREF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SHREFPrev~q\,
	datab => \INST_CAPTURE|SHREF~q\,
	datac => \INST_CAPTURE|SLineCounter\(0),
	combout => \INST_CAPTURE|SLineCounter~1_combout\);

-- Location: IOIBUF_X83_Y0_N1
\PICamVSYNC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamVSYNC,
	o => \PICamVSYNC~input_o\);

-- Location: FF_X73_Y20_N19
\INST_CAPTURE|SVSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	asdata => \PICamVSYNC~input_o\,
	sload => VCC,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SVSYNC~q\);

-- Location: FF_X75_Y20_N29
\INST_CAPTURE|SLineCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SLineCounter~1_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SLineCounter\(0));

-- Location: LCCOMB_X75_Y20_N26
\INST_CAPTURE|SLineCounter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SLineCounter~0_combout\ = \INST_CAPTURE|SLineCounter\(1) $ (((!\INST_CAPTURE|SHREFPrev~q\ & (\INST_CAPTURE|SHREF~q\ & \INST_CAPTURE|SLineCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SHREFPrev~q\,
	datab => \INST_CAPTURE|SHREF~q\,
	datac => \INST_CAPTURE|SLineCounter\(1),
	datad => \INST_CAPTURE|SLineCounter\(0),
	combout => \INST_CAPTURE|SLineCounter~0_combout\);

-- Location: FF_X75_Y20_N27
\INST_CAPTURE|SLineCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SLineCounter~0_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SLineCounter\(1));

-- Location: LCCOMB_X76_Y21_N16
\INST_CAPTURE|SRAMWriteAddr[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[0]~17_combout\ = (\INST_CAPTURE|SLineCounter\(1) & (\INST_CAPTURE|SRAMWriteAddr\(0) $ (VCC))) # (!\INST_CAPTURE|SLineCounter\(1) & (\INST_CAPTURE|SRAMWriteAddr\(0) & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[0]~18\ = CARRY((\INST_CAPTURE|SLineCounter\(1) & \INST_CAPTURE|SRAMWriteAddr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SLineCounter\(1),
	datab => \INST_CAPTURE|SRAMWriteAddr\(0),
	datad => VCC,
	combout => \INST_CAPTURE|SRAMWriteAddr[0]~17_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[0]~18\);

-- Location: LCCOMB_X72_Y20_N4
\INST_CAPTURE|SHRefCounter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SHRefCounter~3_combout\ = (\INST_CAPTURE|SHREF~q\ & (!\INST_CAPTURE|SVSYNC~q\ & !\INST_CAPTURE|SHRefCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SHREF~q\,
	datac => \INST_CAPTURE|SVSYNC~q\,
	datad => \INST_CAPTURE|SHRefCounter\(2),
	combout => \INST_CAPTURE|SHRefCounter~3_combout\);

-- Location: LCCOMB_X73_Y20_N22
\INST_CAPTURE|SHRefCounter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SHRefCounter[0]~1_combout\ = (\INST_CAPTURE|SHREF~q\) # (\INST_CAPTURE|SVSYNC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SHREF~q\,
	datac => \INST_CAPTURE|SVSYNC~q\,
	combout => \INST_CAPTURE|SHRefCounter[0]~1_combout\);

-- Location: FF_X72_Y20_N5
\INST_CAPTURE|SHRefCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SHRefCounter~3_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SHRefCounter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SHRefCounter\(0));

-- Location: LCCOMB_X72_Y20_N18
\INST_CAPTURE|SHRefCounter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SHRefCounter~2_combout\ = (!\INST_CAPTURE|SVSYNC~q\ & (!\INST_CAPTURE|SHRefCounter\(2) & \INST_CAPTURE|SHRefCounter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SVSYNC~q\,
	datab => \INST_CAPTURE|SHRefCounter\(2),
	datad => \INST_CAPTURE|SHRefCounter\(0),
	combout => \INST_CAPTURE|SHRefCounter~2_combout\);

-- Location: FF_X72_Y20_N19
\INST_CAPTURE|SHRefCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SHRefCounter~2_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SHRefCounter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SHRefCounter\(1));

-- Location: LCCOMB_X72_Y20_N16
\INST_CAPTURE|SHRefCounter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SHRefCounter~0_combout\ = (!\INST_CAPTURE|SVSYNC~q\ & (!\INST_CAPTURE|SHRefCounter\(2) & \INST_CAPTURE|SHRefCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SVSYNC~q\,
	datac => \INST_CAPTURE|SHRefCounter\(2),
	datad => \INST_CAPTURE|SHRefCounter\(1),
	combout => \INST_CAPTURE|SHRefCounter~0_combout\);

-- Location: FF_X72_Y20_N17
\INST_CAPTURE|SHRefCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SHRefCounter~0_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SHRefCounter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SHRefCounter\(2));

-- Location: LCCOMB_X73_Y20_N8
\INST_CAPTURE|SRAMWriteAddr[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\ = (\INST_CAPTURE|SVSYNC~q\) # ((\INST_CAPTURE|SHRefCounter\(2) & \INST_CAPTURE|SHREF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SHRefCounter\(2),
	datac => \INST_CAPTURE|SHREF~q\,
	datad => \INST_CAPTURE|SVSYNC~q\,
	combout => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\);

-- Location: FF_X76_Y21_N17
\INST_CAPTURE|SRAMWriteAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[0]~17_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(0));

-- Location: LCCOMB_X76_Y21_N18
\INST_CAPTURE|SRAMWriteAddr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[1]~19_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(1) & (!\INST_CAPTURE|SRAMWriteAddr[0]~18\)) # (!\INST_CAPTURE|SRAMWriteAddr\(1) & ((\INST_CAPTURE|SRAMWriteAddr[0]~18\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[1]~20\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[0]~18\) # (!\INST_CAPTURE|SRAMWriteAddr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(1),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[0]~18\,
	combout => \INST_CAPTURE|SRAMWriteAddr[1]~19_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[1]~20\);

-- Location: FF_X76_Y21_N19
\INST_CAPTURE|SRAMWriteAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[1]~19_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(1));

-- Location: LCCOMB_X76_Y21_N20
\INST_CAPTURE|SRAMWriteAddr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[2]~21_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(2) & (\INST_CAPTURE|SRAMWriteAddr[1]~20\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(2) & (!\INST_CAPTURE|SRAMWriteAddr[1]~20\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[2]~22\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(2) & !\INST_CAPTURE|SRAMWriteAddr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(2),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[1]~20\,
	combout => \INST_CAPTURE|SRAMWriteAddr[2]~21_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[2]~22\);

-- Location: FF_X76_Y21_N21
\INST_CAPTURE|SRAMWriteAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[2]~21_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(2));

-- Location: LCCOMB_X76_Y21_N22
\INST_CAPTURE|SRAMWriteAddr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[3]~23_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(3) & (!\INST_CAPTURE|SRAMWriteAddr[2]~22\)) # (!\INST_CAPTURE|SRAMWriteAddr\(3) & ((\INST_CAPTURE|SRAMWriteAddr[2]~22\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[3]~24\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[2]~22\) # (!\INST_CAPTURE|SRAMWriteAddr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(3),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[2]~22\,
	combout => \INST_CAPTURE|SRAMWriteAddr[3]~23_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[3]~24\);

-- Location: FF_X76_Y21_N23
\INST_CAPTURE|SRAMWriteAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[3]~23_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(3));

-- Location: LCCOMB_X76_Y21_N24
\INST_CAPTURE|SRAMWriteAddr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[4]~25_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(4) & (\INST_CAPTURE|SRAMWriteAddr[3]~24\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(4) & (!\INST_CAPTURE|SRAMWriteAddr[3]~24\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[4]~26\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(4) & !\INST_CAPTURE|SRAMWriteAddr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(4),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[3]~24\,
	combout => \INST_CAPTURE|SRAMWriteAddr[4]~25_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[4]~26\);

-- Location: FF_X76_Y21_N25
\INST_CAPTURE|SRAMWriteAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[4]~25_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(4));

-- Location: LCCOMB_X76_Y21_N26
\INST_CAPTURE|SRAMWriteAddr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[5]~27_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(5) & (!\INST_CAPTURE|SRAMWriteAddr[4]~26\)) # (!\INST_CAPTURE|SRAMWriteAddr\(5) & ((\INST_CAPTURE|SRAMWriteAddr[4]~26\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[5]~28\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[4]~26\) # (!\INST_CAPTURE|SRAMWriteAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(5),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[4]~26\,
	combout => \INST_CAPTURE|SRAMWriteAddr[5]~27_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[5]~28\);

-- Location: FF_X76_Y21_N27
\INST_CAPTURE|SRAMWriteAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[5]~27_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(5));

-- Location: LCCOMB_X76_Y21_N28
\INST_CAPTURE|SRAMWriteAddr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[6]~29_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(6) & (\INST_CAPTURE|SRAMWriteAddr[5]~28\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(6) & (!\INST_CAPTURE|SRAMWriteAddr[5]~28\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[6]~30\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(6) & !\INST_CAPTURE|SRAMWriteAddr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(6),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[5]~28\,
	combout => \INST_CAPTURE|SRAMWriteAddr[6]~29_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[6]~30\);

-- Location: FF_X76_Y21_N29
\INST_CAPTURE|SRAMWriteAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[6]~29_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(6));

-- Location: LCCOMB_X76_Y21_N30
\INST_CAPTURE|SRAMWriteAddr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[7]~31_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(7) & (!\INST_CAPTURE|SRAMWriteAddr[6]~30\)) # (!\INST_CAPTURE|SRAMWriteAddr\(7) & ((\INST_CAPTURE|SRAMWriteAddr[6]~30\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[7]~32\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[6]~30\) # (!\INST_CAPTURE|SRAMWriteAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(7),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[6]~30\,
	combout => \INST_CAPTURE|SRAMWriteAddr[7]~31_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[7]~32\);

-- Location: FF_X76_Y21_N31
\INST_CAPTURE|SRAMWriteAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[7]~31_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(7));

-- Location: LCCOMB_X76_Y20_N0
\INST_CAPTURE|SRAMWriteAddr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[8]~33_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(8) & (\INST_CAPTURE|SRAMWriteAddr[7]~32\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(8) & (!\INST_CAPTURE|SRAMWriteAddr[7]~32\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[8]~34\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(8) & !\INST_CAPTURE|SRAMWriteAddr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(8),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[7]~32\,
	combout => \INST_CAPTURE|SRAMWriteAddr[8]~33_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[8]~34\);

-- Location: FF_X76_Y20_N1
\INST_CAPTURE|SRAMWriteAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[8]~33_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(8));

-- Location: LCCOMB_X76_Y20_N2
\INST_CAPTURE|SRAMWriteAddr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[9]~35_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(9) & (!\INST_CAPTURE|SRAMWriteAddr[8]~34\)) # (!\INST_CAPTURE|SRAMWriteAddr\(9) & ((\INST_CAPTURE|SRAMWriteAddr[8]~34\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[9]~36\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[8]~34\) # (!\INST_CAPTURE|SRAMWriteAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(9),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[8]~34\,
	combout => \INST_CAPTURE|SRAMWriteAddr[9]~35_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[9]~36\);

-- Location: FF_X76_Y20_N3
\INST_CAPTURE|SRAMWriteAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[9]~35_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(9));

-- Location: LCCOMB_X76_Y20_N4
\INST_CAPTURE|SRAMWriteAddr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[10]~37_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(10) & (\INST_CAPTURE|SRAMWriteAddr[9]~36\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(10) & (!\INST_CAPTURE|SRAMWriteAddr[9]~36\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[10]~38\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(10) & !\INST_CAPTURE|SRAMWriteAddr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(10),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[9]~36\,
	combout => \INST_CAPTURE|SRAMWriteAddr[10]~37_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[10]~38\);

-- Location: FF_X76_Y20_N5
\INST_CAPTURE|SRAMWriteAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[10]~37_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(10));

-- Location: LCCOMB_X76_Y20_N6
\INST_CAPTURE|SRAMWriteAddr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[11]~39_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(11) & (!\INST_CAPTURE|SRAMWriteAddr[10]~38\)) # (!\INST_CAPTURE|SRAMWriteAddr\(11) & ((\INST_CAPTURE|SRAMWriteAddr[10]~38\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[11]~40\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[10]~38\) # (!\INST_CAPTURE|SRAMWriteAddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(11),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[10]~38\,
	combout => \INST_CAPTURE|SRAMWriteAddr[11]~39_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[11]~40\);

-- Location: FF_X76_Y20_N7
\INST_CAPTURE|SRAMWriteAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[11]~39_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(11));

-- Location: LCCOMB_X76_Y20_N8
\INST_CAPTURE|SRAMWriteAddr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[12]~41_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(12) & (\INST_CAPTURE|SRAMWriteAddr[11]~40\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(12) & (!\INST_CAPTURE|SRAMWriteAddr[11]~40\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[12]~42\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(12) & !\INST_CAPTURE|SRAMWriteAddr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(12),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[11]~40\,
	combout => \INST_CAPTURE|SRAMWriteAddr[12]~41_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[12]~42\);

-- Location: FF_X76_Y20_N9
\INST_CAPTURE|SRAMWriteAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[12]~41_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(12));

-- Location: LCCOMB_X76_Y20_N10
\INST_CAPTURE|SRAMWriteAddr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[13]~43_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(13) & (!\INST_CAPTURE|SRAMWriteAddr[12]~42\)) # (!\INST_CAPTURE|SRAMWriteAddr\(13) & ((\INST_CAPTURE|SRAMWriteAddr[12]~42\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[13]~44\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[12]~42\) # (!\INST_CAPTURE|SRAMWriteAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(13),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[12]~42\,
	combout => \INST_CAPTURE|SRAMWriteAddr[13]~43_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[13]~44\);

-- Location: FF_X76_Y20_N11
\INST_CAPTURE|SRAMWriteAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[13]~43_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(13));

-- Location: LCCOMB_X76_Y20_N12
\INST_CAPTURE|SRAMWriteAddr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[14]~45_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr[13]~44\ $ (GND))) # (!\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr[13]~44\ & VCC))
-- \INST_CAPTURE|SRAMWriteAddr[14]~46\ = CARRY((\INST_CAPTURE|SRAMWriteAddr\(14) & !\INST_CAPTURE|SRAMWriteAddr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[13]~44\,
	combout => \INST_CAPTURE|SRAMWriteAddr[14]~45_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[14]~46\);

-- Location: FF_X76_Y20_N13
\INST_CAPTURE|SRAMWriteAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[14]~45_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(14));

-- Location: LCCOMB_X76_Y20_N14
\INST_CAPTURE|SRAMWriteAddr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[15]~47_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(15) & (!\INST_CAPTURE|SRAMWriteAddr[14]~46\)) # (!\INST_CAPTURE|SRAMWriteAddr\(15) & ((\INST_CAPTURE|SRAMWriteAddr[14]~46\) # (GND)))
-- \INST_CAPTURE|SRAMWriteAddr[15]~48\ = CARRY((!\INST_CAPTURE|SRAMWriteAddr[14]~46\) # (!\INST_CAPTURE|SRAMWriteAddr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => VCC,
	cin => \INST_CAPTURE|SRAMWriteAddr[14]~46\,
	combout => \INST_CAPTURE|SRAMWriteAddr[15]~47_combout\,
	cout => \INST_CAPTURE|SRAMWriteAddr[15]~48\);

-- Location: FF_X76_Y20_N15
\INST_CAPTURE|SRAMWriteAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[15]~47_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(15));

-- Location: LCCOMB_X75_Y20_N16
\INST_CAPTURE|SWriteEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SWriteEnable~0_combout\ = (\INST_CAPTURE|SHREF~q\ & (\INST_CAPTURE|SLineCounter\(1) & \INST_CAPTURE|SHRefCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SHREF~q\,
	datac => \INST_CAPTURE|SLineCounter\(1),
	datad => \INST_CAPTURE|SHRefCounter\(2),
	combout => \INST_CAPTURE|SWriteEnable~0_combout\);

-- Location: FF_X75_Y20_N17
\INST_CAPTURE|SWriteEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SWriteEnable~0_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SWriteEnable~q\);

-- Location: LCCOMB_X76_Y20_N16
\INST_CAPTURE|SRAMWriteAddr[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SRAMWriteAddr[16]~49_combout\ = \INST_CAPTURE|SRAMWriteAddr\(16) $ (!\INST_CAPTURE|SRAMWriteAddr[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(16),
	cin => \INST_CAPTURE|SRAMWriteAddr[15]~48\,
	combout => \INST_CAPTURE|SRAMWriteAddr[16]~49_combout\);

-- Location: FF_X76_Y20_N17
\INST_CAPTURE|SRAMWriteAddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SRAMWriteAddr[16]~49_combout\,
	clrn => \PIReset~input_o\,
	sclr => \INST_CAPTURE|SVSYNC~q\,
	ena => \INST_CAPTURE|SRAMWriteAddr[2]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SRAMWriteAddr\(16));

-- Location: LCCOMB_X76_Y20_N20
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(13) & (\INST_CAPTURE|SWriteEnable~q\ & !\INST_CAPTURE|SRAMWriteAddr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(13),
	datac => \INST_CAPTURE|SWriteEnable~q\,
	datad => \INST_CAPTURE|SRAMWriteAddr\(16),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X76_Y20_N30
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LCCOMB_X73_Y22_N16
\INST_READER|SRAMReadAddr[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[0]~17_combout\ = \INST_READER|SRAMReadAddr\(0) $ (VCC)
-- \INST_READER|SRAMReadAddr[0]~18\ = CARRY(\INST_READER|SRAMReadAddr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(0),
	datad => VCC,
	combout => \INST_READER|SRAMReadAddr[0]~17_combout\,
	cout => \INST_READER|SRAMReadAddr[0]~18\);

-- Location: LCCOMB_X73_Y21_N22
\INST_READER|SRAMReadAddr[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[16]~51_combout\ = ((!\INST_READER|SRAMReadAddr\(12) & ((!\INST_READER|SRAMReadAddr\(10)) # (!\INST_READER|SRAMReadAddr\(11))))) # (!\INST_READER|SRAMReadAddr\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(11),
	datab => \INST_READER|SRAMReadAddr\(10),
	datac => \INST_READER|SRAMReadAddr\(12),
	datad => \INST_READER|SRAMReadAddr\(13),
	combout => \INST_READER|SRAMReadAddr[16]~51_combout\);

-- Location: LCCOMB_X73_Y21_N12
\INST_READER|SRAMReadAddr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[14]~45_combout\ = (\INST_READER|SRAMReadAddr\(14) & (\INST_READER|SRAMReadAddr[13]~44\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(14) & (!\INST_READER|SRAMReadAddr[13]~44\ & VCC))
-- \INST_READER|SRAMReadAddr[14]~46\ = CARRY((\INST_READER|SRAMReadAddr\(14) & !\INST_READER|SRAMReadAddr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(14),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[13]~44\,
	combout => \INST_READER|SRAMReadAddr[14]~45_combout\,
	cout => \INST_READER|SRAMReadAddr[14]~46\);

-- Location: LCCOMB_X73_Y21_N14
\INST_READER|SRAMReadAddr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[15]~47_combout\ = (\INST_READER|SRAMReadAddr\(15) & (!\INST_READER|SRAMReadAddr[14]~46\)) # (!\INST_READER|SRAMReadAddr\(15) & ((\INST_READER|SRAMReadAddr[14]~46\) # (GND)))
-- \INST_READER|SRAMReadAddr[15]~48\ = CARRY((!\INST_READER|SRAMReadAddr[14]~46\) # (!\INST_READER|SRAMReadAddr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(15),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[14]~46\,
	combout => \INST_READER|SRAMReadAddr[15]~47_combout\,
	cout => \INST_READER|SRAMReadAddr[15]~48\);

-- Location: FF_X73_Y21_N15
\INST_READER|SRAMReadAddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[15]~47_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(15));

-- Location: LCCOMB_X73_Y21_N16
\INST_READER|SRAMReadAddr[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[16]~49_combout\ = \INST_READER|SRAMReadAddr\(16) $ (!\INST_READER|SRAMReadAddr[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(16),
	cin => \INST_READER|SRAMReadAddr[15]~48\,
	combout => \INST_READER|SRAMReadAddr[16]~49_combout\);

-- Location: FF_X73_Y21_N17
\INST_READER|SRAMReadAddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[16]~49_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(16));

-- Location: LCCOMB_X73_Y21_N20
\INST_READER|SRAMReadAddr[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[16]~52_combout\ = ((\INST_READER|SRAMReadAddr[16]~51_combout\ & (!\INST_READER|SRAMReadAddr\(15) & !\INST_READER|SRAMReadAddr\(14)))) # (!\INST_READER|SRAMReadAddr\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr[16]~51_combout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_READER|SRAMReadAddr\(15),
	datad => \INST_READER|SRAMReadAddr\(14),
	combout => \INST_READER|SRAMReadAddr[16]~52_combout\);

-- Location: LCCOMB_X73_Y21_N18
\INST_READER|SRAMReadAddr[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[16]~53_combout\ = (\PIReset~input_o\ & (((\INST_VGA|activeArea~q\ & \INST_READER|SRAMReadAddr[16]~52_combout\)) # (!\INST_VGA|Vsync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Vsync~q\,
	datab => \INST_VGA|activeArea~q\,
	datac => \PIReset~input_o\,
	datad => \INST_READER|SRAMReadAddr[16]~52_combout\,
	combout => \INST_READER|SRAMReadAddr[16]~53_combout\);

-- Location: FF_X73_Y22_N17
\INST_READER|SRAMReadAddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[0]~17_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(0));

-- Location: LCCOMB_X73_Y22_N18
\INST_READER|SRAMReadAddr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[1]~19_combout\ = (\INST_READER|SRAMReadAddr\(1) & (!\INST_READER|SRAMReadAddr[0]~18\)) # (!\INST_READER|SRAMReadAddr\(1) & ((\INST_READER|SRAMReadAddr[0]~18\) # (GND)))
-- \INST_READER|SRAMReadAddr[1]~20\ = CARRY((!\INST_READER|SRAMReadAddr[0]~18\) # (!\INST_READER|SRAMReadAddr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(1),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[0]~18\,
	combout => \INST_READER|SRAMReadAddr[1]~19_combout\,
	cout => \INST_READER|SRAMReadAddr[1]~20\);

-- Location: FF_X73_Y22_N19
\INST_READER|SRAMReadAddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[1]~19_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(1));

-- Location: LCCOMB_X73_Y22_N20
\INST_READER|SRAMReadAddr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[2]~21_combout\ = (\INST_READER|SRAMReadAddr\(2) & (\INST_READER|SRAMReadAddr[1]~20\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(2) & (!\INST_READER|SRAMReadAddr[1]~20\ & VCC))
-- \INST_READER|SRAMReadAddr[2]~22\ = CARRY((\INST_READER|SRAMReadAddr\(2) & !\INST_READER|SRAMReadAddr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(2),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[1]~20\,
	combout => \INST_READER|SRAMReadAddr[2]~21_combout\,
	cout => \INST_READER|SRAMReadAddr[2]~22\);

-- Location: FF_X73_Y22_N21
\INST_READER|SRAMReadAddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[2]~21_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(2));

-- Location: LCCOMB_X73_Y22_N22
\INST_READER|SRAMReadAddr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[3]~23_combout\ = (\INST_READER|SRAMReadAddr\(3) & (!\INST_READER|SRAMReadAddr[2]~22\)) # (!\INST_READER|SRAMReadAddr\(3) & ((\INST_READER|SRAMReadAddr[2]~22\) # (GND)))
-- \INST_READER|SRAMReadAddr[3]~24\ = CARRY((!\INST_READER|SRAMReadAddr[2]~22\) # (!\INST_READER|SRAMReadAddr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(3),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[2]~22\,
	combout => \INST_READER|SRAMReadAddr[3]~23_combout\,
	cout => \INST_READER|SRAMReadAddr[3]~24\);

-- Location: FF_X73_Y22_N23
\INST_READER|SRAMReadAddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[3]~23_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(3));

-- Location: LCCOMB_X73_Y22_N24
\INST_READER|SRAMReadAddr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[4]~25_combout\ = (\INST_READER|SRAMReadAddr\(4) & (\INST_READER|SRAMReadAddr[3]~24\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(4) & (!\INST_READER|SRAMReadAddr[3]~24\ & VCC))
-- \INST_READER|SRAMReadAddr[4]~26\ = CARRY((\INST_READER|SRAMReadAddr\(4) & !\INST_READER|SRAMReadAddr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(4),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[3]~24\,
	combout => \INST_READER|SRAMReadAddr[4]~25_combout\,
	cout => \INST_READER|SRAMReadAddr[4]~26\);

-- Location: FF_X73_Y22_N25
\INST_READER|SRAMReadAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[4]~25_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(4));

-- Location: LCCOMB_X73_Y22_N26
\INST_READER|SRAMReadAddr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[5]~27_combout\ = (\INST_READER|SRAMReadAddr\(5) & (!\INST_READER|SRAMReadAddr[4]~26\)) # (!\INST_READER|SRAMReadAddr\(5) & ((\INST_READER|SRAMReadAddr[4]~26\) # (GND)))
-- \INST_READER|SRAMReadAddr[5]~28\ = CARRY((!\INST_READER|SRAMReadAddr[4]~26\) # (!\INST_READER|SRAMReadAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(5),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[4]~26\,
	combout => \INST_READER|SRAMReadAddr[5]~27_combout\,
	cout => \INST_READER|SRAMReadAddr[5]~28\);

-- Location: FF_X73_Y22_N27
\INST_READER|SRAMReadAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[5]~27_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(5));

-- Location: LCCOMB_X73_Y22_N28
\INST_READER|SRAMReadAddr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[6]~29_combout\ = (\INST_READER|SRAMReadAddr\(6) & (\INST_READER|SRAMReadAddr[5]~28\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(6) & (!\INST_READER|SRAMReadAddr[5]~28\ & VCC))
-- \INST_READER|SRAMReadAddr[6]~30\ = CARRY((\INST_READER|SRAMReadAddr\(6) & !\INST_READER|SRAMReadAddr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(6),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[5]~28\,
	combout => \INST_READER|SRAMReadAddr[6]~29_combout\,
	cout => \INST_READER|SRAMReadAddr[6]~30\);

-- Location: FF_X73_Y22_N29
\INST_READER|SRAMReadAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[6]~29_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(6));

-- Location: LCCOMB_X73_Y22_N30
\INST_READER|SRAMReadAddr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[7]~31_combout\ = (\INST_READER|SRAMReadAddr\(7) & (!\INST_READER|SRAMReadAddr[6]~30\)) # (!\INST_READER|SRAMReadAddr\(7) & ((\INST_READER|SRAMReadAddr[6]~30\) # (GND)))
-- \INST_READER|SRAMReadAddr[7]~32\ = CARRY((!\INST_READER|SRAMReadAddr[6]~30\) # (!\INST_READER|SRAMReadAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(7),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[6]~30\,
	combout => \INST_READER|SRAMReadAddr[7]~31_combout\,
	cout => \INST_READER|SRAMReadAddr[7]~32\);

-- Location: FF_X73_Y22_N31
\INST_READER|SRAMReadAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[7]~31_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(7));

-- Location: LCCOMB_X73_Y21_N0
\INST_READER|SRAMReadAddr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[8]~33_combout\ = (\INST_READER|SRAMReadAddr\(8) & (\INST_READER|SRAMReadAddr[7]~32\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(8) & (!\INST_READER|SRAMReadAddr[7]~32\ & VCC))
-- \INST_READER|SRAMReadAddr[8]~34\ = CARRY((\INST_READER|SRAMReadAddr\(8) & !\INST_READER|SRAMReadAddr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(8),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[7]~32\,
	combout => \INST_READER|SRAMReadAddr[8]~33_combout\,
	cout => \INST_READER|SRAMReadAddr[8]~34\);

-- Location: FF_X73_Y21_N1
\INST_READER|SRAMReadAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[8]~33_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(8));

-- Location: LCCOMB_X73_Y21_N2
\INST_READER|SRAMReadAddr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[9]~35_combout\ = (\INST_READER|SRAMReadAddr\(9) & (!\INST_READER|SRAMReadAddr[8]~34\)) # (!\INST_READER|SRAMReadAddr\(9) & ((\INST_READER|SRAMReadAddr[8]~34\) # (GND)))
-- \INST_READER|SRAMReadAddr[9]~36\ = CARRY((!\INST_READER|SRAMReadAddr[8]~34\) # (!\INST_READER|SRAMReadAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(9),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[8]~34\,
	combout => \INST_READER|SRAMReadAddr[9]~35_combout\,
	cout => \INST_READER|SRAMReadAddr[9]~36\);

-- Location: FF_X73_Y21_N3
\INST_READER|SRAMReadAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[9]~35_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(9));

-- Location: LCCOMB_X73_Y21_N4
\INST_READER|SRAMReadAddr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[10]~37_combout\ = (\INST_READER|SRAMReadAddr\(10) & (\INST_READER|SRAMReadAddr[9]~36\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(10) & (!\INST_READER|SRAMReadAddr[9]~36\ & VCC))
-- \INST_READER|SRAMReadAddr[10]~38\ = CARRY((\INST_READER|SRAMReadAddr\(10) & !\INST_READER|SRAMReadAddr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(10),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[9]~36\,
	combout => \INST_READER|SRAMReadAddr[10]~37_combout\,
	cout => \INST_READER|SRAMReadAddr[10]~38\);

-- Location: FF_X73_Y21_N5
\INST_READER|SRAMReadAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[10]~37_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(10));

-- Location: LCCOMB_X73_Y21_N6
\INST_READER|SRAMReadAddr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[11]~39_combout\ = (\INST_READER|SRAMReadAddr\(11) & (!\INST_READER|SRAMReadAddr[10]~38\)) # (!\INST_READER|SRAMReadAddr\(11) & ((\INST_READER|SRAMReadAddr[10]~38\) # (GND)))
-- \INST_READER|SRAMReadAddr[11]~40\ = CARRY((!\INST_READER|SRAMReadAddr[10]~38\) # (!\INST_READER|SRAMReadAddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(11),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[10]~38\,
	combout => \INST_READER|SRAMReadAddr[11]~39_combout\,
	cout => \INST_READER|SRAMReadAddr[11]~40\);

-- Location: FF_X73_Y21_N7
\INST_READER|SRAMReadAddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[11]~39_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(11));

-- Location: LCCOMB_X73_Y21_N8
\INST_READER|SRAMReadAddr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[12]~41_combout\ = (\INST_READER|SRAMReadAddr\(12) & (\INST_READER|SRAMReadAddr[11]~40\ $ (GND))) # (!\INST_READER|SRAMReadAddr\(12) & (!\INST_READER|SRAMReadAddr[11]~40\ & VCC))
-- \INST_READER|SRAMReadAddr[12]~42\ = CARRY((\INST_READER|SRAMReadAddr\(12) & !\INST_READER|SRAMReadAddr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INST_READER|SRAMReadAddr\(12),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[11]~40\,
	combout => \INST_READER|SRAMReadAddr[12]~41_combout\,
	cout => \INST_READER|SRAMReadAddr[12]~42\);

-- Location: FF_X73_Y21_N9
\INST_READER|SRAMReadAddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[12]~41_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(12));

-- Location: LCCOMB_X73_Y21_N10
\INST_READER|SRAMReadAddr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|SRAMReadAddr[13]~43_combout\ = (\INST_READER|SRAMReadAddr\(13) & (!\INST_READER|SRAMReadAddr[12]~42\)) # (!\INST_READER|SRAMReadAddr\(13) & ((\INST_READER|SRAMReadAddr[12]~42\) # (GND)))
-- \INST_READER|SRAMReadAddr[13]~44\ = CARRY((!\INST_READER|SRAMReadAddr[12]~42\) # (!\INST_READER|SRAMReadAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(13),
	datad => VCC,
	cin => \INST_READER|SRAMReadAddr[12]~42\,
	combout => \INST_READER|SRAMReadAddr[13]~43_combout\,
	cout => \INST_READER|SRAMReadAddr[13]~44\);

-- Location: FF_X73_Y21_N11
\INST_READER|SRAMReadAddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[13]~43_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(13));

-- Location: FF_X73_Y21_N13
\INST_READER|SRAMReadAddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_READER|SRAMReadAddr[14]~45_combout\,
	sclr => \INST_VGA|ALT_INV_Vsync~q\,
	ena => \INST_READER|SRAMReadAddr[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_READER|SRAMReadAddr\(14));

-- Location: LCCOMB_X73_Y21_N30
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = (\INST_READER|SRAMReadAddr\(14) & (\INST_READER|SRAMReadAddr\(15) & \INST_READER|SRAMReadAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(14),
	datac => \INST_READER|SRAMReadAddr\(15),
	datad => \INST_READER|SRAMReadAddr\(13),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: IOIBUF_X96_Y0_N22
\PICamData[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(4),
	o => \PICamData[4]~input_o\);

-- Location: FF_X73_Y20_N21
\INST_CAPTURE|SData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	asdata => \PICamData[4]~input_o\,
	sload => VCC,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(4));

-- Location: LCCOMB_X74_Y20_N22
\INST_CAPTURE|SDataRegister[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[4]~feeder_combout\ = \INST_CAPTURE|SData\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SData\(4),
	combout => \INST_CAPTURE|SDataRegister[4]~feeder_combout\);

-- Location: LCCOMB_X73_Y20_N14
\INST_CAPTURE|SDataRegister[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[10]~0_combout\ = (\INST_CAPTURE|SHREF~q\ & !\INST_CAPTURE|SVSYNC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SHREF~q\,
	datac => \INST_CAPTURE|SVSYNC~q\,
	combout => \INST_CAPTURE|SDataRegister[10]~0_combout\);

-- Location: FF_X74_Y20_N23
\INST_CAPTURE|SDataRegister[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[4]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(4));

-- Location: FF_X74_Y20_N13
\INST_CAPTURE|SDataRegister[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	asdata => \INST_CAPTURE|SDataRegister\(4),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(12));

-- Location: M9K_X64_Y25_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y20_N18
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (!\INST_CAPTURE|SRAMWriteAddr\(13) & (\INST_CAPTURE|SWriteEnable~q\ & !\INST_CAPTURE|SRAMWriteAddr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(13),
	datac => \INST_CAPTURE|SWriteEnable~q\,
	datad => \INST_CAPTURE|SRAMWriteAddr\(16),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X77_Y20_N4
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datab => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LCCOMB_X77_Y21_N20
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = (!\INST_READER|SRAMReadAddr\(13) & (\INST_READER|SRAMReadAddr\(15) & \INST_READER|SRAMReadAddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(13),
	datab => \INST_READER|SRAMReadAddr\(15),
	datac => \INST_READER|SRAMReadAddr\(14),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: M9K_X64_Y21_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N26
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LCCOMB_X73_Y21_N26
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = (!\INST_READER|SRAMReadAddr\(14) & (\INST_READER|SRAMReadAddr\(15) & \INST_READER|SRAMReadAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(14),
	datac => \INST_READER|SRAMReadAddr\(15),
	datad => \INST_READER|SRAMReadAddr\(13),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M9K_X51_Y9_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N14
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \INST_READER|SRAMReadAddr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_READER|SRAMReadAddr\(13),
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X77_Y21_N15
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X77_Y20_N20
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datab => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LCCOMB_X73_Y21_N24
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = (!\INST_READER|SRAMReadAddr\(14) & (\INST_READER|SRAMReadAddr\(15) & !\INST_READER|SRAMReadAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(14),
	datac => \INST_READER|SRAMReadAddr\(15),
	datad => \INST_READER|SRAMReadAddr\(13),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M9K_X64_Y16_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: FF_X77_Y21_N13
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \INST_READER|SRAMReadAddr\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X63_Y20_N8
\INST_READER|PORed[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~0_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|PORed[0]~0_combout\);

-- Location: LCCOMB_X63_Y20_N22
\INST_READER|PORed[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~1_combout\ = (\INST_READER|PORed[0]~0_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92~portbdataout\) # ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_READER|PORed[0]~0_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datac => \INST_READER|PORed[0]~0_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|PORed[0]~1_combout\);

-- Location: LCCOMB_X76_Y20_N24
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(13) & (\INST_CAPTURE|SWriteEnable~q\ & \INST_CAPTURE|SRAMWriteAddr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(13),
	datac => \INST_CAPTURE|SWriteEnable~q\,
	datad => \INST_CAPTURE|SRAMWriteAddr\(16),
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X77_Y20_N8
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M9K_X64_Y23_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y20_N28
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ = (\INST_CAPTURE|SRAMWriteAddr\(16) & (\INST_CAPTURE|SWriteEnable~q\ & !\INST_CAPTURE|SRAMWriteAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_CAPTURE|SRAMWriteAddr\(16),
	datac => \INST_CAPTURE|SWriteEnable~q\,
	datad => \INST_CAPTURE|SRAMWriteAddr\(13),
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\);

-- Location: LCCOMB_X77_Y20_N14
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M9K_X37_Y23_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N28
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M9K_X37_Y12_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N26
\INST_READER|PORed[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~7_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) # 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|PORed[0]~7_combout\);

-- Location: LCCOMB_X77_Y20_N10
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ & (\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_CAPTURE|SRAMWriteAddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_CAPTURE|SRAMWriteAddr\(14),
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M9K_X64_Y24_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N24
\INST_READER|PORed[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~8_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|PORed[0]~7_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)) # 
-- (!\INST_READER|PORed[0]~7_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\INST_READER|PORed[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datac => \INST_READER|PORed[0]~7_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	combout => \INST_READER|PORed[0]~8_combout\);

-- Location: FF_X77_Y21_N9
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \INST_READER|SRAMReadAddr\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X76_Y20_N26
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LCCOMB_X77_Y21_N18
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = (\INST_READER|SRAMReadAddr\(13) & (!\INST_READER|SRAMReadAddr\(15) & !\INST_READER|SRAMReadAddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(13),
	datab => \INST_READER|SRAMReadAddr\(15),
	datac => \INST_READER|SRAMReadAddr\(14),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: M9K_X64_Y19_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N30
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LCCOMB_X73_Y21_N28
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = (\INST_READER|SRAMReadAddr\(14) & (!\INST_READER|SRAMReadAddr\(15) & \INST_READER|SRAMReadAddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(14),
	datac => \INST_READER|SRAMReadAddr\(15),
	datad => \INST_READER|SRAMReadAddr\(13),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: M9K_X37_Y13_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N18
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_CAPTURE|SRAMWriteAddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_CAPTURE|SRAMWriteAddr\(14),
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LCCOMB_X77_Y21_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = (!\INST_READER|SRAMReadAddr\(13) & (!\INST_READER|SRAMReadAddr\(15) & \INST_READER|SRAMReadAddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(13),
	datab => \INST_READER|SRAMReadAddr\(15),
	datac => \INST_READER|SRAMReadAddr\(14),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M9K_X64_Y20_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N12
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LCCOMB_X77_Y21_N30
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = (!\INST_READER|SRAMReadAddr\(13) & (!\INST_READER|SRAMReadAddr\(15) & !\INST_READER|SRAMReadAddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(13),
	datab => \INST_READER|SRAMReadAddr\(15),
	datac => \INST_READER|SRAMReadAddr\(14),
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M9K_X64_Y9_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N20
\INST_READER|PORed[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~2_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|PORed[0]~2_combout\);

-- Location: LCCOMB_X63_Y20_N10
\INST_READER|PORed[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~3_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|PORed[0]~2_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) # 
-- (!\INST_READER|PORed[0]~2_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\INST_READER|PORed[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_READER|PORed[0]~2_combout\,
	combout => \INST_READER|PORed[0]~3_combout\);

-- Location: LCCOMB_X77_Y20_N16
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M9K_X64_Y15_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N6
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datab => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M9K_X64_Y17_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N24
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datab => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M9K_X64_Y12_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N0
\INST_READER|PORed[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~4_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	combout => \INST_READER|PORed[0]~4_combout\);

-- Location: LCCOMB_X76_Y20_N22
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (\INST_CAPTURE|SRAMWriteAddr\(14) & (!\INST_CAPTURE|SRAMWriteAddr\(15) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CAPTURE|SRAMWriteAddr\(14),
	datac => \INST_CAPTURE|SRAMWriteAddr\(15),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M9K_X64_Y13_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N18
\INST_READER|PORed[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~5_combout\ = (\INST_READER|PORed[0]~4_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44~portbdataout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_READER|PORed[0]~4_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datab => \INST_READER|PORed[0]~4_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	combout => \INST_READER|PORed[0]~5_combout\);

-- Location: LCCOMB_X63_Y20_N28
\INST_READER|PORed[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~6_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_READER|PORed[0]~3_combout\)) # (!\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|PORed[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[0]~3_combout\,
	datab => \INST_READER|PORed[0]~5_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|PORed[0]~6_combout\);

-- Location: LCCOMB_X63_Y20_N2
\INST_READER|PORed[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~9_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|PORed[0]~6_combout\ & ((\INST_READER|PORed[0]~8_combout\))) # (!\INST_READER|PORed[0]~6_combout\ & 
-- (\INST_READER|PORed[0]~1_combout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|PORed[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[0]~1_combout\,
	datab => \INST_READER|PORed[0]~8_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|PORed[0]~6_combout\,
	combout => \INST_READER|PORed[0]~9_combout\);

-- Location: LCCOMB_X62_Y24_N0
\INST_READER|PORed[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[0]~10_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|PORed[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_VGA|activeArea~q\,
	datad => \INST_READER|PORed[0]~9_combout\,
	combout => \INST_READER|PORed[0]~10_combout\);

-- Location: IOIBUF_X109_Y0_N8
\PICamData[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(5),
	o => \PICamData[5]~input_o\);

-- Location: FF_X73_Y20_N29
\INST_CAPTURE|SData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	asdata => \PICamData[5]~input_o\,
	sload => VCC,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(5));

-- Location: LCCOMB_X74_Y20_N16
\INST_CAPTURE|SDataRegister[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[5]~feeder_combout\ = \INST_CAPTURE|SData\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SData\(5),
	combout => \INST_CAPTURE|SDataRegister[5]~feeder_combout\);

-- Location: FF_X74_Y20_N17
\INST_CAPTURE|SDataRegister[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[5]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(5));

-- Location: LCCOMB_X74_Y20_N14
\INST_CAPTURE|SDataRegister[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[13]~feeder_combout\ = \INST_CAPTURE|SDataRegister\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SDataRegister\(5),
	combout => \INST_CAPTURE|SDataRegister[13]~feeder_combout\);

-- Location: FF_X74_Y20_N15
\INST_CAPTURE|SDataRegister[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[13]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(13));

-- Location: M9K_X104_Y19_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y17_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N20
\INST_READER|PORed[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~13_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81~portbdataout\) # ((\INST_READER|SRAMReadAddr\(16))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\INST_READER|SRAMReadAddr\(16) & \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	combout => \INST_READER|PORed[1]~13_combout\);

-- Location: M9K_X104_Y24_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N6
\INST_READER|PORed[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~14_combout\ = (\INST_READER|PORed[1]~13_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81~portbdataout\) # (!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|PORed[1]~13_combout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & (\INST_READER|SRAMReadAddr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datab => \INST_READER|PORed[1]~13_combout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	combout => \INST_READER|PORed[1]~14_combout\);

-- Location: M9K_X104_Y16_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y11_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N16
\INST_READER|PORed[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~15_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \INST_READER|PORed[1]~15_combout\);

-- Location: LCCOMB_X79_Y18_N18
\INST_READER|PORed[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~16_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|PORed[1]~15_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (!\INST_READER|PORed[1]~15_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57~portbdataout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\INST_READER|PORed[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|PORed[1]~15_combout\,
	combout => \INST_READER|PORed[1]~16_combout\);

-- Location: LCCOMB_X79_Y18_N4
\INST_READER|PORed[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~17_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|PORed[1]~14_combout\) # ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & \INST_READER|PORed[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[1]~14_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_READER|PORed[1]~16_combout\,
	combout => \INST_READER|PORed[1]~17_combout\);

-- Location: M9K_X104_Y28_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y1_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y2_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y27_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N16
\INST_READER|PORed[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~18_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16)) # (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & (!\INST_READER|SRAMReadAddr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	combout => \INST_READER|PORed[1]~18_combout\);

-- Location: LCCOMB_X79_Y26_N26
\INST_READER|PORed[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~19_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|PORed[1]~18_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)) # (!\INST_READER|PORed[1]~18_combout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45~portbdataout\))))) # (!\INST_READER|SRAMReadAddr\(16) & (((\INST_READER|PORed[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datad => \INST_READER|PORed[1]~18_combout\,
	combout => \INST_READER|PORed[1]~19_combout\);

-- Location: M9K_X78_Y2_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N8
\INST_READER|PORed[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~11_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_READER|SRAMReadAddr\(16))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	combout => \INST_READER|PORed[1]~11_combout\);

-- Location: M9K_X78_Y3_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N18
\INST_READER|PORed[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~12_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|PORed[1]~11_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # 
-- (!\INST_READER|PORed[1]~11_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69~portbdataout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\INST_READER|PORed[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	datac => \INST_READER|PORed[1]~11_combout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	combout => \INST_READER|PORed[1]~12_combout\);

-- Location: LCCOMB_X79_Y26_N24
\INST_READER|PORed[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~20_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|PORed[1]~17_combout\ & (\INST_READER|PORed[1]~19_combout\)) # (!\INST_READER|PORed[1]~17_combout\ & 
-- ((\INST_READER|PORed[1]~12_combout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (\INST_READER|PORed[1]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \INST_READER|PORed[1]~17_combout\,
	datac => \INST_READER|PORed[1]~19_combout\,
	datad => \INST_READER|PORed[1]~12_combout\,
	combout => \INST_READER|PORed[1]~20_combout\);

-- Location: LCCOMB_X67_Y26_N16
\INST_READER|PORed[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[1]~21_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|PORed[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datad => \INST_READER|PORed[1]~20_combout\,
	combout => \INST_READER|PORed[1]~21_combout\);

-- Location: IOIBUF_X60_Y0_N22
\PICamData[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(6),
	o => \PICamData[6]~input_o\);

-- Location: LCCOMB_X73_Y20_N10
\INST_CAPTURE|SData[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SData[6]~feeder_combout\ = \PICamData[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PICamData[6]~input_o\,
	combout => \INST_CAPTURE|SData[6]~feeder_combout\);

-- Location: FF_X73_Y20_N11
\INST_CAPTURE|SData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	d => \INST_CAPTURE|SData[6]~feeder_combout\,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(6));

-- Location: LCCOMB_X74_Y20_N18
\INST_CAPTURE|SDataRegister[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[6]~feeder_combout\ = \INST_CAPTURE|SData\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SData\(6),
	combout => \INST_CAPTURE|SDataRegister[6]~feeder_combout\);

-- Location: FF_X74_Y20_N19
\INST_CAPTURE|SDataRegister[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[6]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(6));

-- Location: LCCOMB_X74_Y20_N28
\INST_CAPTURE|SDataRegister[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[14]~feeder_combout\ = \INST_CAPTURE|SDataRegister\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SDataRegister\(6),
	combout => \INST_CAPTURE|SDataRegister[14]~feeder_combout\);

-- Location: FF_X74_Y20_N29
\INST_CAPTURE|SDataRegister[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[14]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(14));

-- Location: M9K_X64_Y3_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N30
\INST_READER|PORed[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~22_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	combout => \INST_READER|PORed[2]~22_combout\);

-- Location: LCCOMB_X67_Y26_N12
\INST_READER|PORed[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~23_combout\ = (\INST_READER|PORed[2]~22_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) 
-- # (!\INST_READER|PORed[2]~22_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datac => \INST_READER|PORed[2]~22_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|PORed[2]~23_combout\);

-- Location: M9K_X64_Y37_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N6
\INST_READER|PORed[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~29_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|PORed[2]~29_combout\);

-- Location: M9K_X51_Y3_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N20
\INST_READER|PORed[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~30_combout\ = (\INST_READER|PORed[2]~29_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|PORed[2]~29_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[2]~29_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|PORed[2]~30_combout\);

-- Location: M9K_X64_Y30_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y7_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N28
\INST_READER|PORed[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~26_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|PORed[2]~26_combout\);

-- Location: M9K_X64_Y29_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y3_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N18
\INST_READER|PORed[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~27_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|PORed[2]~26_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) # 
-- (!\INST_READER|PORed[2]~26_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_READER|PORed[2]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_READER|PORed[2]~26_combout\,
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	combout => \INST_READER|PORed[2]~27_combout\);

-- Location: M9K_X51_Y4_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y6_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y30_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N30
\INST_READER|PORed[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~24_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|PORed[2]~24_combout\);

-- Location: LCCOMB_X67_Y26_N2
\INST_READER|PORed[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~25_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|PORed[2]~24_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) # 
-- (!\INST_READER|PORed[2]~24_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\INST_READER|PORed[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_READER|PORed[2]~24_combout\,
	combout => \INST_READER|PORed[2]~25_combout\);

-- Location: LCCOMB_X67_Y26_N24
\INST_READER|PORed[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~28_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)) # (\INST_READER|PORed[2]~25_combout\)))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- (\INST_READER|PORed[2]~27_combout\ & (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_READER|PORed[2]~27_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|PORed[2]~25_combout\,
	combout => \INST_READER|PORed[2]~28_combout\);

-- Location: LCCOMB_X67_Y26_N10
\INST_READER|PORed[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~31_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|PORed[2]~28_combout\ & ((\INST_READER|PORed[2]~30_combout\))) # (!\INST_READER|PORed[2]~28_combout\ & 
-- (\INST_READER|PORed[2]~23_combout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|PORed[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[2]~23_combout\,
	datab => \INST_READER|PORed[2]~30_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|PORed[2]~28_combout\,
	combout => \INST_READER|PORed[2]~31_combout\);

-- Location: LCCOMB_X67_Y26_N8
\INST_READER|PORed[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[2]~32_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|PORed[2]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datad => \INST_READER|PORed[2]~31_combout\,
	combout => \INST_READER|PORed[2]~32_combout\);

-- Location: IOIBUF_X107_Y0_N1
\PICamData[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(7),
	o => \PICamData[7]~input_o\);

-- Location: FF_X73_Y20_N13
\INST_CAPTURE|SData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	asdata => \PICamData[7]~input_o\,
	sload => VCC,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(7));

-- Location: LCCOMB_X74_Y20_N20
\INST_CAPTURE|SDataRegister[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[7]~feeder_combout\ = \INST_CAPTURE|SData\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SData\(7),
	combout => \INST_CAPTURE|SDataRegister[7]~feeder_combout\);

-- Location: FF_X74_Y20_N21
\INST_CAPTURE|SDataRegister[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[7]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(7));

-- Location: FF_X74_Y20_N27
\INST_CAPTURE|SDataRegister[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	asdata => \INST_CAPTURE|SDataRegister\(7),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(15));

-- Location: M9K_X51_Y38_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N16
\INST_READER|PORed[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~33_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|PORed[3]~33_combout\);

-- Location: M9K_X64_Y38_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N30
\INST_READER|PORed[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~34_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|PORed[3]~33_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) # 
-- (!\INST_READER|PORed[3]~33_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83~portbdataout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\INST_READER|PORed[3]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \INST_READER|PORed[3]~33_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	combout => \INST_READER|PORed[3]~34_combout\);

-- Location: M9K_X51_Y34_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y10_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N0
\INST_READER|PORed[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~35_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \INST_READER|PORed[3]~35_combout\);

-- Location: M9K_X37_Y10_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N6
\INST_READER|PORed[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~36_combout\ = (\INST_READER|PORed[3]~35_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71~portbdataout\) # (!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|PORed[3]~35_combout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ((\INST_READER|SRAMReadAddr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datab => \INST_READER|PORed[3]~35_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|PORed[3]~36_combout\);

-- Location: M9K_X51_Y14_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N28
\INST_READER|PORed[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~37_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \INST_READER|PORed[3]~37_combout\);

-- Location: M9K_X64_Y14_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N22
\INST_READER|PORed[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~38_combout\ = (\INST_READER|PORed[3]~37_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59~portbdataout\) # ((!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|PORed[3]~37_combout\ & 
-- (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & \INST_READER|SRAMReadAddr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datab => \INST_READER|PORed[3]~37_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|PORed[3]~38_combout\);

-- Location: LCCOMB_X55_Y18_N8
\INST_READER|PORed[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~39_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|PORed[3]~36_combout\) # ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_READER|PORed[3]~38_combout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[3]~36_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_READER|PORed[3]~38_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|PORed[3]~39_combout\);

-- Location: M9K_X64_Y10_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N2
\INST_READER|PORed[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~40_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) # (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) 
-- # (!\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \INST_READER|PORed[3]~40_combout\);

-- Location: M9K_X64_Y39_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N24
\INST_READER|PORed[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~41_combout\ = (\INST_READER|PORed[3]~40_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95~portbdataout\) # 
-- ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|PORed[3]~40_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[3]~40_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	combout => \INST_READER|PORed[3]~41_combout\);

-- Location: LCCOMB_X52_Y22_N26
\INST_READER|PORed[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~42_combout\ = (\INST_READER|PORed[3]~39_combout\ & (((\INST_READER|PORed[3]~41_combout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_READER|PORed[3]~39_combout\ & 
-- (\INST_READER|PORed[3]~34_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|PORed[3]~34_combout\,
	datab => \INST_READER|PORed[3]~39_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_READER|PORed[3]~41_combout\,
	combout => \INST_READER|PORed[3]~42_combout\);

-- Location: LCCOMB_X52_Y22_N20
\INST_READER|PORed[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|PORed[3]~43_combout\ = (\INST_READER|PORed[3]~42_combout\ & \INST_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_READER|PORed[3]~42_combout\,
	datad => \INST_VGA|activeArea~q\,
	combout => \INST_READER|PORed[3]~43_combout\);

-- Location: M9K_X104_Y20_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y7_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N30
\INST_READER|POGreen[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~0_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[0]~0_combout\);

-- Location: M9K_X37_Y7_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y18_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N12
\INST_READER|POGreen[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~1_combout\ = (\INST_READER|POGreen[0]~0_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))) # (!\INST_READER|POGreen[0]~0_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[0]~0_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \INST_READER|POGreen[0]~1_combout\);

-- Location: M9K_X104_Y22_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y14_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N22
\INST_READER|POGreen[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~7_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	combout => \INST_READER|POGreen[0]~7_combout\);

-- Location: M9K_X104_Y23_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N8
\INST_READER|POGreen[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~8_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|POGreen[0]~7_combout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) # (!\INST_READER|POGreen[0]~7_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_READER|POGreen[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_READER|POGreen[0]~7_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	combout => \INST_READER|POGreen[0]~8_combout\);

-- Location: M9K_X104_Y8_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y7_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N28
\INST_READER|POGreen[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~4_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	combout => \INST_READER|POGreen[0]~4_combout\);

-- Location: M9K_X104_Y15_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N10
\INST_READER|POGreen[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~5_combout\ = (\INST_READER|POGreen[0]~4_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40~portbdataout\) # 
-- ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|POGreen[0]~4_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datab => \INST_READER|POGreen[0]~4_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \INST_READER|POGreen[0]~5_combout\);

-- Location: M9K_X78_Y22_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y8_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y16_N12
\INST_READER|POGreen[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~2_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POGreen[0]~2_combout\);

-- Location: M9K_X78_Y23_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N2
\INST_READER|POGreen[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~3_combout\ = (\INST_READER|POGreen[0]~2_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88~portbdataout\) # 
-- ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_READER|POGreen[0]~2_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & 
-- \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datab => \INST_READER|POGreen[0]~2_combout\,
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[0]~3_combout\);

-- Location: LCCOMB_X79_Y18_N0
\INST_READER|POGreen[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~6_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16)) # (\INST_READER|POGreen[0]~3_combout\)))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_READER|POGreen[0]~5_combout\ & (!\INST_READER|SRAMReadAddr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[0]~5_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_READER|POGreen[0]~3_combout\,
	combout => \INST_READER|POGreen[0]~6_combout\);

-- Location: LCCOMB_X79_Y18_N26
\INST_READER|POGreen[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~9_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|POGreen[0]~6_combout\ & ((\INST_READER|POGreen[0]~8_combout\))) # (!\INST_READER|POGreen[0]~6_combout\ & (\INST_READER|POGreen[0]~1_combout\)))) # 
-- (!\INST_READER|SRAMReadAddr\(16) & (((\INST_READER|POGreen[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[0]~1_combout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_READER|POGreen[0]~8_combout\,
	datad => \INST_READER|POGreen[0]~6_combout\,
	combout => \INST_READER|POGreen[0]~9_combout\);

-- Location: LCCOMB_X52_Y22_N14
\INST_READER|POGreen[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[0]~10_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|POGreen[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|activeArea~q\,
	datac => \INST_READER|POGreen[0]~9_combout\,
	combout => \INST_READER|POGreen[0]~10_combout\);

-- Location: IOIBUF_X65_Y0_N22
\PICamData[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(0),
	o => \PICamData[0]~input_o\);

-- Location: LCCOMB_X73_Y20_N24
\INST_CAPTURE|SData[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SData[0]~feeder_combout\ = \PICamData[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PICamData[0]~input_o\,
	combout => \INST_CAPTURE|SData[0]~feeder_combout\);

-- Location: FF_X73_Y20_N25
\INST_CAPTURE|SData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	d => \INST_CAPTURE|SData[0]~feeder_combout\,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(0));

-- Location: LCCOMB_X74_Y20_N0
\INST_CAPTURE|SDataRegister[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[0]~feeder_combout\ = \INST_CAPTURE|SData\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SData\(0),
	combout => \INST_CAPTURE|SDataRegister[0]~feeder_combout\);

-- Location: FF_X74_Y20_N1
\INST_CAPTURE|SDataRegister[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[0]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(0));

-- Location: LCCOMB_X74_Y20_N30
\INST_CAPTURE|SDataRegister[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[8]~feeder_combout\ = \INST_CAPTURE|SDataRegister\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SDataRegister\(0),
	combout => \INST_CAPTURE|SDataRegister[8]~feeder_combout\);

-- Location: FF_X74_Y20_N31
\INST_CAPTURE|SDataRegister[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[8]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(8));

-- Location: M9K_X51_Y30_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y5_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N12
\INST_READER|POGreen[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~18_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \INST_READER|POGreen[1]~18_combout\);

-- Location: M9K_X51_Y29_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y6_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N6
\INST_READER|POGreen[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~19_combout\ = (\INST_READER|POGreen[1]~18_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89~portbdataout\) # ((!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|POGreen[1]~18_combout\ & 
-- (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & \INST_READER|SRAMReadAddr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[1]~18_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|POGreen[1]~19_combout\);

-- Location: M9K_X51_Y5_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N4
\INST_READER|POGreen[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~11_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & (((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	combout => \INST_READER|POGreen[1]~11_combout\);

-- Location: M9K_X37_Y6_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N28
\INST_READER|POGreen[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~12_combout\ = (\INST_READER|POGreen[1]~11_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|POGreen[1]~11_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	datab => \INST_READER|POGreen[1]~11_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	combout => \INST_READER|POGreen[1]~12_combout\);

-- Location: M9K_X37_Y22_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y7_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N10
\INST_READER|POGreen[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~15_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|POGreen[1]~15_combout\);

-- Location: LCCOMB_X52_Y22_N0
\INST_READER|POGreen[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~16_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|POGreen[1]~15_combout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53~portbdataout\))) # (!\INST_READER|POGreen[1]~15_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|POGreen[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|POGreen[1]~15_combout\,
	combout => \INST_READER|POGreen[1]~16_combout\);

-- Location: M9K_X51_Y33_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N10
\INST_READER|POGreen[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~13_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	combout => \INST_READER|POGreen[1]~13_combout\);

-- Location: LCCOMB_X52_Y25_N16
\INST_READER|POGreen[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~14_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|POGreen[1]~13_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (!\INST_READER|POGreen[1]~13_combout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))) # (!\INST_READER|SRAMReadAddr\(16) & (((\INST_READER|POGreen[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_READER|POGreen[1]~13_combout\,
	combout => \INST_READER|POGreen[1]~14_combout\);

-- Location: LCCOMB_X52_Y22_N18
\INST_READER|POGreen[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~17_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|POGreen[1]~14_combout\))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (\INST_READER|POGreen[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \INST_READER|POGreen[1]~16_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_READER|POGreen[1]~14_combout\,
	combout => \INST_READER|POGreen[1]~17_combout\);

-- Location: LCCOMB_X52_Y22_N8
\INST_READER|POGreen[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~20_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|POGreen[1]~17_combout\ & (\INST_READER|POGreen[1]~19_combout\)) # (!\INST_READER|POGreen[1]~17_combout\ & 
-- ((\INST_READER|POGreen[1]~12_combout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_READER|POGreen[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[1]~19_combout\,
	datab => \INST_READER|POGreen[1]~12_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_READER|POGreen[1]~17_combout\,
	combout => \INST_READER|POGreen[1]~20_combout\);

-- Location: LCCOMB_X52_Y22_N2
\INST_READER|POGreen[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[1]~21_combout\ = (\INST_READER|POGreen[1]~20_combout\ & \INST_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_READER|POGreen[1]~20_combout\,
	datad => \INST_VGA|activeArea~q\,
	combout => \INST_READER|POGreen[1]~21_combout\);

-- Location: IOIBUF_X102_Y0_N15
\PICamData[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(1),
	o => \PICamData[1]~input_o\);

-- Location: LCCOMB_X73_Y20_N26
\INST_CAPTURE|SData[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SData[1]~feeder_combout\ = \PICamData[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PICamData[1]~input_o\,
	combout => \INST_CAPTURE|SData[1]~feeder_combout\);

-- Location: FF_X73_Y20_N27
\INST_CAPTURE|SData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	d => \INST_CAPTURE|SData[1]~feeder_combout\,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(1));

-- Location: LCCOMB_X74_Y20_N4
\INST_CAPTURE|SDataRegister[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[1]~feeder_combout\ = \INST_CAPTURE|SData\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CAPTURE|SData\(1),
	combout => \INST_CAPTURE|SDataRegister[1]~feeder_combout\);

-- Location: FF_X74_Y20_N5
\INST_CAPTURE|SDataRegister[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[1]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(1));

-- Location: FF_X74_Y20_N25
\INST_CAPTURE|SDataRegister[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	asdata => \INST_CAPTURE|SDataRegister\(1),
	clrn => \PIReset~input_o\,
	sload => VCC,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(9));

-- Location: M9K_X37_Y3_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N24
\INST_READER|POGreen[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~22_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[2]~22_combout\);

-- Location: M9K_X51_Y23_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N26
\INST_READER|POGreen[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~23_combout\ = (\INST_READER|POGreen[2]~22_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|POGreen[2]~22_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datab => \INST_READER|POGreen[2]~22_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	combout => \INST_READER|POGreen[2]~23_combout\);

-- Location: M9K_X51_Y2_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y14_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N18
\INST_READER|POGreen[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~29_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[2]~29_combout\);

-- Location: M9K_X51_Y21_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N16
\INST_READER|POGreen[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~30_combout\ = (\INST_READER|POGreen[2]~29_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|POGreen[2]~29_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datab => \INST_READER|POGreen[2]~29_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	combout => \INST_READER|POGreen[2]~30_combout\);

-- Location: M9K_X51_Y19_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N20
\INST_READER|POGreen[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~24_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[2]~24_combout\);

-- Location: M9K_X37_Y2_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N10
\INST_READER|POGreen[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~25_combout\ = (\INST_READER|POGreen[2]~24_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_READER|POGreen[2]~24_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datab => \INST_READER|POGreen[2]~24_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[2]~25_combout\);

-- Location: M9K_X37_Y15_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N12
\INST_READER|POGreen[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~26_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[2]~26_combout\);

-- Location: M9K_X64_Y18_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y2_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y18_N30
\INST_READER|POGreen[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~27_combout\ = (\INST_READER|POGreen[2]~26_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_READER|POGreen[2]~26_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[2]~26_combout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POGreen[2]~27_combout\);

-- Location: LCCOMB_X55_Y18_N4
\INST_READER|POGreen[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~28_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|POGreen[2]~25_combout\) # ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- (((\INST_READER|POGreen[2]~27_combout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[2]~25_combout\,
	datab => \INST_READER|SRAMReadAddr\(16),
	datac => \INST_READER|POGreen[2]~27_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \INST_READER|POGreen[2]~28_combout\);

-- Location: LCCOMB_X55_Y18_N14
\INST_READER|POGreen[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~31_combout\ = (\INST_READER|POGreen[2]~28_combout\ & (((\INST_READER|POGreen[2]~30_combout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|POGreen[2]~28_combout\ & 
-- (\INST_READER|POGreen[2]~23_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[2]~23_combout\,
	datab => \INST_READER|POGreen[2]~30_combout\,
	datac => \INST_READER|POGreen[2]~28_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \INST_READER|POGreen[2]~31_combout\);

-- Location: LCCOMB_X52_Y22_N4
\INST_READER|POGreen[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[2]~32_combout\ = (\INST_READER|POGreen[2]~31_combout\ & \INST_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_READER|POGreen[2]~31_combout\,
	datad => \INST_VGA|activeArea~q\,
	combout => \INST_READER|POGreen[2]~32_combout\);

-- Location: IOIBUF_X96_Y0_N15
\PICamData[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(2),
	o => \PICamData[2]~input_o\);

-- Location: LCCOMB_X73_Y20_N16
\INST_CAPTURE|SData[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SData[2]~feeder_combout\ = \PICamData[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PICamData[2]~input_o\,
	combout => \INST_CAPTURE|SData[2]~feeder_combout\);

-- Location: FF_X73_Y20_N17
\INST_CAPTURE|SData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	d => \INST_CAPTURE|SData[2]~feeder_combout\,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(2));

-- Location: LCCOMB_X74_Y20_N10
\INST_CAPTURE|SDataRegister[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[2]~feeder_combout\ = \INST_CAPTURE|SData\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CAPTURE|SData\(2),
	combout => \INST_CAPTURE|SDataRegister[2]~feeder_combout\);

-- Location: FF_X74_Y20_N11
\INST_CAPTURE|SDataRegister[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[2]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(2));

-- Location: LCCOMB_X74_Y20_N6
\INST_CAPTURE|SDataRegister[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[10]~feeder_combout\ = \INST_CAPTURE|SDataRegister\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SDataRegister\(2),
	combout => \INST_CAPTURE|SDataRegister[10]~feeder_combout\);

-- Location: FF_X74_Y20_N7
\INST_CAPTURE|SDataRegister[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[10]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(10));

-- Location: M9K_X78_Y10_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y9_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y26_N4
\INST_READER|POGreen[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~35_combout\ = (\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	combout => \INST_READER|POGreen[3]~35_combout\);

-- Location: M9K_X104_Y34_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y26_N2
\INST_READER|POGreen[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~36_combout\ = (\INST_READER|POGreen[3]~35_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67~portbdataout\) # ((!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|POGreen[3]~35_combout\ & 
-- (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & \INST_READER|SRAMReadAddr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datab => \INST_READER|POGreen[3]~35_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|POGreen[3]~36_combout\);

-- Location: M9K_X104_Y9_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y26_N8
\INST_READER|POGreen[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~37_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55~portbdataout\) # (\INST_READER|SRAMReadAddr\(16))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ((!\INST_READER|SRAMReadAddr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datad => \INST_READER|SRAMReadAddr\(16),
	combout => \INST_READER|POGreen[3]~37_combout\);

-- Location: M9K_X104_Y25_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y26_N10
\INST_READER|POGreen[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~38_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|POGreen[3]~37_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # (!\INST_READER|POGreen[3]~37_combout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)))) # (!\INST_READER|SRAMReadAddr\(16) & (((\INST_READER|POGreen[3]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \INST_READER|POGreen[3]~37_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	combout => \INST_READER|POGreen[3]~38_combout\);

-- Location: LCCOMB_X77_Y26_N20
\INST_READER|POGreen[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~39_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (\INST_READER|POGreen[3]~36_combout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|POGreen[3]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_READER|POGreen[3]~36_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_READER|POGreen[3]~38_combout\,
	combout => \INST_READER|POGreen[3]~39_combout\);

-- Location: M9K_X78_Y33_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y10_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y18_N24
\INST_READER|POGreen[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~40_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	combout => \INST_READER|POGreen[3]~40_combout\);

-- Location: LCCOMB_X77_Y26_N22
\INST_READER|POGreen[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~41_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|POGreen[3]~40_combout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) # (!\INST_READER|POGreen[3]~40_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|POGreen[3]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|POGreen[3]~40_combout\,
	combout => \INST_READER|POGreen[3]~41_combout\);

-- Location: M9K_X78_Y31_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y26_N12
\INST_READER|POGreen[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~33_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))) # (!\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \INST_READER|POGreen[3]~33_combout\);

-- Location: M9K_X104_Y37_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y26_N18
\INST_READER|POGreen[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~34_combout\ = (\INST_READER|POGreen[3]~33_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)))) # (!\INST_READER|POGreen[3]~33_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POGreen[3]~33_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	combout => \INST_READER|POGreen[3]~34_combout\);

-- Location: LCCOMB_X77_Y26_N28
\INST_READER|POGreen[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~42_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|POGreen[3]~39_combout\ & (\INST_READER|POGreen[3]~41_combout\)) # (!\INST_READER|POGreen[3]~39_combout\ & 
-- ((\INST_READER|POGreen[3]~34_combout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (\INST_READER|POGreen[3]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_READER|POGreen[3]~39_combout\,
	datac => \INST_READER|POGreen[3]~41_combout\,
	datad => \INST_READER|POGreen[3]~34_combout\,
	combout => \INST_READER|POGreen[3]~42_combout\);

-- Location: LCCOMB_X67_Y26_N22
\INST_READER|POGreen[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POGreen[3]~43_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|POGreen[3]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datad => \INST_READER|POGreen[3]~42_combout\,
	combout => \INST_READER|POGreen[3]~43_combout\);

-- Location: M9K_X78_Y19_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y12_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y43_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N20
\INST_READER|POBlue[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~0_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \INST_READER|POBlue[0]~0_combout\);

-- Location: LCCOMB_X79_Y26_N10
\INST_READER|POBlue[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~1_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|POBlue[0]~0_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36~portbdataout\)) # 
-- (!\INST_READER|POBlue[0]~0_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\INST_READER|POBlue[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \INST_READER|POBlue[0]~0_combout\,
	combout => \INST_READER|POBlue[0]~1_combout\);

-- Location: M9K_X104_Y26_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N22
\INST_READER|POBlue[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~7_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[0]~7_combout\);

-- Location: M9K_X104_Y40_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y42_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N0
\INST_READER|POBlue[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~8_combout\ = (\INST_READER|POBlue[0]~7_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))) # (!\INST_READER|POBlue[0]~7_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[0]~7_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	combout => \INST_READER|POBlue[0]~8_combout\);

-- Location: M9K_X78_Y20_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N12
\INST_READER|POBlue[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~2_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	combout => \INST_READER|POBlue[0]~2_combout\);

-- Location: M9K_X78_Y37_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y41_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N14
\INST_READER|POBlue[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~3_combout\ = (\INST_READER|POBlue[0]~2_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84~portbdataout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) 
-- # (!\INST_READER|POBlue[0]~2_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[0]~2_combout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POBlue[0]~3_combout\);

-- Location: M9K_X78_Y29_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y13_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y31_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y26_N4
\INST_READER|POBlue[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~4_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24~portbdataout\) # 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[0]~4_combout\);

-- Location: LCCOMB_X79_Y26_N6
\INST_READER|POBlue[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~5_combout\ = (\INST_READER|POBlue[0]~4_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36~portbdataout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) 
-- # (!\INST_READER|POBlue[0]~4_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datac => \INST_READER|POBlue[0]~4_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[0]~5_combout\);

-- Location: LCCOMB_X79_Y26_N28
\INST_READER|POBlue[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~6_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_READER|POBlue[0]~3_combout\) # ((\INST_READER|SRAMReadAddr\(16))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\INST_READER|SRAMReadAddr\(16) & \INST_READER|POBlue[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \INST_READER|POBlue[0]~3_combout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_READER|POBlue[0]~5_combout\,
	combout => \INST_READER|POBlue[0]~6_combout\);

-- Location: LCCOMB_X79_Y26_N2
\INST_READER|POBlue[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~9_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|POBlue[0]~6_combout\ & ((\INST_READER|POBlue[0]~8_combout\))) # (!\INST_READER|POBlue[0]~6_combout\ & (\INST_READER|POBlue[0]~1_combout\)))) # 
-- (!\INST_READER|SRAMReadAddr\(16) & (((\INST_READER|POBlue[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[0]~1_combout\,
	datab => \INST_READER|POBlue[0]~8_combout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_READER|POBlue[0]~6_combout\,
	combout => \INST_READER|POBlue[0]~9_combout\);

-- Location: LCCOMB_X67_Y26_N4
\INST_READER|POBlue[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[0]~10_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|POBlue[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datad => \INST_READER|POBlue[0]~9_combout\,
	combout => \INST_READER|POBlue[0]~10_combout\);

-- Location: M9K_X51_Y28_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N12
\INST_READER|POBlue[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~13_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	combout => \INST_READER|POBlue[1]~13_combout\);

-- Location: M9K_X64_Y34_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N22
\INST_READER|POBlue[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~14_combout\ = (\INST_READER|POBlue[1]~13_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73~portbdataout\) # ((!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|POBlue[1]~13_combout\ & 
-- (((\INST_READER|SRAMReadAddr\(16) & \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[1]~13_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	combout => \INST_READER|POBlue[1]~14_combout\);

-- Location: M9K_X37_Y16_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y12_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y4_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N24
\INST_READER|POBlue[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~15_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)) # (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))) 
-- # (!\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \INST_READER|POBlue[1]~15_combout\);

-- Location: M9K_X51_Y24_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N18
\INST_READER|POBlue[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~16_combout\ = (\INST_READER|POBlue[1]~15_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|POBlue[1]~15_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datab => \INST_READER|POBlue[1]~15_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	combout => \INST_READER|POBlue[1]~16_combout\);

-- Location: LCCOMB_X57_Y20_N16
\INST_READER|POBlue[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~17_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|POBlue[1]~14_combout\) # ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_READER|POBlue[1]~16_combout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[1]~14_combout\,
	datab => \INST_READER|POBlue[1]~16_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[1]~17_combout\);

-- Location: M9K_X37_Y9_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N20
\INST_READER|POBlue[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~11_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13~portbdataout\) # ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) 
-- # (!\INST_READER|SRAMReadAddr\(16) & (((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	combout => \INST_READER|POBlue[1]~11_combout\);

-- Location: M9K_X37_Y20_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N2
\INST_READER|POBlue[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~12_combout\ = (\INST_READER|POBlue[1]~11_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61~portbdataout\) # 
-- ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|POBlue[1]~11_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datab => \INST_READER|POBlue[1]~11_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	combout => \INST_READER|POBlue[1]~12_combout\);

-- Location: M9K_X51_Y27_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y1_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y1_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N10
\INST_READER|POBlue[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~18_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	combout => \INST_READER|POBlue[1]~18_combout\);

-- Location: LCCOMB_X57_Y20_N4
\INST_READER|POBlue[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~19_combout\ = (\INST_READER|SRAMReadAddr\(16) & ((\INST_READER|POBlue[1]~18_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) # (!\INST_READER|POBlue[1]~18_combout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))))) # (!\INST_READER|SRAMReadAddr\(16) & (((\INST_READER|POBlue[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_READER|POBlue[1]~18_combout\,
	combout => \INST_READER|POBlue[1]~19_combout\);

-- Location: LCCOMB_X57_Y20_N26
\INST_READER|POBlue[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~20_combout\ = (\INST_READER|POBlue[1]~17_combout\ & (((\INST_READER|POBlue[1]~19_combout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|POBlue[1]~17_combout\ & 
-- (\INST_READER|POBlue[1]~12_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[1]~17_combout\,
	datab => \INST_READER|POBlue[1]~12_combout\,
	datac => \INST_READER|POBlue[1]~19_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[1]~20_combout\);

-- Location: LCCOMB_X57_Y20_N0
\INST_READER|POBlue[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[1]~21_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|POBlue[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datac => \INST_READER|POBlue[1]~20_combout\,
	combout => \INST_READER|POBlue[1]~21_combout\);

-- Location: IOIBUF_X102_Y0_N22
\PICamData[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PICamData(3),
	o => \PICamData[3]~input_o\);

-- Location: FF_X73_Y20_N31
\INST_CAPTURE|SData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_PICamPCLK~input_o\,
	asdata => \PICamData[3]~input_o\,
	sload => VCC,
	ena => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SData\(3));

-- Location: LCCOMB_X74_Y20_N8
\INST_CAPTURE|SDataRegister[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CAPTURE|SDataRegister[3]~feeder_combout\ = \INST_CAPTURE|SData\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_CAPTURE|SData\(3),
	combout => \INST_CAPTURE|SDataRegister[3]~feeder_combout\);

-- Location: FF_X74_Y20_N9
\INST_CAPTURE|SDataRegister[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PICamPCLK~input_o\,
	d => \INST_CAPTURE|SDataRegister[3]~feeder_combout\,
	clrn => \PIReset~input_o\,
	ena => \INST_CAPTURE|SDataRegister[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CAPTURE|SDataRegister\(3));

-- Location: M9K_X64_Y28_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y8_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N4
\INST_READER|POBlue[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~26_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) # 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & !\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POBlue[2]~26_combout\);

-- Location: M9K_X104_Y1_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N14
\INST_READER|POBlue[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~27_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|POBlue[2]~26_combout\ & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))) 
-- # (!\INST_READER|POBlue[2]~26_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\INST_READER|POBlue[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datac => \INST_READER|POBlue[2]~26_combout\,
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	combout => \INST_READER|POBlue[2]~27_combout\);

-- Location: M9K_X64_Y8_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N12
\INST_READER|POBlue[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~24_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) # 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POBlue[2]~24_combout\);

-- Location: M9K_X78_Y43_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y1_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N6
\INST_READER|POBlue[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~25_combout\ = (\INST_READER|POBlue[2]~24_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\INST_READER|POBlue[2]~24_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[2]~24_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POBlue[2]~25_combout\);

-- Location: LCCOMB_X57_Y20_N30
\INST_READER|POBlue[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~28_combout\ = (\INST_READER|SRAMReadAddr\(16) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)) # (\INST_READER|POBlue[2]~25_combout\)))) # (!\INST_READER|SRAMReadAddr\(16) & 
-- (\INST_READER|POBlue[2]~27_combout\ & (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|SRAMReadAddr\(16),
	datab => \INST_READER|POBlue[2]~27_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|POBlue[2]~25_combout\,
	combout => \INST_READER|POBlue[2]~28_combout\);

-- Location: M9K_X37_Y5_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N14
\INST_READER|POBlue[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~22_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74~portbdataout\) # 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ((!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[2]~22_combout\);

-- Location: LCCOMB_X57_Y20_N28
\INST_READER|POBlue[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~23_combout\ = (\INST_READER|POBlue[2]~22_combout\ & (((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|POBlue[2]~22_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datac => \INST_READER|POBlue[2]~22_combout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \INST_READER|POBlue[2]~23_combout\);

-- Location: M9K_X37_Y4_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N16
\INST_READER|POBlue[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~29_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \INST_READER|POBlue[2]~29_combout\);

-- Location: M9K_X104_Y36_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N30
\INST_READER|POBlue[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~30_combout\ = (\INST_READER|POBlue[2]~29_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\INST_READER|POBlue[2]~29_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datab => \INST_READER|POBlue[2]~29_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	combout => \INST_READER|POBlue[2]~30_combout\);

-- Location: LCCOMB_X57_Y20_N8
\INST_READER|POBlue[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~31_combout\ = (\INST_READER|POBlue[2]~28_combout\ & (((\INST_READER|POBlue[2]~30_combout\) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|POBlue[2]~28_combout\ & 
-- (\INST_READER|POBlue[2]~23_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[2]~28_combout\,
	datab => \INST_READER|POBlue[2]~23_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_READER|POBlue[2]~30_combout\,
	combout => \INST_READER|POBlue[2]~31_combout\);

-- Location: LCCOMB_X57_Y20_N6
\INST_READER|POBlue[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[2]~32_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|POBlue[2]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datac => \INST_READER|POBlue[2]~31_combout\,
	combout => \INST_READER|POBlue[2]~32_combout\);

-- Location: M9K_X78_Y44_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y32_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N6
\INST_READER|POBlue[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~33_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \INST_READER|POBlue[3]~33_combout\);

-- Location: M9K_X104_Y35_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y39_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N28
\INST_READER|POBlue[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~34_combout\ = (\INST_READER|POBlue[3]~33_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2)))) # (!\INST_READER|POBlue[3]~33_combout\ & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[3]~33_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	combout => \INST_READER|POBlue[3]~34_combout\);

-- Location: M9K_X104_Y21_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y4_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N10
\INST_READER|POBlue[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~35_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16)) # (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & (!\INST_READER|SRAMReadAddr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	combout => \INST_READER|POBlue[3]~35_combout\);

-- Location: M9K_X78_Y6_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y33_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N4
\INST_READER|POBlue[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~36_combout\ = (\INST_READER|POBlue[3]~35_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63~portbdataout\) # ((!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|POBlue[3]~35_combout\ & 
-- (((\INST_READER|SRAMReadAddr\(16) & \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_READER|POBlue[3]~35_combout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \INST_READER|POBlue[3]~36_combout\);

-- Location: M9K_X78_Y24_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N2
\INST_READER|POBlue[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~37_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) # ((\INST_READER|SRAMReadAddr\(16))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\INST_READER|SRAMReadAddr\(16) & \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \INST_READER|POBlue[3]~37_combout\);

-- Location: M9K_X104_Y4_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N24
\INST_READER|POBlue[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~38_combout\ = (\INST_READER|POBlue[3]~37_combout\ & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) # ((!\INST_READER|SRAMReadAddr\(16))))) # (!\INST_READER|POBlue[3]~37_combout\ & 
-- (((\INST_READER|SRAMReadAddr\(16) & \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datab => \INST_READER|POBlue[3]~37_combout\,
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \INST_READER|POBlue[3]~38_combout\);

-- Location: LCCOMB_X77_Y21_N22
\INST_READER|POBlue[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~39_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & (\INST_READER|POBlue[3]~36_combout\)) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0) & ((\INST_READER|POBlue[3]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_READER|POBlue[3]~36_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \INST_READER|POBlue[3]~38_combout\,
	combout => \INST_READER|POBlue[3]~39_combout\);

-- Location: M9K_X78_Y39_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y5_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y5_N0
\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_TOP|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N16
\INST_READER|POBlue[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~40_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & (((\INST_READER|SRAMReadAddr\(16))))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\INST_READER|SRAMReadAddr\(16) & (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)) # (!\INST_READER|SRAMReadAddr\(16) & 
-- ((\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datab => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \INST_READER|SRAMReadAddr\(16),
	datad => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	combout => \INST_READER|POBlue[3]~40_combout\);

-- Location: M9K_X78_Y41_N0
\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "OV7670FrameBuffer:INST_FRAMEBUFF|DualPortRAM:INST_BOTTOM|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \PICamPCLK~input_o\,
	clk1 => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N8
\INST_READER|POBlue[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~41_combout\ = (\INST_READER|POBlue[3]~40_combout\ & (((\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87~portbdataout\) # 
-- (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\INST_READER|POBlue[3]~40_combout\ & (\INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & 
-- (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_TOP|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datab => \INST_READER|POBlue[3]~40_combout\,
	datac => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	combout => \INST_READER|POBlue[3]~41_combout\);

-- Location: LCCOMB_X77_Y21_N26
\INST_READER|POBlue[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~42_combout\ = (\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & ((\INST_READER|POBlue[3]~39_combout\ & ((\INST_READER|POBlue[3]~41_combout\))) # (!\INST_READER|POBlue[3]~39_combout\ & 
-- (\INST_READER|POBlue[3]~34_combout\)))) # (!\INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1) & (((\INST_READER|POBlue[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_FRAMEBUFF|INST_BOTTOM|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \INST_READER|POBlue[3]~34_combout\,
	datac => \INST_READER|POBlue[3]~39_combout\,
	datad => \INST_READER|POBlue[3]~41_combout\,
	combout => \INST_READER|POBlue[3]~42_combout\);

-- Location: LCCOMB_X67_Y26_N14
\INST_READER|POBlue[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_READER|POBlue[3]~43_combout\ = (\INST_VGA|activeArea~q\ & \INST_READER|POBlue[3]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|activeArea~q\,
	datad => \INST_READER|POBlue[3]~42_combout\,
	combout => \INST_READER|POBlue[3]~43_combout\);

-- Location: LCCOMB_X62_Y43_N10
\INST_VGA|Nblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Nblank~0_combout\ = (\INST_VGA|Vcnt\(9) & (((!\INST_VGA|Hcnt\(8) & !\INST_VGA|Hcnt\(7))) # (!\INST_VGA|Hcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_VGA|Hcnt\(9),
	datab => \INST_VGA|Hcnt\(8),
	datac => \INST_VGA|Vcnt\(9),
	datad => \INST_VGA|Hcnt\(7),
	combout => \INST_VGA|Nblank~0_combout\);

-- Location: LCCOMB_X62_Y43_N4
\INST_VGA|Nblank~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_VGA|Nblank~1_combout\ = (\INST_VGA|Nblank~0_combout\ & ((!\INST_VGA|process_2~0_combout\) # (!\INST_VGA|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_VGA|Vcnt\(8),
	datac => \INST_VGA|process_2~0_combout\,
	datad => \INST_VGA|Nblank~0_combout\,
	combout => \INST_VGA|Nblank~1_combout\);

-- Location: LCCOMB_X65_Y1_N28
\INST_CONTROLLER|SXCLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|SXCLK~0_combout\ = !\INST_CONTROLLER|SXCLK~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_CONTROLLER|SXCLK~q\,
	combout => \INST_CONTROLLER|SXCLK~0_combout\);

-- Location: FF_X65_Y1_N29
\INST_CONTROLLER|SXCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|SXCLK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|SXCLK~q\);

-- Location: LCCOMB_X111_Y49_N2
\INST_CONTROLLER|INST_I2C|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector3~0_combout\ = ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\ & 
-- (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\))) # (!\INST_CONTROLLER|INST_I2C|SSIOCWrite~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.stop~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCWrite~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.idle~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector3~0_combout\);

-- Location: LCCOMB_X111_Y49_N26
\INST_CONTROLLER|INST_I2C|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|Selector3~1_combout\ = (\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & (((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\)) # (!\INST_CONTROLLER|INST_I2C|Selector3~0_combout\))) # 
-- (!\INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\ & (\INST_CONTROLLER|INST_I2C|SSIOCWrite~q\ & ((\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\) # (!\INST_CONTROLLER|INST_I2C|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|DATA_WRITE~0_combout\,
	datab => \INST_CONTROLLER|INST_I2C|Selector3~0_combout\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCWrite~q\,
	datad => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	combout => \INST_CONTROLLER|INST_I2C|Selector3~1_combout\);

-- Location: FF_X111_Y49_N27
\INST_CONTROLLER|INST_I2C|SSIOCWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INST_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \INST_CONTROLLER|INST_I2C|Selector3~1_combout\,
	clrn => \PIReset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \INST_CONTROLLER|INST_I2C|SSIOCWrite~q\);

-- Location: LCCOMB_X111_Y49_N12
\INST_CONTROLLER|INST_I2C|POSIOC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \INST_CONTROLLER|INST_I2C|POSIOC~4_combout\ = (\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & (((!\INST_CONTROLLER|INST_I2C|SSIOCWrite~q\)))) # (!\INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\ & 
-- ((\INST_CONTROLLER|INST_I2C|POSIOC~3_combout\ & (!\INST_CONTROLLER|INST_I2C|SSIOCClock~q\)) # (!\INST_CONTROLLER|INST_I2C|POSIOC~3_combout\ & ((!\INST_CONTROLLER|INST_I2C|SSIOCWrite~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_CONTROLLER|INST_I2C|SSIOCClock~q\,
	datab => \INST_CONTROLLER|INST_I2C|SStateWriteBase.start_condition~q\,
	datac => \INST_CONTROLLER|INST_I2C|SSIOCWrite~q\,
	datad => \INST_CONTROLLER|INST_I2C|POSIOC~3_combout\,
	combout => \INST_CONTROLLER|INST_I2C|POSIOC~4_combout\);

-- Location: IOIBUF_X85_Y0_N1
\PIOCamSIOD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PIOCamSIOD,
	o => \PIOCamSIOD~input_o\);
END structure;


