set ::env(PROJECT_NAME) udma_core
set ::env(DESIGN_TOP) udma_core
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Cores/udma_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Cores/rtl/udma_core.sv
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) core
