vsim processor.pipelinedprocessor2
mem load -i /home/ruba/Documents/uni/arch/project/MIPS-Processor/memory_files/instr_mem/*.mem /pipelinedprocessor2/fetch_stage/mem/ram
force -freeze sim:/pipelinedprocessor2/clk 1 0, 0 {50 ps} -r 100


add wave -position insertpoint  \
sim:/pipelinedprocessor2/clk
add wave -position insertpoint  \
sim:/pipelinedprocessor2/inst1 \
sim:/pipelinedprocessor2/inst2
add wave -position insertpoint  \
sim:/pipelinedprocessor2/src1_add_out_ex\
sim:/pipelinedprocessor2/dst1_add_out_ex \
sim:/pipelinedprocessor2/src2_add_out_ex \
sim:/pipelinedprocessor2/dst2_add_out_ex \
sim:/pipelinedprocessor2/val_dst1_out_ex \
sim:/pipelinedprocessor2/val_src1_out_ex \
sim:/pipelinedprocessor2/val_dst2_out_ex \
sim:/pipelinedprocessor2/val_src2_out_ex \
sim:/pipelinedprocessor2/alu_op1_out \
sim:/pipelinedprocessor2/alu_op2_out \
sim:/pipelinedprocessor2/update_flag_out1 \
sim:/pipelinedprocessor2/update_flag_out2 \
sim:/pipelinedprocessor2/mem_op_out_ex \
sim:/pipelinedprocessor2/mem_inst_no_out_ex \
sim:/pipelinedprocessor2/wb_1_out_ex \
sim:/pipelinedprocessor2/wb_2_out_ex \
sim:/pipelinedprocessor2/is_branch_out_ex \
sim:/pipelinedprocessor2/immd1_out \
sim:/pipelinedprocessor2/immd2_out
add wave -position insertpoint  \
sim:/pipelinedprocessor2/pc_out_ex



force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(0)/reg/d 1 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(0)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(1)/reg/d 2 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(1)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(2)/reg/d 3 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(2)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(3)/reg/d 4 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(3)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(4)/reg/d 5 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(4)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(5)/reg/d 6 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(5)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(6)/reg/d 7 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(6)/reg/load 1 0

force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(7)/reg/d 8 0
force -freeze sim:/pipelinedprocessor2/decode_stage/regfile/reg_loop(7)/reg/load 1 0

run 100

