--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE_SOFTWARE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml MyTop.twx MyTop.ncd -o MyTop.twr MyTop.pcf -ucf
my_constraints.ucf

Design file:              MyTop.ncd
Physical constraint file: MyTop.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
clear_n      |    1.668(R)|      SLOW  |    2.739(R)|      SLOW  |clk_BUFGP         |   0.000|
init_scene<0>|    0.101(R)|      FAST  |    1.970(R)|      SLOW  |clk_BUFGP         |   0.000|
init_scene<1>|    0.029(R)|      FAST  |    2.082(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_clk      |   -0.244(R)|      FAST  |    2.191(R)|      SLOW  |clk_BUFGP         |   0.000|
ps2_data     |    1.276(R)|      SLOW  |    2.432(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        14.097(R)|      SLOW  |         5.458(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |        13.931(R)|      SLOW  |         5.392(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |        13.589(R)|      SLOW  |         5.176(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |        13.798(R)|      SLOW  |         5.261(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<0>  |        15.262(R)|      SLOW  |         5.620(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<1>  |        15.448(R)|      SLOW  |         5.619(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<2>  |        15.219(R)|      SLOW  |         5.339(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<3>  |        15.247(R)|      SLOW  |         5.549(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<4>  |        15.023(R)|      SLOW  |         5.417(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<5>  |        15.102(R)|      SLOW  |         5.499(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<6>  |        15.416(R)|      SLOW  |         5.656(R)|      FAST  |clk_BUFGP         |   0.000|
SEG_CLK     |        13.065(R)|      SLOW  |         5.171(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.388|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 18 22:24:48 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 724 MB



