{
  "module_name": "sky2.h",
  "hash_id": "360bb2335359219f55e9734438b5a29352e88b3069a0080f284b7a548eddb80a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/sky2.h",
  "human_readable_source": " \n \n#ifndef _SKY2_H\n#define _SKY2_H\n\n#define ETH_JUMBO_MTU\t\t9000\t \n\n \nenum {\n\tPCI_DEV_REG1\t= 0x40,\n\tPCI_DEV_REG2\t= 0x44,\n\tPCI_DEV_STATUS  = 0x7c,\n\tPCI_DEV_REG3\t= 0x80,\n\tPCI_DEV_REG4\t= 0x84,\n\tPCI_DEV_REG5    = 0x88,\n\tPCI_CFG_REG_0\t= 0x90,\n\tPCI_CFG_REG_1\t= 0x94,\n\n\tPSM_CONFIG_REG0  = 0x98,\n\tPSM_CONFIG_REG1\t = 0x9C,\n\tPSM_CONFIG_REG2  = 0x160,\n\tPSM_CONFIG_REG3  = 0x164,\n\tPSM_CONFIG_REG4  = 0x168,\n\n\tPCI_LDO_CTRL    = 0xbc,\n};\n\n \nenum pci_dev_reg_1 {\n\tPCI_Y2_PIG_ENA\t = 1<<31,  \n\tPCI_Y2_DLL_DIS\t = 1<<30,  \n\tPCI_SW_PWR_ON_RST= 1<<30,  \n\tPCI_Y2_PHY2_COMA = 1<<29,  \n\tPCI_Y2_PHY1_COMA = 1<<28,  \n\tPCI_Y2_PHY2_POWD = 1<<27,  \n\tPCI_Y2_PHY1_POWD = 1<<26,  \n\tPCI_Y2_PME_LEGACY= 1<<15,  \n\n\tPCI_PHY_LNK_TIM_MSK= 3L<<8, \n\tPCI_ENA_L1_EVENT = 1<<7,  \n\tPCI_ENA_GPHY_LNK = 1<<6,  \n\tPCI_FORCE_PEX_L1 = 1<<5,  \n};\n\nenum pci_dev_reg_2 {\n\tPCI_VPD_WR_THR\t= 0xffL<<24,\t \n\tPCI_DEV_SEL\t= 0x7fL<<17,\t \n\tPCI_VPD_ROM_SZ\t= 7L<<14,\t \n\n\tPCI_PATCH_DIR\t= 0xfL<<8,\t \n\tPCI_EXT_PATCHS\t= 0xfL<<4,\t \n\tPCI_EN_DUMMY_RD\t= 1<<3,\t\t \n\tPCI_REV_DESC\t= 1<<2,\t\t \n\n\tPCI_USEDATA64\t= 1<<0,\t\t \n};\n\n \nenum pci_dev_reg_3 {\n\tP_CLK_ASF_REGS_DIS\t= 1<<18, \n\tP_CLK_COR_REGS_D0_DIS\t= 1<<17, \n\tP_CLK_MACSEC_DIS\t= 1<<17, \n\tP_CLK_PCI_REGS_D0_DIS\t= 1<<16, \n\tP_CLK_COR_YTB_ARB_DIS\t= 1<<15, \n\tP_CLK_MAC_LNK1_D3_DIS\t= 1<<14, \n\tP_CLK_COR_LNK1_D0_DIS\t= 1<<13, \n\tP_CLK_MAC_LNK1_D0_DIS\t= 1<<12, \n\tP_CLK_COR_LNK1_D3_DIS\t= 1<<11, \n\tP_CLK_PCI_MST_ARB_DIS\t= 1<<10, \n\tP_CLK_COR_REGS_D3_DIS\t= 1<<9,\t \n\tP_CLK_PCI_REGS_D3_DIS\t= 1<<8,\t \n\tP_CLK_REF_LNK1_GM_DIS\t= 1<<7,\t \n\tP_CLK_COR_LNK1_GM_DIS\t= 1<<6,\t \n\tP_CLK_PCI_COMMON_DIS\t= 1<<5,\t \n\tP_CLK_COR_COMMON_DIS\t= 1<<4,\t \n\tP_CLK_PCI_LNK1_BMU_DIS\t= 1<<3,\t \n\tP_CLK_COR_LNK1_BMU_DIS\t= 1<<2,\t \n\tP_CLK_PCI_LNK1_BIU_DIS\t= 1<<1,\t \n\tP_CLK_COR_LNK1_BIU_DIS\t= 1<<0,\t \n\tPCIE_OUR3_WOL_D3_COLD_SET = P_CLK_ASF_REGS_DIS |\n\t\t\t\t    P_CLK_COR_REGS_D0_DIS |\n\t\t\t\t    P_CLK_COR_LNK1_D0_DIS |\n\t\t\t\t    P_CLK_MAC_LNK1_D0_DIS |\n\t\t\t\t    P_CLK_PCI_MST_ARB_DIS |\n\t\t\t\t    P_CLK_COR_COMMON_DIS |\n\t\t\t\t    P_CLK_COR_LNK1_BMU_DIS,\n};\n\n \nenum pci_dev_reg_4 {\n\t\t\t\t \n\tP_PEX_LTSSM_STAT_MSK\t= 0x7fL<<25,\t \n#define P_PEX_LTSSM_STAT(x)\t((x << 25) & P_PEX_LTSSM_STAT_MSK)\n\tP_PEX_LTSSM_L1_STAT\t= 0x34,\n\tP_PEX_LTSSM_DET_STAT\t= 0x01,\n\tP_TIMER_VALUE_MSK\t= 0xffL<<16,\t \n\t\t\t\t\t \n\tP_FORCE_ASPM_REQUEST\t= 1<<15,  \n\tP_ASPM_GPHY_LINK_DOWN\t= 1<<14,  \n\tP_ASPM_INT_FIFO_EMPTY\t= 1<<13,  \n\tP_ASPM_CLKRUN_REQUEST\t= 1<<12,  \n\n\tP_ASPM_FORCE_CLKREQ_ENA\t= 1<<4,\t \n\tP_ASPM_CLKREQ_PAD_CTL\t= 1<<3,\t \n\tP_ASPM_A1_MODE_SELECT\t= 1<<2,\t \n\tP_CLK_GATE_PEX_UNIT_ENA\t= 1<<1,\t \n\tP_CLK_GATE_ROOT_COR_ENA\t= 1<<0,\t \n\tP_ASPM_CONTROL_MSK\t= P_FORCE_ASPM_REQUEST | P_ASPM_GPHY_LINK_DOWN\n\t\t\t\t  | P_ASPM_CLKRUN_REQUEST | P_ASPM_INT_FIFO_EMPTY,\n};\n\n \nenum pci_dev_reg_5 {\n\t\t\t\t\t \n\tP_CTL_DIV_CORE_CLK_ENA\t= 1<<31,  \n\tP_CTL_SRESET_VMAIN_AV\t= 1<<30,  \n\tP_CTL_BYPASS_VMAIN_AV\t= 1<<29,  \n\tP_CTL_TIM_VMAIN_AV_MSK\t= 3<<27,  \n\t\t\t\t\t  \n\tP_REL_PCIE_RST_DE_ASS\t= 1<<26,  \n\tP_REL_GPHY_REC_PACKET\t= 1<<25,  \n\tP_REL_INT_FIFO_N_EMPTY\t= 1<<24,  \n\tP_REL_MAIN_PWR_AVAIL\t= 1<<23,  \n\tP_REL_CLKRUN_REQ_REL\t= 1<<22,  \n\tP_REL_PCIE_RESET_ASS\t= 1<<21,  \n\tP_REL_PME_ASSERTED\t= 1<<20,  \n\tP_REL_PCIE_EXIT_L1_ST\t= 1<<19,  \n\tP_REL_LOADER_NOT_FIN\t= 1<<18,  \n\tP_REL_PCIE_RX_EX_IDLE\t= 1<<17,  \n\tP_REL_GPHY_LINK_UP\t= 1<<16,  \n\n\t\t\t\t\t \n\tP_GAT_PCIE_RST_ASSERTED\t= 1<<10, \n\tP_GAT_GPHY_N_REC_PACKET\t= 1<<9,  \n\tP_GAT_INT_FIFO_EMPTY\t= 1<<8,  \n\tP_GAT_MAIN_PWR_N_AVAIL\t= 1<<7,  \n\tP_GAT_CLKRUN_REQ_REL\t= 1<<6,  \n\tP_GAT_PCIE_RESET_ASS\t= 1<<5,  \n\tP_GAT_PME_DE_ASSERTED\t= 1<<4,  \n\tP_GAT_PCIE_ENTER_L1_ST\t= 1<<3,  \n\tP_GAT_LOADER_FINISHED\t= 1<<2,  \n\tP_GAT_PCIE_RX_EL_IDLE\t= 1<<1,  \n\tP_GAT_GPHY_LINK_DOWN\t= 1<<0,\t \n\n\tPCIE_OUR5_EVENT_CLK_D3_SET = P_REL_GPHY_REC_PACKET |\n\t\t\t\t     P_REL_INT_FIFO_N_EMPTY |\n\t\t\t\t     P_REL_PCIE_EXIT_L1_ST |\n\t\t\t\t     P_REL_PCIE_RX_EX_IDLE |\n\t\t\t\t     P_GAT_GPHY_N_REC_PACKET |\n\t\t\t\t     P_GAT_INT_FIFO_EMPTY |\n\t\t\t\t     P_GAT_PCIE_ENTER_L1_ST |\n\t\t\t\t     P_GAT_PCIE_RX_EL_IDLE,\n};\n\n \nenum pci_cfg_reg1 {\n\tP_CF1_DIS_REL_EVT_RST\t= 1<<24,  \n\t\t\t\t\t\t\t\t\t\t \n\tP_CF1_REL_LDR_NOT_FIN\t= 1<<23,  \n\tP_CF1_REL_VMAIN_AVLBL\t= 1<<22,  \n\tP_CF1_REL_PCIE_RESET\t= 1<<21,  \n\t\t\t\t\t\t\t\t\t\t \n\tP_CF1_GAT_LDR_NOT_FIN\t= 1<<20,  \n\tP_CF1_GAT_PCIE_RX_IDLE\t= 1<<19,  \n\tP_CF1_GAT_PCIE_RESET\t= 1<<18,  \n\tP_CF1_PRST_PHY_CLKREQ\t= 1<<17,  \n\tP_CF1_PCIE_RST_CLKREQ\t= 1<<16,  \n\n\tP_CF1_ENA_CFG_LDR_DONE\t= 1<<8,  \n\n\tP_CF1_ENA_TXBMU_RD_IDLE\t= 1<<1,  \n\tP_CF1_ENA_TXBMU_WR_IDLE\t= 1<<0,  \n\n\tPCIE_CFG1_EVENT_CLK_D3_SET = P_CF1_DIS_REL_EVT_RST |\n\t\t\t\t\tP_CF1_REL_LDR_NOT_FIN |\n\t\t\t\t\tP_CF1_REL_VMAIN_AVLBL |\n\t\t\t\t\tP_CF1_REL_PCIE_RESET |\n\t\t\t\t\tP_CF1_GAT_LDR_NOT_FIN |\n\t\t\t\t\tP_CF1_GAT_PCIE_RESET |\n\t\t\t\t\tP_CF1_PRST_PHY_CLKREQ |\n\t\t\t\t\tP_CF1_ENA_CFG_LDR_DONE |\n\t\t\t\t\tP_CF1_ENA_TXBMU_RD_IDLE |\n\t\t\t\t\tP_CF1_ENA_TXBMU_WR_IDLE,\n};\n\n \nenum {\n\tPSM_CONFIG_REG1_AC_PRESENT_STATUS = 1<<31,    \n\n\tPSM_CONFIG_REG1_PTP_CLK_SEL\t  = 1<<29,    \n\tPSM_CONFIG_REG1_PTP_MODE\t  = 1<<28,    \n\n\tPSM_CONFIG_REG1_MUX_PHY_LINK\t  = 1<<27,    \n\n\tPSM_CONFIG_REG1_EN_PIN63_AC_PRESENT = 1<<26,   \n\tPSM_CONFIG_REG1_EN_PCIE_TIMER\t  = 1<<25,     \n\tPSM_CONFIG_REG1_EN_SPU_TIMER\t  = 1<<24,     \n\tPSM_CONFIG_REG1_POLARITY_AC_PRESENT = 1<<23,   \n\n\tPSM_CONFIG_REG1_EN_AC_PRESENT\t  = 1<<21,     \n\n\tPSM_CONFIG_REG1_EN_GPHY_INT_PSM\t= 1<<20,       \n\tPSM_CONFIG_REG1_DIS_PSM_TIMER\t= 1<<19,       \n};\n\n \nenum {\n\tPSM_CONFIG_REG1_GPHY_ENERGY_STS\t= 1<<31,  \n\n\tPSM_CONFIG_REG1_UART_MODE_MSK\t= 3<<29,  \n\tPSM_CONFIG_REG1_CLK_RUN_ASF\t= 1<<28,  \n\tPSM_CONFIG_REG1_UART_CLK_DISABLE= 1<<27,  \n\tPSM_CONFIG_REG1_VAUX_ONE\t= 1<<26,  \n\tPSM_CONFIG_REG1_UART_FC_RI_VAL\t= 1<<25,  \n\tPSM_CONFIG_REG1_UART_FC_DCD_VAL\t= 1<<24,  \n\tPSM_CONFIG_REG1_UART_FC_DSR_VAL\t= 1<<23,  \n\tPSM_CONFIG_REG1_UART_FC_CTS_VAL\t= 1<<22,  \n\tPSM_CONFIG_REG1_LATCH_VAUX\t= 1<<21,  \n\tPSM_CONFIG_REG1_FORCE_TESTMODE_INPUT= 1<<20,  \n\tPSM_CONFIG_REG1_UART_RST\t= 1<<19,  \n\tPSM_CONFIG_REG1_PSM_PCIE_L1_POL\t= 1<<18,  \n\tPSM_CONFIG_REG1_TIMER_STAT\t= 1<<17,  \n\tPSM_CONFIG_REG1_GPHY_INT\t= 1<<16,  \n\tPSM_CONFIG_REG1_FORCE_TESTMODE_ZERO= 1<<15,  \n\tPSM_CONFIG_REG1_EN_INT_ASPM_CLKREQ = 1<<14,  \n\tPSM_CONFIG_REG1_EN_SND_TASK_ASPM_CLKREQ\t= 1<<13,  \n\tPSM_CONFIG_REG1_DIS_CLK_GATE_SND_TASK\t= 1<<12,  \n\tPSM_CONFIG_REG1_DIS_FF_CHIAN_SND_INTA\t= 1<<11,  \n\n\tPSM_CONFIG_REG1_DIS_LOADER\t= 1<<9,  \n\tPSM_CONFIG_REG1_DO_PWDN\t\t= 1<<8,  \n\tPSM_CONFIG_REG1_DIS_PIG\t\t= 1<<7,  \n\tPSM_CONFIG_REG1_DIS_PERST\t= 1<<6,  \n\tPSM_CONFIG_REG1_EN_REG18_PD\t= 1<<5,  \n\tPSM_CONFIG_REG1_EN_PSM_LOAD\t= 1<<4,  \n\tPSM_CONFIG_REG1_EN_PSM_HOT_RST\t= 1<<3,  \n\tPSM_CONFIG_REG1_EN_PSM_PERST\t= 1<<2,  \n\tPSM_CONFIG_REG1_EN_PSM_PCIE_L1\t= 1<<1,  \n\tPSM_CONFIG_REG1_EN_PSM\t\t= 1<<0,  \n};\n\n \nenum {\n\t\t\t\t\t\t \n\tPSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_MSK = 0xf<<4,\n\tPSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE = 4,\n\n\tPSM_CONFIG_REG4_DEBUG_TIMER\t    = 1<<1,  \n\tPSM_CONFIG_REG4_RST_PHY_LINK_DETECT = 1<<0,  \n};\n\n\nenum csr_regs {\n\tB0_RAP\t\t= 0x0000,\n\tB0_CTST\t\t= 0x0004,\n\n\tB0_POWER_CTRL\t= 0x0007,\n\tB0_ISRC\t\t= 0x0008,\n\tB0_IMSK\t\t= 0x000c,\n\tB0_HWE_ISRC\t= 0x0010,\n\tB0_HWE_IMSK\t= 0x0014,\n\n\t \n\tB0_Y2_SP_ISRC2\t= 0x001c,\n\tB0_Y2_SP_ISRC3\t= 0x0020,\n\tB0_Y2_SP_EISR\t= 0x0024,\n\tB0_Y2_SP_LISR\t= 0x0028,\n\tB0_Y2_SP_ICR\t= 0x002c,\n\n\tB2_MAC_1\t= 0x0100,\n\tB2_MAC_2\t= 0x0108,\n\tB2_MAC_3\t= 0x0110,\n\tB2_CONN_TYP\t= 0x0118,\n\tB2_PMD_TYP\t= 0x0119,\n\tB2_MAC_CFG\t= 0x011a,\n\tB2_CHIP_ID\t= 0x011b,\n\tB2_E_0\t\t= 0x011c,\n\n\tB2_Y2_CLK_GATE  = 0x011d,\n\tB2_Y2_HW_RES\t= 0x011e,\n\tB2_E_3\t\t= 0x011f,\n\tB2_Y2_CLK_CTRL\t= 0x0120,\n\n\tB2_TI_INI\t= 0x0130,\n\tB2_TI_VAL\t= 0x0134,\n\tB2_TI_CTRL\t= 0x0138,\n\tB2_TI_TEST\t= 0x0139,\n\n\tB2_TST_CTRL1\t= 0x0158,\n\tB2_TST_CTRL2\t= 0x0159,\n\tB2_GP_IO\t= 0x015c,\n\n\tB2_I2C_CTRL\t= 0x0160,\n\tB2_I2C_DATA\t= 0x0164,\n\tB2_I2C_IRQ\t= 0x0168,\n\tB2_I2C_SW\t= 0x016c,\n\n\tY2_PEX_PHY_DATA = 0x0170,\n\tY2_PEX_PHY_ADDR = 0x0172,\n\n\tB3_RAM_ADDR\t= 0x0180,\n\tB3_RAM_DATA_LO\t= 0x0184,\n\tB3_RAM_DATA_HI\t= 0x0188,\n\n \n \n \n#define RAM_BUFFER(port, reg)\t(reg | (port <<6))\n\n\tB3_RI_WTO_R1\t= 0x0190,\n\tB3_RI_WTO_XA1\t= 0x0191,\n\tB3_RI_WTO_XS1\t= 0x0192,\n\tB3_RI_RTO_R1\t= 0x0193,\n\tB3_RI_RTO_XA1\t= 0x0194,\n\tB3_RI_RTO_XS1\t= 0x0195,\n\tB3_RI_WTO_R2\t= 0x0196,\n\tB3_RI_WTO_XA2\t= 0x0197,\n\tB3_RI_WTO_XS2\t= 0x0198,\n\tB3_RI_RTO_R2\t= 0x0199,\n\tB3_RI_RTO_XA2\t= 0x019a,\n\tB3_RI_RTO_XS2\t= 0x019b,\n\tB3_RI_TO_VAL\t= 0x019c,\n\tB3_RI_CTRL\t= 0x01a0,\n\tB3_RI_TEST\t= 0x01a2,\n\tB3_MA_TOINI_RX1\t= 0x01b0,\n\tB3_MA_TOINI_RX2\t= 0x01b1,\n\tB3_MA_TOINI_TX1\t= 0x01b2,\n\tB3_MA_TOINI_TX2\t= 0x01b3,\n\tB3_MA_TOVAL_RX1\t= 0x01b4,\n\tB3_MA_TOVAL_RX2\t= 0x01b5,\n\tB3_MA_TOVAL_TX1\t= 0x01b6,\n\tB3_MA_TOVAL_TX2\t= 0x01b7,\n\tB3_MA_TO_CTRL\t= 0x01b8,\n\tB3_MA_TO_TEST\t= 0x01ba,\n\tB3_MA_RCINI_RX1\t= 0x01c0,\n\tB3_MA_RCINI_RX2\t= 0x01c1,\n\tB3_MA_RCINI_TX1\t= 0x01c2,\n\tB3_MA_RCINI_TX2\t= 0x01c3,\n\tB3_MA_RCVAL_RX1\t= 0x01c4,\n\tB3_MA_RCVAL_RX2\t= 0x01c5,\n\tB3_MA_RCVAL_TX1\t= 0x01c6,\n\tB3_MA_RCVAL_TX2\t= 0x01c7,\n\tB3_MA_RC_CTRL\t= 0x01c8,\n\tB3_MA_RC_TEST\t= 0x01ca,\n\tB3_PA_TOINI_RX1\t= 0x01d0,\n\tB3_PA_TOINI_RX2\t= 0x01d4,\n\tB3_PA_TOINI_TX1\t= 0x01d8,\n\tB3_PA_TOINI_TX2\t= 0x01dc,\n\tB3_PA_TOVAL_RX1\t= 0x01e0,\n\tB3_PA_TOVAL_RX2\t= 0x01e4,\n\tB3_PA_TOVAL_TX1\t= 0x01e8,\n\tB3_PA_TOVAL_TX2\t= 0x01ec,\n\tB3_PA_CTRL\t= 0x01f0,\n\tB3_PA_TEST\t= 0x01f2,\n\n\tY2_CFG_SPC\t= 0x1c00,\t \n\tY2_CFG_AER      = 0x1d00,\t \n};\n\n \nenum {\n\tY2_VMAIN_AVAIL\t= 1<<17, \n\tY2_VAUX_AVAIL\t= 1<<16, \n\tY2_HW_WOL_ON\t= 1<<15, \n\tY2_HW_WOL_OFF\t= 1<<14, \n\tY2_ASF_ENABLE\t= 1<<13, \n\tY2_ASF_DISABLE\t= 1<<12, \n\tY2_CLK_RUN_ENA\t= 1<<11, \n\tY2_CLK_RUN_DIS\t= 1<<10, \n\tY2_LED_STAT_ON\t= 1<<9,  \n\tY2_LED_STAT_OFF\t= 1<<8,  \n\n\tCS_ST_SW_IRQ\t= 1<<7,\t \n\tCS_CL_SW_IRQ\t= 1<<6,\t \n\tCS_STOP_DONE\t= 1<<5,\t \n\tCS_STOP_MAST\t= 1<<4,\t \n\tCS_MRST_CLR\t= 1<<3,\t \n\tCS_MRST_SET\t= 1<<2,\t \n\tCS_RST_CLR\t= 1<<1,\t \n\tCS_RST_SET\t= 1,\t \n};\n\n \nenum {\n\tPC_VAUX_ENA\t= 1<<7,\t \n\tPC_VAUX_DIS\t= 1<<6,\t \n\tPC_VCC_ENA\t= 1<<5,\t \n\tPC_VCC_DIS\t= 1<<4,\t \n\tPC_VAUX_ON\t= 1<<3,\t \n\tPC_VAUX_OFF\t= 1<<2,\t \n\tPC_VCC_ON\t= 1<<1,\t \n\tPC_VCC_OFF\t= 1<<0,\t \n};\n\n \n\n \n \n \n \nenum {\n\tY2_IS_HW_ERR\t= 1<<31,\t \n\tY2_IS_STAT_BMU\t= 1<<30,\t \n\tY2_IS_ASF\t= 1<<29,\t \n\tY2_IS_CPU_TO\t= 1<<28,\t \n\tY2_IS_POLL_CHK\t= 1<<27,\t \n\tY2_IS_TWSI_RDY\t= 1<<26,\t \n\tY2_IS_IRQ_SW\t= 1<<25,\t \n\tY2_IS_TIMINT\t= 1<<24,\t \n\n\tY2_IS_IRQ_PHY2\t= 1<<12,\t \n\tY2_IS_IRQ_MAC2\t= 1<<11,\t \n\tY2_IS_CHK_RX2\t= 1<<10,\t \n\tY2_IS_CHK_TXS2\t= 1<<9,\t\t \n\tY2_IS_CHK_TXA2\t= 1<<8,\t\t \n\n\tY2_IS_PSM_ACK\t= 1<<7,\t\t \n\tY2_IS_PTP_TIST\t= 1<<6,\t\t \n\tY2_IS_PHY_QLNK\t= 1<<5,\t\t \n\n\tY2_IS_IRQ_PHY1\t= 1<<4,\t\t \n\tY2_IS_IRQ_MAC1\t= 1<<3,\t\t \n\tY2_IS_CHK_RX1\t= 1<<2,\t\t \n\tY2_IS_CHK_TXS1\t= 1<<1,\t\t \n\tY2_IS_CHK_TXA1\t= 1<<0,\t\t \n\n\tY2_IS_BASE\t= Y2_IS_HW_ERR | Y2_IS_STAT_BMU,\n\tY2_IS_PORT_1\t= Y2_IS_IRQ_PHY1 | Y2_IS_IRQ_MAC1\n\t\t          | Y2_IS_CHK_TXA1 | Y2_IS_CHK_RX1,\n\tY2_IS_PORT_2\t= Y2_IS_IRQ_PHY2 | Y2_IS_IRQ_MAC2\n\t\t\t  | Y2_IS_CHK_TXA2 | Y2_IS_CHK_RX2,\n\tY2_IS_ERROR     = Y2_IS_HW_ERR |\n\t\t\t  Y2_IS_IRQ_MAC1 | Y2_IS_CHK_TXA1 | Y2_IS_CHK_RX1 |\n\t\t\t  Y2_IS_IRQ_MAC2 | Y2_IS_CHK_TXA2 | Y2_IS_CHK_RX2,\n};\n\n \nenum {\n\tIS_ERR_MSK\t= 0x00003fff, \n\n\tIS_IRQ_TIST_OV\t= 1<<13,  \n\tIS_IRQ_SENSOR\t= 1<<12,  \n\tIS_IRQ_MST_ERR\t= 1<<11,  \n\tIS_IRQ_STAT\t= 1<<10,  \n\tIS_NO_STAT_M1\t= 1<<9,\t \n\tIS_NO_STAT_M2\t= 1<<8,\t \n\tIS_NO_TIST_M1\t= 1<<7,\t \n\tIS_NO_TIST_M2\t= 1<<6,\t \n\tIS_RAM_RD_PAR\t= 1<<5,\t \n\tIS_RAM_WR_PAR\t= 1<<4,\t \n\tIS_M1_PAR_ERR\t= 1<<3,\t \n\tIS_M2_PAR_ERR\t= 1<<2,\t \n\tIS_R1_PAR_ERR\t= 1<<1,\t \n\tIS_R2_PAR_ERR\t= 1<<0,\t \n};\n\n \nenum {\n\tY2_IS_TIST_OV\t= 1<<29, \n\tY2_IS_SENSOR\t= 1<<28,  \n\tY2_IS_MST_ERR\t= 1<<27,  \n\tY2_IS_IRQ_STAT\t= 1<<26,  \n\tY2_IS_PCI_EXP\t= 1<<25,  \n\tY2_IS_PCI_NEXP\t= 1<<24,  \n\t\t\t\t\t\t \n\tY2_IS_PAR_RD2\t= 1<<13,  \n\tY2_IS_PAR_WR2\t= 1<<12,  \n\tY2_IS_PAR_MAC2\t= 1<<11,  \n\tY2_IS_PAR_RX2\t= 1<<10,  \n\tY2_IS_TCP_TXS2\t= 1<<9,  \n\tY2_IS_TCP_TXA2\t= 1<<8,  \n\t\t\t\t\t\t \n\tY2_IS_PAR_RD1\t= 1<<5,  \n\tY2_IS_PAR_WR1\t= 1<<4,  \n\tY2_IS_PAR_MAC1\t= 1<<3,  \n\tY2_IS_PAR_RX1\t= 1<<2,  \n\tY2_IS_TCP_TXS1\t= 1<<1,  \n\tY2_IS_TCP_TXA1\t= 1<<0,  \n\n\tY2_HWE_L1_MASK\t= Y2_IS_PAR_RD1 | Y2_IS_PAR_WR1 | Y2_IS_PAR_MAC1 |\n\t\t\t  Y2_IS_PAR_RX1 | Y2_IS_TCP_TXS1| Y2_IS_TCP_TXA1,\n\tY2_HWE_L2_MASK\t= Y2_IS_PAR_RD2 | Y2_IS_PAR_WR2 | Y2_IS_PAR_MAC2 |\n\t\t\t  Y2_IS_PAR_RX2 | Y2_IS_TCP_TXS2| Y2_IS_TCP_TXA2,\n\n\tY2_HWE_ALL_MASK\t= Y2_IS_TIST_OV | Y2_IS_MST_ERR | Y2_IS_IRQ_STAT |\n\t\t\t  Y2_HWE_L1_MASK | Y2_HWE_L2_MASK,\n};\n\n \nenum {\n\tDPT_START\t= 1<<1,\n\tDPT_STOP\t= 1<<0,\n};\n\n \nenum {\n\tTST_FRC_DPERR_MR = 1<<7,  \n\tTST_FRC_DPERR_MW = 1<<6,  \n\tTST_FRC_DPERR_TR = 1<<5,  \n\tTST_FRC_DPERR_TW = 1<<4,  \n\tTST_FRC_APERR_M\t = 1<<3,  \n\tTST_FRC_APERR_T\t = 1<<2,  \n\tTST_CFG_WRITE_ON = 1<<1,  \n\tTST_CFG_WRITE_OFF= 1<<0,  \n};\n\n \nenum {\n\tGLB_GPIO_CLK_DEB_ENA = 1<<31,\t \n\tGLB_GPIO_CLK_DBG_MSK = 0xf<<26,  \n\n\tGLB_GPIO_INT_RST_D3_DIS = 1<<15,  \n\tGLB_GPIO_LED_PAD_SPEED_UP = 1<<14,  \n\tGLB_GPIO_STAT_RACE_DIS\t= 1<<13,  \n\tGLB_GPIO_TEST_SEL_MSK\t= 3<<11,  \n\tGLB_GPIO_TEST_SEL_BASE\t= 1<<11,\n\tGLB_GPIO_RAND_ENA\t= 1<<10,  \n\tGLB_GPIO_RAND_BIT_1\t= 1<<9,   \n};\n\n \nenum {\n\tCFG_CHIP_R_MSK\t  = 0xf<<4,\t \n\t\t\t\t\t \n\tCFG_DIS_M2_CLK\t  = 1<<1,\t \n\tCFG_SNG_MAC\t  = 1<<0,\t \n};\n\n \nenum {\n\tCHIP_ID_YUKON_XL   = 0xb3,  \n\tCHIP_ID_YUKON_EC_U = 0xb4,  \n\tCHIP_ID_YUKON_EX   = 0xb5,  \n\tCHIP_ID_YUKON_EC   = 0xb6,  \n\tCHIP_ID_YUKON_FE   = 0xb7,  \n\tCHIP_ID_YUKON_FE_P = 0xb8,  \n\tCHIP_ID_YUKON_SUPR = 0xb9,  \n\tCHIP_ID_YUKON_UL_2 = 0xba,  \n\tCHIP_ID_YUKON_OPT  = 0xbc,  \n\tCHIP_ID_YUKON_PRM  = 0xbd,  \n\tCHIP_ID_YUKON_OP_2 = 0xbe,  \n};\n\nenum yukon_xl_rev {\n\tCHIP_REV_YU_XL_A0  = 0,\n\tCHIP_REV_YU_XL_A1  = 1,\n\tCHIP_REV_YU_XL_A2  = 2,\n\tCHIP_REV_YU_XL_A3  = 3,\n};\n\nenum yukon_ec_rev {\n\tCHIP_REV_YU_EC_A1    = 0,   \n\tCHIP_REV_YU_EC_A2    = 1,   \n\tCHIP_REV_YU_EC_A3    = 2,   \n};\nenum yukon_ec_u_rev {\n\tCHIP_REV_YU_EC_U_A0  = 1,\n\tCHIP_REV_YU_EC_U_A1  = 2,\n\tCHIP_REV_YU_EC_U_B0  = 3,\n\tCHIP_REV_YU_EC_U_B1  = 5,\n};\nenum yukon_fe_rev {\n\tCHIP_REV_YU_FE_A1    = 1,\n\tCHIP_REV_YU_FE_A2    = 2,\n};\nenum yukon_fe_p_rev {\n\tCHIP_REV_YU_FE2_A0   = 0,\n};\nenum yukon_ex_rev {\n\tCHIP_REV_YU_EX_A0    = 1,\n\tCHIP_REV_YU_EX_B0    = 2,\n};\nenum yukon_supr_rev {\n\tCHIP_REV_YU_SU_A0    = 0,\n\tCHIP_REV_YU_SU_B0    = 1,\n\tCHIP_REV_YU_SU_B1    = 3,\n};\n\nenum yukon_prm_rev {\n\tCHIP_REV_YU_PRM_Z1   = 1,\n\tCHIP_REV_YU_PRM_A0   = 2,\n};\n\n \nenum {\n\tY2_STATUS_LNK2_INAC\t= 1<<7,  \n\tY2_CLK_GAT_LNK2_DIS\t= 1<<6,  \n\tY2_COR_CLK_LNK2_DIS\t= 1<<5,  \n\tY2_PCI_CLK_LNK2_DIS\t= 1<<4,  \n\tY2_STATUS_LNK1_INAC\t= 1<<3,  \n\tY2_CLK_GAT_LNK1_DIS\t= 1<<2,  \n\tY2_COR_CLK_LNK1_DIS\t= 1<<1,  \n\tY2_PCI_CLK_LNK1_DIS\t= 1<<0,  \n};\n\n \nenum {\n\tCFG_LED_MODE_MSK\t= 7<<2,\t \n\tCFG_LINK_2_AVAIL\t= 1<<1,\t \n\tCFG_LINK_1_AVAIL\t= 1<<0,\t \n};\n#define CFG_LED_MODE(x)\t\t(((x) & CFG_LED_MODE_MSK) >> 2)\n#define CFG_DUAL_MAC_MSK\t(CFG_LINK_2_AVAIL | CFG_LINK_1_AVAIL)\n\n\n \nenum {\n\tY2_CLK_DIV_VAL_MSK\t= 0xff<<16, \n#define\tY2_CLK_DIV_VAL(x)\t(((x)<<16) & Y2_CLK_DIV_VAL_MSK)\n\tY2_CLK_DIV_VAL2_MSK\t= 7<<21,    \n\tY2_CLK_SELECT2_MSK\t= 0x1f<<16, \n#define Y2_CLK_DIV_VAL_2(x)\t(((x)<<21) & Y2_CLK_DIV_VAL2_MSK)\n#define Y2_CLK_SEL_VAL_2(x)\t(((x)<<16) & Y2_CLK_SELECT2_MSK)\n\tY2_CLK_DIV_ENA\t\t= 1<<1,  \n\tY2_CLK_DIV_DIS\t\t= 1<<0,\t \n};\n\n \n \nenum {\n\tTIM_START\t= 1<<2,\t \n\tTIM_STOP\t= 1<<1,\t \n\tTIM_CLR_IRQ\t= 1<<0,\t \n};\n\n \n \n \nenum {\n\tTIM_T_ON\t= 1<<2,\t \n\tTIM_T_OFF\t= 1<<1,\t \n\tTIM_T_STEP\t= 1<<0,\t \n};\n\n \nenum {\n\tPEX_RD_ACCESS\t= 1<<31,  \n\tPEX_DB_ACCESS\t= 1<<30,  \n};\n\n \n\t\t\t\t\t \n#define RAM_ADR_RAN\t0x0007ffffL\t \n \n\n \nenum {\n\tRI_CLR_RD_PERR\t= 1<<9,\t \n\tRI_CLR_WR_PERR\t= 1<<8,\t \n\n\tRI_RST_CLR\t= 1<<1,\t \n\tRI_RST_SET\t= 1<<0,\t \n};\n\n#define SK_RI_TO_53\t36\t\t \n\n\n \n#define SK_REG(port,reg)\t(((port)<<7)+(reg))\n\n \n \n \n \n \n\n#define TXA_MAX_VAL\t0x00ffffffUL\t \n\n \nenum {\n\tTXA_ENA_FSYNC\t= 1<<7,\t \n\tTXA_DIS_FSYNC\t= 1<<6,\t \n\tTXA_ENA_ALLOC\t= 1<<5,\t \n\tTXA_DIS_ALLOC\t= 1<<4,\t \n\tTXA_START_RC\t= 1<<3,\t \n\tTXA_STOP_RC\t= 1<<2,\t \n\tTXA_ENA_ARB\t= 1<<1,\t \n\tTXA_DIS_ARB\t= 1<<0,\t \n};\n\n \n \nenum {\n\tTXA_ITI_INI\t= 0x0200, \n\tTXA_ITI_VAL\t= 0x0204, \n\tTXA_LIM_INI\t= 0x0208, \n\tTXA_LIM_VAL\t= 0x020c, \n\tTXA_CTRL\t= 0x0210, \n\tTXA_TEST\t= 0x0211, \n\tTXA_STAT\t= 0x0212, \n\n\tRSS_KEY\t\t= 0x0220,  \n\tRSS_CFG\t\t= 0x0248,  \n};\n\nenum {\n\tHASH_TCP_IPV6_EX_CTRL\t= 1<<5,\n\tHASH_IPV6_EX_CTRL\t= 1<<4,\n\tHASH_TCP_IPV6_CTRL\t= 1<<3,\n\tHASH_IPV6_CTRL\t\t= 1<<2,\n\tHASH_TCP_IPV4_CTRL\t= 1<<1,\n\tHASH_IPV4_CTRL\t\t= 1<<0,\n\n\tHASH_ALL\t\t= 0x3f,\n};\n\nenum {\n\tB6_EXT_REG\t= 0x0300, \n\tB7_CFG_SPC\t= 0x0380, \n\tB8_RQ1_REGS\t= 0x0400, \n\tB8_RQ2_REGS\t= 0x0480, \n\tB8_TS1_REGS\t= 0x0600, \n\tB8_TA1_REGS\t= 0x0680, \n\tB8_TS2_REGS\t= 0x0700, \n\tB8_TA2_REGS\t= 0x0780, \n\tB16_RAM_REGS\t= 0x0800, \n};\n\n \nenum {\n\tB8_Q_REGS = 0x0400,  \n\tQ_D\t= 0x00,\t \n\tQ_VLAN  = 0x20,  \n\tQ_DONE\t= 0x24,\t \n\tQ_AC_L\t= 0x28,\t \n\tQ_AC_H\t= 0x2c,\t \n\tQ_BC\t= 0x30,\t \n\tQ_CSR\t= 0x34,\t \n\tQ_TEST\t= 0x38,\t \n\n \n\tQ_WM\t= 0x40,\t \n\tQ_AL\t= 0x42,\t \n\tQ_RSP\t= 0x44,\t \n\tQ_RSL\t= 0x46,\t \n\tQ_RP\t= 0x48,\t \n\tQ_RL\t= 0x4a,\t \n\tQ_WP\t= 0x4c,\t \n\tQ_WSP\t= 0x4d,\t \n\tQ_WL\t= 0x4e,\t \n\tQ_WSL\t= 0x4f,\t \n};\n#define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))\n\n \nenum {\n\t \n\tF_TX_CHK_AUTO_OFF = 1<<31,  \n\tF_TX_CHK_AUTO_ON  = 1<<30,  \n\n\t \n\tF_M_RX_RAM_DIS\t= 1<<24,  \n\n\t \n};\n\n \nenum {\n\tY2_B8_PREF_REGS\t\t= 0x0450,\n\n\tPREF_UNIT_CTRL\t\t= 0x00,\t \n\tPREF_UNIT_LAST_IDX\t= 0x04,\t \n\tPREF_UNIT_ADDR_LO\t= 0x08,\t \n\tPREF_UNIT_ADDR_HI\t= 0x0c,\t \n\tPREF_UNIT_GET_IDX\t= 0x10,\t \n\tPREF_UNIT_PUT_IDX\t= 0x14,\t \n\tPREF_UNIT_FIFO_WP\t= 0x20,\t \n\tPREF_UNIT_FIFO_RP\t= 0x24,\t \n\tPREF_UNIT_FIFO_WM\t= 0x28,\t \n\tPREF_UNIT_FIFO_LEV\t= 0x2c,\t \n\n\tPREF_UNIT_MASK_IDX\t= 0x0fff,\n};\n#define Y2_QADDR(q,reg)\t\t(Y2_B8_PREF_REGS + (q) + (reg))\n\n \nenum {\n\n\tRB_START\t= 0x00, \n\tRB_END\t= 0x04, \n\tRB_WP\t= 0x08, \n\tRB_RP\t= 0x0c, \n\tRB_RX_UTPP\t= 0x10, \n\tRB_RX_LTPP\t= 0x14, \n\tRB_RX_UTHP\t= 0x18, \n\tRB_RX_LTHP\t= 0x1c, \n\t \n\tRB_PC\t= 0x20, \n\tRB_LEV\t= 0x24, \n\tRB_CTRL\t= 0x28, \n\tRB_TST1\t= 0x29, \n\tRB_TST2\t= 0x2a, \n};\n\n \nenum {\n\tQ_R1\t= 0x0000,\t \n\tQ_R2\t= 0x0080,\t \n\tQ_XS1\t= 0x0200,\t \n\tQ_XA1\t= 0x0280,\t \n\tQ_XS2\t= 0x0300,\t \n\tQ_XA2\t= 0x0380,\t \n};\n\n \nenum {\n\tPHY_ADDR_MARV\t= 0,\n};\n\n#define RB_ADDR(offs, queue) ((u16) B16_RAM_REGS + (queue) + (offs))\n\n\nenum {\n\tLNK_SYNC_INI\t= 0x0c30, \n\tLNK_SYNC_VAL\t= 0x0c34, \n\tLNK_SYNC_CTRL\t= 0x0c38, \n\tLNK_SYNC_TST\t= 0x0c39, \n\n\tLNK_LED_REG\t= 0x0c3c, \n\n \n\n\tRX_GMF_EA\t= 0x0c40, \n\tRX_GMF_AF_THR\t= 0x0c44, \n\tRX_GMF_CTRL_T\t= 0x0c48, \n\tRX_GMF_FL_MSK\t= 0x0c4c, \n\tRX_GMF_FL_THR\t= 0x0c50, \n\tRX_GMF_FL_CTRL\t= 0x0c52, \n\tRX_GMF_TR_THR\t= 0x0c54, \n\tRX_GMF_UP_THR\t= 0x0c58, \n\tRX_GMF_LP_THR\t= 0x0c5a, \n\tRX_GMF_VLAN\t= 0x0c5c, \n\tRX_GMF_WP\t= 0x0c60, \n\n\tRX_GMF_WLEV\t= 0x0c68, \n\n\tRX_GMF_RP\t= 0x0c70, \n\n\tRX_GMF_RLEV\t= 0x0c78, \n};\n\n\n \n\n \n \n \n \n \n \n \n \n\n \nenum {\n\tBMU_IDLE\t= 1<<31,  \n\tBMU_RX_TCP_PKT\t= 1<<30,  \n\tBMU_RX_IP_PKT\t= 1<<29,  \n\n\tBMU_ENA_RX_RSS_HASH = 1<<15,  \n\tBMU_DIS_RX_RSS_HASH = 1<<14,  \n\tBMU_ENA_RX_CHKSUM = 1<<13,  \n\tBMU_DIS_RX_CHKSUM = 1<<12,  \n\tBMU_CLR_IRQ_PAR\t= 1<<11,  \n\tBMU_CLR_IRQ_TCP\t= 1<<11,  \n\tBMU_CLR_IRQ_CHK\t= 1<<10,  \n\tBMU_STOP\t= 1<<9,  \n\tBMU_START\t= 1<<8,  \n\tBMU_FIFO_OP_ON\t= 1<<7,  \n\tBMU_FIFO_OP_OFF\t= 1<<6,  \n\tBMU_FIFO_ENA\t= 1<<5,  \n\tBMU_FIFO_RST\t= 1<<4,  \n\tBMU_OP_ON\t= 1<<3,  \n\tBMU_OP_OFF\t= 1<<2,  \n\tBMU_RST_CLR\t= 1<<1,  \n\tBMU_RST_SET\t= 1<<0,  \n\n\tBMU_CLR_RESET\t= BMU_FIFO_RST | BMU_OP_OFF | BMU_RST_CLR,\n\tBMU_OPER_INIT\t= BMU_CLR_IRQ_PAR | BMU_CLR_IRQ_CHK | BMU_START |\n\t\t\t  BMU_FIFO_ENA | BMU_OP_ON,\n\n\tBMU_WM_DEFAULT = 0x600,\n\tBMU_WM_PEX     = 0x80,\n};\n\n \n\t\t\t\t\t\t\t\t \nenum {\n\tBMU_TX_IPIDINCR_ON\t= 1<<13,  \n\tBMU_TX_IPIDINCR_OFF\t= 1<<12,  \n\tBMU_TX_CLR_IRQ_TCP\t= 1<<11,  \n};\n\n \nenum {\n\tTBMU_TEST_BMU_TX_CHK_AUTO_OFF\t\t= 1<<31,  \n\tTBMU_TEST_BMU_TX_CHK_AUTO_ON\t\t= 1<<30,  \n\tTBMU_TEST_HOME_ADD_PAD_FIX1_EN\t\t= 1<<29,  \n\tTBMU_TEST_HOME_ADD_PAD_FIX1_DIS\t\t= 1<<28,  \n\tTBMU_TEST_ROUTING_ADD_FIX_EN\t\t= 1<<27,  \n\tTBMU_TEST_ROUTING_ADD_FIX_DIS\t\t= 1<<26,  \n\tTBMU_TEST_HOME_ADD_FIX_EN\t\t= 1<<25,  \n\tTBMU_TEST_HOME_ADD_FIX_DIS\t\t= 1<<24,  \n\n\tTBMU_TEST_TEST_RSPTR_ON\t\t\t= 1<<22,  \n\tTBMU_TEST_TEST_RSPTR_OFF\t\t= 1<<21,  \n\tTBMU_TEST_TESTSTEP_RSPTR\t\t= 1<<20,  \n\n\tTBMU_TEST_TEST_RPTR_ON\t\t\t= 1<<18,  \n\tTBMU_TEST_TEST_RPTR_OFF\t\t\t= 1<<17,  \n\tTBMU_TEST_TESTSTEP_RPTR\t\t\t= 1<<16,  \n\n\tTBMU_TEST_TEST_WSPTR_ON\t\t\t= 1<<14,  \n\tTBMU_TEST_TEST_WSPTR_OFF\t\t= 1<<13,  \n\tTBMU_TEST_TESTSTEP_WSPTR\t\t= 1<<12,  \n\n\tTBMU_TEST_TEST_WPTR_ON\t\t\t= 1<<10,  \n\tTBMU_TEST_TEST_WPTR_OFF\t\t\t= 1<<9,  \n\tTBMU_TEST_TESTSTEP_WPTR\t\t\t= 1<<8,\t\t\t \n\n\tTBMU_TEST_TEST_REQ_NB_ON\t\t= 1<<6,  \n\tTBMU_TEST_TEST_REQ_NB_OFF\t\t= 1<<5,  \n\tTBMU_TEST_TESTSTEP_REQ_NB\t\t= 1<<4,  \n\n\tTBMU_TEST_TEST_DONE_IDX_ON\t\t= 1<<2,  \n\tTBMU_TEST_TEST_DONE_IDX_OFF\t\t= 1<<1,  \n\tTBMU_TEST_TESTSTEP_DONE_IDX\t\t= 1<<0,\t \n};\n\n \n \nenum {\n\tPREF_UNIT_OP_ON\t\t= 1<<3,\t \n\tPREF_UNIT_OP_OFF\t= 1<<2,\t \n\tPREF_UNIT_RST_CLR\t= 1<<1,\t \n\tPREF_UNIT_RST_SET\t= 1<<0,\t \n};\n\n \n \n \n \n \n \n \n \n \n \n \n\n#define RB_MSK\t0x0007ffff\t \n \n \n\n \nenum {\n\tRB_ENA_STFWD\t= 1<<5,\t \n\tRB_DIS_STFWD\t= 1<<4,\t \n\tRB_ENA_OP_MD\t= 1<<3,\t \n\tRB_DIS_OP_MD\t= 1<<2,\t \n\tRB_RST_CLR\t= 1<<1,\t \n\tRB_RST_SET\t= 1<<0,\t \n};\n\n\n \nenum {\n\tTX_GMF_EA\t= 0x0d40, \n\tTX_GMF_AE_THR\t= 0x0d44, \n\tTX_GMF_CTRL_T\t= 0x0d48, \n\n\tTX_GMF_WP\t= 0x0d60, \n\tTX_GMF_WSP\t= 0x0d64, \n\tTX_GMF_WLEV\t= 0x0d68, \n\n\tTX_GMF_RP\t= 0x0d70, \n\tTX_GMF_RSTP\t= 0x0d74, \n\tTX_GMF_RLEV\t= 0x0d78, \n\n\t \n\tECU_AE_THR\t= 0x0070,  \n\tECU_TXFF_LEV\t= 0x01a0,  \n\tECU_JUMBO_WM\t= 0x0080,  \n};\n\n \nenum {\n\tB28_DPT_INI\t= 0x0e00, \n\tB28_DPT_VAL\t= 0x0e04, \n\tB28_DPT_CTRL\t= 0x0e08, \n\n\tB28_DPT_TST\t= 0x0e0a, \n};\n\n \nenum {\n\tGMAC_TI_ST_VAL\t= 0x0e14, \n\tGMAC_TI_ST_CTRL\t= 0x0e18, \n\tGMAC_TI_ST_TST\t= 0x0e1a, \n};\n\n \nenum {\n\tPOLL_CTRL\t= 0x0e20,  \n\tPOLL_LAST_IDX\t= 0x0e24, \n\n\tPOLL_LIST_ADDR_LO= 0x0e28, \n\tPOLL_LIST_ADDR_HI= 0x0e2c, \n};\n\nenum {\n\tSMB_CFG\t\t = 0x0e40,  \n\tSMB_CSR\t\t = 0x0e44,  \n};\n\nenum {\n\tCPU_WDOG\t = 0x0e48,  \n\tCPU_CNTR\t = 0x0e4C,  \n\tCPU_TIM\t\t = 0x0e50, \n\tCPU_AHB_ADDR\t = 0x0e54,  \n\tCPU_AHB_WDATA\t = 0x0e58,  \n\tCPU_AHB_RDATA\t = 0x0e5C,  \n\tHCU_MAP_BASE\t = 0x0e60,  \n\tCPU_AHB_CTRL\t = 0x0e64,  \n\tHCU_CCSR\t = 0x0e68,  \n\tHCU_HCSR\t = 0x0e6C,  \n};\n\n \nenum {\n\tB28_Y2_SMB_CONFIG  = 0x0e40, \n\tB28_Y2_SMB_CSD_REG = 0x0e44, \n\tB28_Y2_ASF_IRQ_V_BASE=0x0e60, \n\n\tB28_Y2_ASF_STAT_CMD= 0x0e68, \n\tB28_Y2_ASF_HOST_COM= 0x0e6c, \n\tB28_Y2_DATA_REG_1  = 0x0e70, \n\tB28_Y2_DATA_REG_2  = 0x0e74, \n\tB28_Y2_DATA_REG_3  = 0x0e78, \n\tB28_Y2_DATA_REG_4  = 0x0e7c, \n};\n\n \nenum {\n\tSTAT_CTRL\t= 0x0e80, \n\tSTAT_LAST_IDX\t= 0x0e84, \n\n\tSTAT_LIST_ADDR_LO= 0x0e88, \n\tSTAT_LIST_ADDR_HI= 0x0e8c, \n\tSTAT_TXA1_RIDX\t= 0x0e90, \n\tSTAT_TXS1_RIDX\t= 0x0e92, \n\tSTAT_TXA2_RIDX\t= 0x0e94, \n\tSTAT_TXS2_RIDX\t= 0x0e96, \n\tSTAT_TX_IDX_TH\t= 0x0e98, \n\tSTAT_PUT_IDX\t= 0x0e9c, \n\n \n\tSTAT_FIFO_WP\t= 0x0ea0, \n\tSTAT_FIFO_RP\t= 0x0ea4, \n\tSTAT_FIFO_RSP\t= 0x0ea6, \n\tSTAT_FIFO_LEVEL\t= 0x0ea8, \n\tSTAT_FIFO_SHLVL\t= 0x0eaa, \n\tSTAT_FIFO_WM\t= 0x0eac, \n\tSTAT_FIFO_ISR_WM= 0x0ead, \n\n \n\tSTAT_LEV_TIMER_INI= 0x0eb0, \n\tSTAT_LEV_TIMER_CNT= 0x0eb4, \n\tSTAT_LEV_TIMER_CTRL= 0x0eb8, \n\tSTAT_LEV_TIMER_TEST= 0x0eb9, \n\tSTAT_TX_TIMER_INI  = 0x0ec0, \n\tSTAT_TX_TIMER_CNT  = 0x0ec4, \n\tSTAT_TX_TIMER_CTRL = 0x0ec8, \n\tSTAT_TX_TIMER_TEST = 0x0ec9, \n\tSTAT_ISR_TIMER_INI = 0x0ed0, \n\tSTAT_ISR_TIMER_CNT = 0x0ed4, \n\tSTAT_ISR_TIMER_CTRL= 0x0ed8, \n\tSTAT_ISR_TIMER_TEST= 0x0ed9, \n};\n\nenum {\n\tLINKLED_OFF \t     = 0x01,\n\tLINKLED_ON  \t     = 0x02,\n\tLINKLED_LINKSYNC_OFF = 0x04,\n\tLINKLED_LINKSYNC_ON  = 0x08,\n\tLINKLED_BLINK_OFF    = 0x10,\n\tLINKLED_BLINK_ON     = 0x20,\n};\n\n \nenum {\n\tGMAC_CTRL\t= 0x0f00, \n\tGPHY_CTRL\t= 0x0f04, \n\tGMAC_IRQ_SRC\t= 0x0f08, \n\tGMAC_IRQ_MSK\t= 0x0f0c, \n\tGMAC_LINK_CTRL\t= 0x0f10, \n\n \n\tWOL_CTRL_STAT\t= 0x0f20, \n\tWOL_MATCH_CTL\t= 0x0f22, \n\tWOL_MATCH_RES\t= 0x0f23, \n\tWOL_MAC_ADDR\t= 0x0f24, \n\tWOL_PATT_RPTR\t= 0x0f2c, \n\n \n\tWOL_PATT_LEN_LO\t= 0x0f30, \n\tWOL_PATT_LEN_HI\t= 0x0f34, \n\n \n\tWOL_PATT_CNT_0\t= 0x0f38, \n\tWOL_PATT_CNT_4\t= 0x0f3c, \n};\n#define WOL_REGS(port, x)\t(x + (port)*0x80)\n\nenum {\n\tWOL_PATT_RAM_1\t= 0x1000, \n\tWOL_PATT_RAM_2\t= 0x1400, \n};\n#define WOL_PATT_RAM_BASE(port)\t(WOL_PATT_RAM_1 + (port)*0x400)\n\nenum {\n\tBASE_GMAC_1\t= 0x2800, \n\tBASE_GMAC_2\t= 0x3800, \n};\n\n \nenum {\n\tPHY_MARV_CTRL\t\t= 0x00, \n\tPHY_MARV_STAT\t\t= 0x01, \n\tPHY_MARV_ID0\t\t= 0x02, \n\tPHY_MARV_ID1\t\t= 0x03, \n\tPHY_MARV_AUNE_ADV\t= 0x04, \n\tPHY_MARV_AUNE_LP\t= 0x05, \n\tPHY_MARV_AUNE_EXP\t= 0x06, \n\tPHY_MARV_NEPG\t\t= 0x07, \n\tPHY_MARV_NEPG_LP\t= 0x08, \n\t \n\tPHY_MARV_1000T_CTRL\t= 0x09, \n\tPHY_MARV_1000T_STAT\t= 0x0a, \n\tPHY_MARV_EXT_STAT\t= 0x0f, \n\tPHY_MARV_PHY_CTRL\t= 0x10, \n\tPHY_MARV_PHY_STAT\t= 0x11, \n\tPHY_MARV_INT_MASK\t= 0x12, \n\tPHY_MARV_INT_STAT\t= 0x13, \n\tPHY_MARV_EXT_CTRL\t= 0x14, \n\tPHY_MARV_RXE_CNT\t= 0x15, \n\tPHY_MARV_EXT_ADR\t= 0x16, \n\tPHY_MARV_PORT_IRQ\t= 0x17, \n\tPHY_MARV_LED_CTRL\t= 0x18, \n\tPHY_MARV_LED_OVER\t= 0x19, \n\tPHY_MARV_EXT_CTRL_2\t= 0x1a, \n\tPHY_MARV_EXT_P_STAT\t= 0x1b, \n\tPHY_MARV_CABLE_DIAG\t= 0x1c, \n\tPHY_MARV_PAGE_ADDR\t= 0x1d, \n\tPHY_MARV_PAGE_DATA\t= 0x1e, \n\n \n\tPHY_MARV_FE_LED_PAR\t= 0x16, \n\tPHY_MARV_FE_LED_SER\t= 0x17, \n\tPHY_MARV_FE_VCT_TX\t= 0x1a, \n\tPHY_MARV_FE_VCT_RX\t= 0x1b, \n\tPHY_MARV_FE_SPEC_2\t= 0x1c, \n};\n\nenum {\n\tPHY_CT_RESET\t= 1<<15,  \n\tPHY_CT_LOOP\t= 1<<14,  \n\tPHY_CT_SPS_LSB\t= 1<<13,  \n\tPHY_CT_ANE\t= 1<<12,  \n\tPHY_CT_PDOWN\t= 1<<11,  \n\tPHY_CT_ISOL\t= 1<<10,  \n\tPHY_CT_RE_CFG\t= 1<<9,  \n\tPHY_CT_DUP_MD\t= 1<<8,  \n\tPHY_CT_COL_TST\t= 1<<7,  \n\tPHY_CT_SPS_MSB\t= 1<<6,  \n};\n\nenum {\n\tPHY_CT_SP1000\t= PHY_CT_SPS_MSB,  \n\tPHY_CT_SP100\t= PHY_CT_SPS_LSB,  \n\tPHY_CT_SP10\t= 0,\t\t   \n};\n\nenum {\n\tPHY_ST_EXT_ST\t= 1<<8,  \n\n\tPHY_ST_PRE_SUP\t= 1<<6,  \n\tPHY_ST_AN_OVER\t= 1<<5,  \n\tPHY_ST_REM_FLT\t= 1<<4,  \n\tPHY_ST_AN_CAP\t= 1<<3,  \n\tPHY_ST_LSYNC\t= 1<<2,  \n\tPHY_ST_JAB_DET\t= 1<<1,  \n\tPHY_ST_EXT_REG\t= 1<<0,  \n};\n\nenum {\n\tPHY_I1_OUI_MSK\t= 0x3f<<10,  \n\tPHY_I1_MOD_NUM\t= 0x3f<<4,  \n\tPHY_I1_REV_MSK\t= 0xf,  \n};\n\n \nenum {\n\tPHY_MARV_ID0_VAL= 0x0141,  \n\n\tPHY_BCOM_ID1_A1\t= 0x6041,\n\tPHY_BCOM_ID1_B2\t= 0x6043,\n\tPHY_BCOM_ID1_C0\t= 0x6044,\n\tPHY_BCOM_ID1_C5\t= 0x6047,\n\n\tPHY_MARV_ID1_B0\t= 0x0C23,  \n\tPHY_MARV_ID1_B2\t= 0x0C25,  \n\tPHY_MARV_ID1_C2\t= 0x0CC2,  \n\tPHY_MARV_ID1_Y2\t= 0x0C91,  \n\tPHY_MARV_ID1_FE = 0x0C83,  \n\tPHY_MARV_ID1_ECU= 0x0CB0,  \n};\n\n \nenum {\n\tPHY_AN_NXT_PG\t= 1<<15,  \n\tPHY_AN_ACK\t= 1<<14,  \n\tPHY_AN_RF\t= 1<<13,  \n\n\tPHY_AN_PAUSE_ASYM = 1<<11, \n\tPHY_AN_PAUSE_CAP = 1<<10,  \n\tPHY_AN_100BASE4\t= 1<<9,  \n\tPHY_AN_100FULL\t= 1<<8,  \n\tPHY_AN_100HALF\t= 1<<7,  \n\tPHY_AN_10FULL\t= 1<<6,  \n\tPHY_AN_10HALF\t= 1<<5,  \n\tPHY_AN_CSMA\t= 1<<0,  \n\tPHY_AN_SEL\t= 0x1f,  \n\tPHY_AN_FULL\t= PHY_AN_100FULL | PHY_AN_10FULL | PHY_AN_CSMA,\n\tPHY_AN_ALL\t= PHY_AN_10HALF | PHY_AN_10FULL |\n\t\t  \t  PHY_AN_100HALF | PHY_AN_100FULL,\n};\n\n \n \nenum {\n\tPHY_B_1000S_MSF\t= 1<<15,  \n\tPHY_B_1000S_MSR\t= 1<<14,  \n\tPHY_B_1000S_LRS\t= 1<<13,  \n\tPHY_B_1000S_RRS\t= 1<<12,  \n\tPHY_B_1000S_LP_FD\t= 1<<11,  \n\tPHY_B_1000S_LP_HD\t= 1<<10,  \n\t\t\t\t\t\t\t\t\t \n\tPHY_B_1000S_IEC\t= 0xff,  \n};\n\n \nenum {\n\tPHY_M_AN_NXT_PG\t= 1<<15,  \n\tPHY_M_AN_ACK\t= 1<<14,  \n\tPHY_M_AN_RF\t= 1<<13,  \n\n\tPHY_M_AN_ASP\t= 1<<11,  \n\tPHY_M_AN_PC\t= 1<<10,  \n\tPHY_M_AN_100_T4\t= 1<<9,  \n\tPHY_M_AN_100_FD\t= 1<<8,  \n\tPHY_M_AN_100_HD\t= 1<<7,  \n\tPHY_M_AN_10_FD\t= 1<<6,  \n\tPHY_M_AN_10_HD\t= 1<<5,  \n\tPHY_M_AN_SEL_MSK =0x1f<<4,\t \n};\n\n \nenum {\n\tPHY_M_AN_ASP_X\t= 1<<8,  \n\tPHY_M_AN_PC_X\t= 1<<7,  \n\tPHY_M_AN_1000X_AHD\t= 1<<6,  \n\tPHY_M_AN_1000X_AFD\t= 1<<5,  \n};\n\n \nenum {\n\tPHY_M_P_NO_PAUSE_X\t= 0<<7, \n\tPHY_M_P_SYM_MD_X\t= 1<<7,  \n\tPHY_M_P_ASYM_MD_X\t= 2<<7, \n\tPHY_M_P_BOTH_MD_X\t= 3<<7, \n};\n\n \nenum {\n\tPHY_M_1000C_TEST\t= 7<<13, \n\tPHY_M_1000C_MSE\t= 1<<12,  \n\tPHY_M_1000C_MSC\t= 1<<11,  \n\tPHY_M_1000C_MPD\t= 1<<10,  \n\tPHY_M_1000C_AFD\t= 1<<9,  \n\tPHY_M_1000C_AHD\t= 1<<8,  \n};\n\n \nenum {\n\tPHY_M_PC_TX_FFD_MSK\t= 3<<14, \n\tPHY_M_PC_RX_FFD_MSK\t= 3<<12, \n\tPHY_M_PC_ASS_CRS_TX\t= 1<<11,  \n\tPHY_M_PC_FL_GOOD\t= 1<<10,  \n\tPHY_M_PC_EN_DET_MSK\t= 3<<8, \n\tPHY_M_PC_ENA_EXT_D\t= 1<<7,  \n\tPHY_M_PC_MDIX_MSK\t= 3<<5, \n\tPHY_M_PC_DIS_125CLK\t= 1<<4,  \n\tPHY_M_PC_MAC_POW_UP\t= 1<<3,  \n\tPHY_M_PC_SQE_T_ENA\t= 1<<2,  \n\tPHY_M_PC_POL_R_DIS\t= 1<<1,  \n\tPHY_M_PC_DIS_JABBER\t= 1<<0,  \n};\n\nenum {\n\tPHY_M_PC_EN_DET\t\t= 2<<8,\t \n\tPHY_M_PC_EN_DET_PLUS\t= 3<<8,  \n};\n\n#define PHY_M_PC_MDI_XMODE(x)\t(((u16)(x)<<5) & PHY_M_PC_MDIX_MSK)\n\nenum {\n\tPHY_M_PC_MAN_MDI\t= 0,  \n\tPHY_M_PC_MAN_MDIX\t= 1,  \n\tPHY_M_PC_ENA_AUTO\t= 3,  \n};\n\n \nenum {\n\tPHY_M_PC_COP_TX_DIS\t= 1<<3,  \n\tPHY_M_PC_POW_D_ENA\t= 1<<2,\t \n};\n\n \nenum {\n\tPHY_M_PC_ENA_DTE_DT\t= 1<<15,  \n\tPHY_M_PC_ENA_ENE_DT\t= 1<<14,  \n\tPHY_M_PC_DIS_NLP_CK\t= 1<<13,  \n\tPHY_M_PC_ENA_LIP_NP\t= 1<<12,  \n\tPHY_M_PC_DIS_NLP_GN\t= 1<<11,  \n\n\tPHY_M_PC_DIS_SCRAMB\t= 1<<9,  \n\tPHY_M_PC_DIS_FEFI\t= 1<<8,  \n\n\tPHY_M_PC_SH_TP_SEL\t= 1<<6,  \n\tPHY_M_PC_RX_FD_MSK\t= 3<<2, \n};\n\n \nenum {\n\tPHY_M_PS_SPEED_MSK\t= 3<<14,  \n\tPHY_M_PS_SPEED_1000\t= 1<<15,  \n\tPHY_M_PS_SPEED_100\t= 1<<14,  \n\tPHY_M_PS_SPEED_10\t= 0,\t  \n\tPHY_M_PS_FULL_DUP\t= 1<<13,  \n\tPHY_M_PS_PAGE_REC\t= 1<<12,  \n\tPHY_M_PS_SPDUP_RES\t= 1<<11,  \n\tPHY_M_PS_LINK_UP\t= 1<<10,  \n\tPHY_M_PS_CABLE_MSK\t= 7<<7,   \n\tPHY_M_PS_MDI_X_STAT\t= 1<<6,   \n\tPHY_M_PS_DOWNS_STAT\t= 1<<5,   \n\tPHY_M_PS_ENDET_STAT\t= 1<<4,   \n\tPHY_M_PS_TX_P_EN\t= 1<<3,   \n\tPHY_M_PS_RX_P_EN\t= 1<<2,   \n\tPHY_M_PS_POL_REV\t= 1<<1,   \n\tPHY_M_PS_JABBER\t\t= 1<<0,   \n};\n\n#define PHY_M_PS_PAUSE_MSK\t(PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)\n\n \nenum {\n\tPHY_M_PS_DTE_DETECT\t= 1<<15,  \n\tPHY_M_PS_RES_SPEED\t= 1<<14,  \n};\n\nenum {\n\tPHY_M_IS_AN_ERROR\t= 1<<15,  \n\tPHY_M_IS_LSP_CHANGE\t= 1<<14,  \n\tPHY_M_IS_DUP_CHANGE\t= 1<<13,  \n\tPHY_M_IS_AN_PR\t\t= 1<<12,  \n\tPHY_M_IS_AN_COMPL\t= 1<<11,  \n\tPHY_M_IS_LST_CHANGE\t= 1<<10,  \n\tPHY_M_IS_SYMB_ERROR\t= 1<<9,  \n\tPHY_M_IS_FALSE_CARR\t= 1<<8,  \n\tPHY_M_IS_FIFO_ERROR\t= 1<<7,  \n\tPHY_M_IS_MDI_CHANGE\t= 1<<6,  \n\tPHY_M_IS_DOWNSH_DET\t= 1<<5,  \n\tPHY_M_IS_END_CHANGE\t= 1<<4,  \n\n\tPHY_M_IS_DTE_CHANGE\t= 1<<2,  \n\tPHY_M_IS_POL_CHANGE\t= 1<<1,  \n\tPHY_M_IS_JABBER\t\t= 1<<0,  \n\n\tPHY_M_DEF_MSK\t\t= PHY_M_IS_LSP_CHANGE | PHY_M_IS_LST_CHANGE\n\t\t\t\t | PHY_M_IS_DUP_CHANGE,\n\tPHY_M_AN_MSK\t       = PHY_M_IS_AN_ERROR | PHY_M_IS_AN_COMPL,\n};\n\n\n \nenum {\n\tPHY_M_EC_ENA_BC_EXT = 1<<15,  \n\tPHY_M_EC_ENA_LIN_LB = 1<<14,  \n\n\tPHY_M_EC_DIS_LINK_P = 1<<12,  \n\tPHY_M_EC_M_DSC_MSK  = 3<<10,  \n\t\t\t\t\t \n\tPHY_M_EC_S_DSC_MSK  = 3<<8, \n\t\t\t\t        \n\tPHY_M_EC_M_DSC_MSK2 = 7<<9, \n\t\t\t\t\t \n\tPHY_M_EC_DOWN_S_ENA = 1<<8,  \n\t\t\t\t\t \n\tPHY_M_EC_RX_TIM_CT  = 1<<7,  \n\tPHY_M_EC_MAC_S_MSK  = 7<<4, \n\tPHY_M_EC_FIB_AN_ENA = 1<<3,  \n\tPHY_M_EC_DTE_D_ENA  = 1<<2,  \n\tPHY_M_EC_TX_TIM_CT  = 1<<1,  \n\tPHY_M_EC_TRANS_DIS  = 1<<0,  \n\n\tPHY_M_10B_TE_ENABLE = 1<<7,  \n};\n#define PHY_M_EC_M_DSC(x)\t((u16)(x)<<10 & PHY_M_EC_M_DSC_MSK)\n\t\t\t\t\t \n#define PHY_M_EC_S_DSC(x)\t((u16)(x)<<8 & PHY_M_EC_S_DSC_MSK)\n\t\t\t\t\t \n#define PHY_M_EC_DSC_2(x)\t((u16)(x)<<9 & PHY_M_EC_M_DSC_MSK2)\n\t\t\t\t\t \n#define PHY_M_EC_MAC_S(x)\t((u16)(x)<<4 & PHY_M_EC_MAC_S_MSK)\n\t\t\t\t\t \n\n \nenum {\n\tPHY_M_PC_DIS_LINK_Pa\t= 1<<15, \n\tPHY_M_PC_DSC_MSK\t= 7<<12, \n\tPHY_M_PC_DOWN_S_ENA\t= 1<<11, \n};\n \n\n#define PHY_M_PC_DSC(x)\t\t\t(((u16)(x)<<12) & PHY_M_PC_DSC_MSK)\n\t\t\t\t\t\t\t\t\t\t\t \nenum {\n\tMAC_TX_CLK_0_MHZ\t= 2,\n\tMAC_TX_CLK_2_5_MHZ\t= 6,\n\tMAC_TX_CLK_25_MHZ \t= 7,\n};\n\n \nenum {\n\tPHY_M_LEDC_DIS_LED\t= 1<<15,  \n\tPHY_M_LEDC_PULS_MSK\t= 7<<12, \n\tPHY_M_LEDC_F_INT\t= 1<<11,  \n\tPHY_M_LEDC_BL_R_MSK\t= 7<<8, \n\tPHY_M_LEDC_DP_C_LSB\t= 1<<7,  \n\tPHY_M_LEDC_TX_C_LSB\t= 1<<6,  \n\tPHY_M_LEDC_LK_C_MSK\t= 7<<3, \n\t\t\t\t\t \n};\n\nenum {\n\tPHY_M_LEDC_LINK_MSK\t= 3<<3, \n\t\t\t\t\t\t\t\t\t \n\tPHY_M_LEDC_DP_CTRL\t= 1<<2,  \n\tPHY_M_LEDC_DP_C_MSB\t= 1<<2,  \n\tPHY_M_LEDC_RX_CTRL\t= 1<<1,  \n\tPHY_M_LEDC_TX_CTRL\t= 1<<0,  \n\tPHY_M_LEDC_TX_C_MSB\t= 1<<0,  \n};\n\n#define PHY_M_LED_PULS_DUR(x)\t(((u16)(x)<<12) & PHY_M_LEDC_PULS_MSK)\n\n \nenum {\n\tPHY_M_POLC_LS1M_MSK\t= 0xf<<12,  \n\tPHY_M_POLC_IS0M_MSK\t= 0xf<<8,   \n\tPHY_M_POLC_LOS_MSK\t= 0x3<<6,   \n\tPHY_M_POLC_INIT_MSK\t= 0x3<<4,   \n\tPHY_M_POLC_STA1_MSK\t= 0x3<<2,   \n\tPHY_M_POLC_STA0_MSK\t= 0x3,      \n};\n\n#define PHY_M_POLC_LS1_P_MIX(x)\t(((x)<<12) & PHY_M_POLC_LS1M_MSK)\n#define PHY_M_POLC_IS0_P_MIX(x)\t(((x)<<8) & PHY_M_POLC_IS0M_MSK)\n#define PHY_M_POLC_LOS_CTRL(x)\t(((x)<<6) & PHY_M_POLC_LOS_MSK)\n#define PHY_M_POLC_INIT_CTRL(x)\t(((x)<<4) & PHY_M_POLC_INIT_MSK)\n#define PHY_M_POLC_STA1_CTRL(x)\t(((x)<<2) & PHY_M_POLC_STA1_MSK)\n#define PHY_M_POLC_STA0_CTRL(x)\t(((x)<<0) & PHY_M_POLC_STA0_MSK)\n\nenum {\n\tPULS_NO_STR\t= 0, \n\tPULS_21MS\t= 1, \n\tPULS_42MS\t= 2, \n\tPULS_84MS\t= 3, \n\tPULS_170MS\t= 4, \n\tPULS_340MS\t= 5, \n\tPULS_670MS\t= 6, \n\tPULS_1300MS\t= 7, \n};\n\n#define PHY_M_LED_BLINK_RT(x)\t(((u16)(x)<<8) & PHY_M_LEDC_BL_R_MSK)\n\nenum {\n\tBLINK_42MS\t= 0, \n\tBLINK_84MS\t= 1, \n\tBLINK_170MS\t= 2, \n\tBLINK_340MS\t= 3, \n\tBLINK_670MS\t= 4, \n};\n\n \n#define PHY_M_LED_MO_SGMII(x)\t((x)<<14)\t \n\n#define PHY_M_LED_MO_DUP(x)\t((x)<<10)\t \n#define PHY_M_LED_MO_10(x)\t((x)<<8)\t \n#define PHY_M_LED_MO_100(x)\t((x)<<6)\t \n#define PHY_M_LED_MO_1000(x)\t((x)<<4)\t \n#define PHY_M_LED_MO_RX(x)\t((x)<<2)\t \n#define PHY_M_LED_MO_TX(x)\t((x)<<0)\t \n\nenum led_mode {\n\tMO_LED_NORM  = 0,\n\tMO_LED_BLINK = 1,\n\tMO_LED_OFF   = 2,\n\tMO_LED_ON    = 3,\n};\n\n \nenum {\n\tPHY_M_EC2_FI_IMPED\t= 1<<6,  \n\tPHY_M_EC2_FO_IMPED\t= 1<<5,  \n\tPHY_M_EC2_FO_M_CLK\t= 1<<4,  \n\tPHY_M_EC2_FO_BOOST\t= 1<<3,  \n\tPHY_M_EC2_FO_AM_MSK\t= 7, \n};\n\n \nenum {\n\tPHY_M_FC_AUTO_SEL\t= 1<<15,  \n\tPHY_M_FC_AN_REG_ACC\t= 1<<14,  \n\tPHY_M_FC_RESOLUTION\t= 1<<13,  \n\tPHY_M_SER_IF_AN_BP\t= 1<<12,  \n\tPHY_M_SER_IF_BP_ST\t= 1<<11,  \n\tPHY_M_IRQ_POLARITY\t= 1<<10,  \n\tPHY_M_DIS_AUT_MED\t= 1<<9,  \n\t \n\n\tPHY_M_UNDOC1\t\t= 1<<7,  \n\tPHY_M_DTE_POW_STAT\t= 1<<4,  \n\tPHY_M_MODE_MASK\t= 0xf,  \n};\n\n \n \n\t\t\t\t\t\t\t\t\t \nenum {\n\tPHY_M_FELP_LED2_MSK = 0xf<<8,\t \n\tPHY_M_FELP_LED1_MSK = 0xf<<4,\t \n\tPHY_M_FELP_LED0_MSK = 0xf,  \n};\n\n#define PHY_M_FELP_LED2_CTRL(x)\t(((u16)(x)<<8) & PHY_M_FELP_LED2_MSK)\n#define PHY_M_FELP_LED1_CTRL(x)\t(((u16)(x)<<4) & PHY_M_FELP_LED1_MSK)\n#define PHY_M_FELP_LED0_CTRL(x)\t(((u16)(x)<<0) & PHY_M_FELP_LED0_MSK)\n\nenum {\n\tLED_PAR_CTRL_COLX\t= 0x00,\n\tLED_PAR_CTRL_ERROR\t= 0x01,\n\tLED_PAR_CTRL_DUPLEX\t= 0x02,\n\tLED_PAR_CTRL_DP_COL\t= 0x03,\n\tLED_PAR_CTRL_SPEED\t= 0x04,\n\tLED_PAR_CTRL_LINK\t= 0x05,\n\tLED_PAR_CTRL_TX\t\t= 0x06,\n\tLED_PAR_CTRL_RX\t\t= 0x07,\n\tLED_PAR_CTRL_ACT\t= 0x08,\n\tLED_PAR_CTRL_LNK_RX\t= 0x09,\n\tLED_PAR_CTRL_LNK_AC\t= 0x0a,\n\tLED_PAR_CTRL_ACT_BL\t= 0x0b,\n\tLED_PAR_CTRL_TX_BL\t= 0x0c,\n\tLED_PAR_CTRL_RX_BL\t= 0x0d,\n\tLED_PAR_CTRL_COL_BL\t= 0x0e,\n\tLED_PAR_CTRL_INACT\t= 0x0f\n};\n\n \nenum {\n\tPHY_M_FESC_DIS_WAIT\t= 1<<2,  \n\tPHY_M_FESC_ENA_MCLK\t= 1<<1,  \n\tPHY_M_FESC_SEL_CL_A\t= 1<<0,  \n};\n\n \n \nenum {\n\tPHY_M_FIB_FORCE_LNK\t= 1<<10, \n\tPHY_M_FIB_SIGD_POL\t= 1<<9,\t \n\tPHY_M_FIB_TX_DIS\t= 1<<3,\t \n};\n\n \n \nenum {\n\tPHY_M_MAC_MD_MSK\t= 7<<7,  \n\tPHY_M_MAC_GMIF_PUP\t= 1<<3,\t \n\tPHY_M_MAC_MD_AUTO\t= 3, \n\tPHY_M_MAC_MD_COPPER\t= 5, \n\tPHY_M_MAC_MD_1000BX\t= 7, \n};\n#define PHY_M_MAC_MODE_SEL(x)\t(((x)<<7) & PHY_M_MAC_MD_MSK)\n\n \nenum {\n\tPHY_M_LEDC_LOS_MSK\t= 0xf<<12, \n\tPHY_M_LEDC_INIT_MSK\t= 0xf<<8,  \n\tPHY_M_LEDC_STA1_MSK\t= 0xf<<4, \n\tPHY_M_LEDC_STA0_MSK\t= 0xf,  \n};\n\n#define PHY_M_LEDC_LOS_CTRL(x)\t(((x)<<12) & PHY_M_LEDC_LOS_MSK)\n#define PHY_M_LEDC_INIT_CTRL(x)\t(((x)<<8) & PHY_M_LEDC_INIT_MSK)\n#define PHY_M_LEDC_STA1_CTRL(x)\t(((x)<<4) & PHY_M_LEDC_STA1_MSK)\n#define PHY_M_LEDC_STA0_CTRL(x)\t(((x)<<0) & PHY_M_LEDC_STA0_MSK)\n\n \n \nenum {\n\tGM_GP_STAT\t= 0x0000,\t \n\tGM_GP_CTRL\t= 0x0004,\t \n\tGM_TX_CTRL\t= 0x0008,\t \n\tGM_RX_CTRL\t= 0x000c,\t \n\tGM_TX_FLOW_CTRL\t= 0x0010,\t \n\tGM_TX_PARAM\t= 0x0014,\t \n\tGM_SERIAL_MODE\t= 0x0018,\t \n \n\tGM_SRC_ADDR_1L\t= 0x001c,\t \n\tGM_SRC_ADDR_1M\t= 0x0020,\t \n\tGM_SRC_ADDR_1H\t= 0x0024,\t \n\tGM_SRC_ADDR_2L\t= 0x0028,\t \n\tGM_SRC_ADDR_2M\t= 0x002c,\t \n\tGM_SRC_ADDR_2H\t= 0x0030,\t \n\n \n\tGM_MC_ADDR_H1\t= 0x0034,\t \n\tGM_MC_ADDR_H2\t= 0x0038,\t \n\tGM_MC_ADDR_H3\t= 0x003c,\t \n\tGM_MC_ADDR_H4\t= 0x0040,\t \n\n \n\tGM_TX_IRQ_SRC\t= 0x0044,\t \n\tGM_RX_IRQ_SRC\t= 0x0048,\t \n\tGM_TR_IRQ_SRC\t= 0x004c,\t \n\n \n\tGM_TX_IRQ_MSK\t= 0x0050,\t \n\tGM_RX_IRQ_MSK\t= 0x0054,\t \n\tGM_TR_IRQ_MSK\t= 0x0058,\t \n\n \n\tGM_SMI_CTRL\t= 0x0080,\t \n\tGM_SMI_DATA\t= 0x0084,\t \n\tGM_PHY_ADDR\t= 0x0088,\t \n \n\tGM_MIB_CNT_BASE\t= 0x0100,\t \n\tGM_MIB_CNT_END\t= 0x025C,\t \n};\n\n\n \nenum {\n\tGM_RXF_UC_OK    = GM_MIB_CNT_BASE + 0,\t \n\tGM_RXF_BC_OK\t= GM_MIB_CNT_BASE + 8,\t \n\tGM_RXF_MPAUSE\t= GM_MIB_CNT_BASE + 16,\t \n\tGM_RXF_MC_OK\t= GM_MIB_CNT_BASE + 24,\t \n\tGM_RXF_FCS_ERR\t= GM_MIB_CNT_BASE + 32,\t \n\n\tGM_RXO_OK_LO\t= GM_MIB_CNT_BASE + 48,\t \n\tGM_RXO_OK_HI\t= GM_MIB_CNT_BASE + 56,\t \n\tGM_RXO_ERR_LO\t= GM_MIB_CNT_BASE + 64,\t \n\tGM_RXO_ERR_HI\t= GM_MIB_CNT_BASE + 72,\t \n\tGM_RXF_SHT\t= GM_MIB_CNT_BASE + 80,\t \n\tGM_RXE_FRAG\t= GM_MIB_CNT_BASE + 88,\t \n\tGM_RXF_64B\t= GM_MIB_CNT_BASE + 96,\t \n\tGM_RXF_127B\t= GM_MIB_CNT_BASE + 104, \n\tGM_RXF_255B\t= GM_MIB_CNT_BASE + 112, \n\tGM_RXF_511B\t= GM_MIB_CNT_BASE + 120, \n\tGM_RXF_1023B\t= GM_MIB_CNT_BASE + 128, \n\tGM_RXF_1518B\t= GM_MIB_CNT_BASE + 136, \n\tGM_RXF_MAX_SZ\t= GM_MIB_CNT_BASE + 144, \n\tGM_RXF_LNG_ERR\t= GM_MIB_CNT_BASE + 152, \n\tGM_RXF_JAB_PKT\t= GM_MIB_CNT_BASE + 160, \n\n\tGM_RXE_FIFO_OV\t= GM_MIB_CNT_BASE + 176, \n\tGM_TXF_UC_OK\t= GM_MIB_CNT_BASE + 192, \n\tGM_TXF_BC_OK\t= GM_MIB_CNT_BASE + 200, \n\tGM_TXF_MPAUSE\t= GM_MIB_CNT_BASE + 208, \n\tGM_TXF_MC_OK\t= GM_MIB_CNT_BASE + 216, \n\tGM_TXO_OK_LO\t= GM_MIB_CNT_BASE + 224, \n\tGM_TXO_OK_HI\t= GM_MIB_CNT_BASE + 232, \n\tGM_TXF_64B\t= GM_MIB_CNT_BASE + 240, \n\tGM_TXF_127B\t= GM_MIB_CNT_BASE + 248, \n\tGM_TXF_255B\t= GM_MIB_CNT_BASE + 256, \n\tGM_TXF_511B\t= GM_MIB_CNT_BASE + 264, \n\tGM_TXF_1023B\t= GM_MIB_CNT_BASE + 272, \n\tGM_TXF_1518B\t= GM_MIB_CNT_BASE + 280, \n\tGM_TXF_MAX_SZ\t= GM_MIB_CNT_BASE + 288, \n\n\tGM_TXF_COL\t= GM_MIB_CNT_BASE + 304, \n\tGM_TXF_LAT_COL\t= GM_MIB_CNT_BASE + 312, \n\tGM_TXF_ABO_COL\t= GM_MIB_CNT_BASE + 320, \n\tGM_TXF_MUL_COL\t= GM_MIB_CNT_BASE + 328, \n\tGM_TXF_SNG_COL\t= GM_MIB_CNT_BASE + 336, \n\tGM_TXE_FIFO_UR\t= GM_MIB_CNT_BASE + 344, \n};\n\n \n \nenum {\n\tGM_GPSR_SPEED\t\t= 1<<15,  \n\tGM_GPSR_DUPLEX\t\t= 1<<14,  \n\tGM_GPSR_FC_TX_DIS\t= 1<<13,  \n\tGM_GPSR_LINK_UP\t\t= 1<<12,  \n\tGM_GPSR_PAUSE\t\t= 1<<11,  \n\tGM_GPSR_TX_ACTIVE\t= 1<<10,  \n\tGM_GPSR_EXC_COL\t\t= 1<<9,\t \n\tGM_GPSR_LAT_COL\t\t= 1<<8,\t \n\n\tGM_GPSR_PHY_ST_CH\t= 1<<5,\t \n\tGM_GPSR_GIG_SPEED\t= 1<<4,\t \n\tGM_GPSR_PART_MODE\t= 1<<3,\t \n\tGM_GPSR_FC_RX_DIS\t= 1<<2,\t \n\tGM_GPSR_PROM_EN\t\t= 1<<1,\t \n};\n\n \nenum {\n\tGM_GPCR_PROM_ENA\t= 1<<14,\t \n\tGM_GPCR_FC_TX_DIS\t= 1<<13,  \n\tGM_GPCR_TX_ENA\t\t= 1<<12,  \n\tGM_GPCR_RX_ENA\t\t= 1<<11,  \n\tGM_GPCR_BURST_ENA\t= 1<<10,  \n\tGM_GPCR_LOOP_ENA\t= 1<<9,\t \n\tGM_GPCR_PART_ENA\t= 1<<8,\t \n\tGM_GPCR_GIGS_ENA\t= 1<<7,\t \n\tGM_GPCR_FL_PASS\t\t= 1<<6,\t \n\tGM_GPCR_DUP_FULL\t= 1<<5,\t \n\tGM_GPCR_FC_RX_DIS\t= 1<<4,\t \n\tGM_GPCR_SPEED_100\t= 1<<3,    \n\tGM_GPCR_AU_DUP_DIS\t= 1<<2,\t \n\tGM_GPCR_AU_FCT_DIS\t= 1<<1,\t \n\tGM_GPCR_AU_SPD_DIS\t= 1<<0,\t \n};\n\n#define GM_GPCR_SPEED_1000\t(GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)\n\n \nenum {\n\tGM_TXCR_FORCE_JAM\t= 1<<15,  \n\tGM_TXCR_CRC_DIS\t\t= 1<<14,  \n\tGM_TXCR_PAD_DIS\t\t= 1<<13,  \n\tGM_TXCR_COL_THR_MSK\t= 7<<10,  \n};\n\n#define TX_COL_THR(x)\t\t(((x)<<10) & GM_TXCR_COL_THR_MSK)\n#define TX_COL_DEF\t\t0x04\n\n \nenum {\n\tGM_RXCR_UCF_ENA\t= 1<<15,  \n\tGM_RXCR_MCF_ENA\t= 1<<14,  \n\tGM_RXCR_CRC_DIS\t= 1<<13,  \n\tGM_RXCR_PASS_FC\t= 1<<12,  \n};\n\n \nenum {\n\tGM_TXPA_JAMLEN_MSK\t= 0x03<<14,\t \n\tGM_TXPA_JAMIPG_MSK\t= 0x1f<<9,\t \n\tGM_TXPA_JAMDAT_MSK\t= 0x1f<<4,\t \n\tGM_TXPA_BO_LIM_MSK\t= 0x0f,\t\t \n\n\tTX_JAM_LEN_DEF\t\t= 0x03,\n\tTX_JAM_IPG_DEF\t\t= 0x0b,\n\tTX_IPG_JAM_DEF\t\t= 0x1c,\n\tTX_BOF_LIM_DEF\t\t= 0x04,\n};\n\n#define TX_JAM_LEN_VAL(x)\t(((x)<<14) & GM_TXPA_JAMLEN_MSK)\n#define TX_JAM_IPG_VAL(x)\t(((x)<<9)  & GM_TXPA_JAMIPG_MSK)\n#define TX_IPG_JAM_DATA(x)\t(((x)<<4)  & GM_TXPA_JAMDAT_MSK)\n#define TX_BACK_OFF_LIM(x)\t((x) & GM_TXPA_BO_LIM_MSK)\n\n\n \nenum {\n\tGM_SMOD_DATABL_MSK\t= 0x1f<<11,  \n\tGM_SMOD_LIMIT_4\t\t= 1<<10,  \n\tGM_SMOD_VLAN_ENA\t= 1<<9,\t  \n\tGM_SMOD_JUMBO_ENA\t= 1<<8,\t  \n\n\tGM_NEW_FLOW_CTRL\t= 1<<6,\t  \n\n\tGM_SMOD_IPG_MSK\t\t= 0x1f\t  \n};\n\n#define DATA_BLIND_VAL(x)\t(((x)<<11) & GM_SMOD_DATABL_MSK)\n#define IPG_DATA_VAL(x)\t\t(x & GM_SMOD_IPG_MSK)\n\n#define DATA_BLIND_DEF\t\t0x04\n#define IPG_DATA_DEF_1000\t0x1e\n#define IPG_DATA_DEF_10_100\t0x18\n\n \nenum {\n\tGM_SMI_CT_PHY_A_MSK\t= 0x1f<<11, \n\tGM_SMI_CT_REG_A_MSK\t= 0x1f<<6, \n\tGM_SMI_CT_OP_RD\t\t= 1<<5,\t \n\tGM_SMI_CT_RD_VAL\t= 1<<4,\t \n\tGM_SMI_CT_BUSY\t\t= 1<<3,\t \n};\n\n#define GM_SMI_CT_PHY_AD(x)\t(((u16)(x)<<11) & GM_SMI_CT_PHY_A_MSK)\n#define GM_SMI_CT_REG_AD(x)\t(((u16)(x)<<6) & GM_SMI_CT_REG_A_MSK)\n\n \nenum {\n\tGM_PAR_MIB_CLR\t= 1<<5,\t \n\tGM_PAR_MIB_TST\t= 1<<4,\t \n};\n\n \nenum {\n\tGMR_FS_LEN\t= 0x7fff<<16,  \n\tGMR_FS_VLAN\t= 1<<13,  \n\tGMR_FS_JABBER\t= 1<<12,  \n\tGMR_FS_UN_SIZE\t= 1<<11,  \n\tGMR_FS_MC\t= 1<<10,  \n\tGMR_FS_BC\t= 1<<9,   \n\tGMR_FS_RX_OK\t= 1<<8,   \n\tGMR_FS_GOOD_FC\t= 1<<7,   \n\tGMR_FS_BAD_FC\t= 1<<6,   \n\tGMR_FS_MII_ERR\t= 1<<5,   \n\tGMR_FS_LONG_ERR\t= 1<<4,   \n\tGMR_FS_FRAGMENT\t= 1<<3,   \n\n\tGMR_FS_CRC_ERR\t= 1<<1,   \n\tGMR_FS_RX_FF_OV\t= 1<<0,   \n\n\tGMR_FS_ANY_ERR\t= GMR_FS_RX_FF_OV | GMR_FS_CRC_ERR |\n\t\t\t  GMR_FS_FRAGMENT | GMR_FS_LONG_ERR |\n\t\t  \t  GMR_FS_MII_ERR | GMR_FS_BAD_FC |\n\t\t\t  GMR_FS_UN_SIZE | GMR_FS_JABBER,\n};\n\n \nenum {\n\tRX_GCLKMAC_ENA\t= 1<<31,\t \n\tRX_GCLKMAC_OFF\t= 1<<30,\n\n\tRX_STFW_DIS\t= 1<<29,\t \n\tRX_STFW_ENA\t= 1<<28,\n\n\tRX_TRUNC_ON\t= 1<<27,  \t \n\tRX_TRUNC_OFF\t= 1<<26, \t \n\tRX_VLAN_STRIP_ON = 1<<25,\t \n\tRX_VLAN_STRIP_OFF = 1<<24,\t \n\n\tRX_MACSEC_FLUSH_ON  = 1<<23,\n\tRX_MACSEC_FLUSH_OFF = 1<<22,\n\tRX_MACSEC_ASF_FLUSH_ON = 1<<21,\n\tRX_MACSEC_ASF_FLUSH_OFF = 1<<20,\n\n\tGMF_RX_OVER_ON      = 1<<19,\t \n\tGMF_RX_OVER_OFF     = 1<<18,\t \n\tGMF_ASF_RX_OVER_ON  = 1<<17,\t \n\tGMF_ASF_RX_OVER_OFF = 1<<16,\t \n\n\tGMF_WP_TST_ON\t= 1<<14,\t \n\tGMF_WP_TST_OFF\t= 1<<13,\t \n\tGMF_WP_STEP\t= 1<<12,\t \n\n\tGMF_RP_TST_ON\t= 1<<10,\t \n\tGMF_RP_TST_OFF\t= 1<<9,\t\t \n\tGMF_RP_STEP\t= 1<<8,\t\t \n\tGMF_RX_F_FL_ON\t= 1<<7,\t\t \n\tGMF_RX_F_FL_OFF\t= 1<<6,\t\t \n\tGMF_CLI_RX_FO\t= 1<<5,\t\t \n\tGMF_CLI_RX_C\t= 1<<4,\t\t \n\n\tGMF_OPER_ON\t= 1<<3,\t\t \n\tGMF_OPER_OFF\t= 1<<2,\t\t \n\tGMF_RST_CLR\t= 1<<1,\t\t \n\tGMF_RST_SET\t= 1<<0,\t\t \n\n\tRX_GMF_FL_THR_DEF = 0xa,\t \n\n\tGMF_RX_CTRL_DEF\t= GMF_OPER_ON | GMF_RX_F_FL_ON,\n};\n\n \nenum {\n\tRX_IPV6_SA_MOB_ENA\t= 1<<9,\t \n\tRX_IPV6_SA_MOB_DIS\t= 1<<8,\t \n\tRX_IPV6_DA_MOB_ENA\t= 1<<7,\t \n\tRX_IPV6_DA_MOB_DIS\t= 1<<6,\t \n\tRX_PTR_SYNCDLY_ENA\t= 1<<5,\t \n\tRX_PTR_SYNCDLY_DIS\t= 1<<4,\t \n\tRX_ASF_NEWFLAG_ENA\t= 1<<3,\t \n\tRX_ASF_NEWFLAG_DIS\t= 1<<2,\t \n\tRX_FLSH_MISSPKT_ENA\t= 1<<1,\t \n\tRX_FLSH_MISSPKT_DIS\t= 1<<0,\t \n};\n\n \nenum {\n\tTX_DYN_WM_ENA\t= 3,\t \n};\n\n \nenum {\n\tTX_STFW_DIS\t= 1<<31, \n\tTX_STFW_ENA\t= 1<<30, \n\n\tTX_VLAN_TAG_ON\t= 1<<25, \n\tTX_VLAN_TAG_OFF\t= 1<<24, \n\n\tTX_PCI_JUM_ENA  = 1<<23, \n\tTX_PCI_JUM_DIS  = 1<<22, \n\n\tGMF_WSP_TST_ON\t= 1<<18, \n\tGMF_WSP_TST_OFF\t= 1<<17, \n\tGMF_WSP_STEP\t= 1<<16, \n\n\tGMF_CLI_TX_FU\t= 1<<6,\t \n\tGMF_CLI_TX_FC\t= 1<<5,\t \n\tGMF_CLI_TX_PE\t= 1<<4,\t \n};\n\n \nenum {\n\tGMT_ST_START\t= 1<<2,\t \n\tGMT_ST_STOP\t= 1<<1,\t \n\tGMT_ST_CLR_IRQ\t= 1<<0,\t \n};\n\n \nenum {\n\tY2_ASF_OS_PRES\t= 1<<4,\t \n\tY2_ASF_RESET\t= 1<<3,\t \n\tY2_ASF_RUNNING\t= 1<<2,\t \n\tY2_ASF_CLR_HSTI = 1<<1,\t \n\tY2_ASF_IRQ\t= 1<<0,\t \n\n\tY2_ASF_UC_STATE = 3<<2,\t \n\tY2_ASF_CLK_HALT\t= 0,\t \n};\n\n \nenum {\n\tY2_ASF_CLR_ASFI = 1<<1,\t \n\tY2_ASF_HOST_IRQ = 1<<0,\t \n};\n \nenum {\n\tHCU_CCSR_SMBALERT_MONITOR= 1<<27,  \n\tHCU_CCSR_CPU_SLEEP\t= 1<<26,  \n\t \n\tHCU_CCSR_CS_TO\t\t= 1<<25,\n\tHCU_CCSR_WDOG\t\t= 1<<24,  \n\n\tHCU_CCSR_CLR_IRQ_HOST\t= 1<<17,  \n\tHCU_CCSR_SET_IRQ_HCU\t= 1<<16,  \n\n\tHCU_CCSR_AHB_RST\t= 1<<9,  \n\tHCU_CCSR_CPU_RST_MODE\t= 1<<8,  \n\n\tHCU_CCSR_SET_SYNC_CPU\t= 1<<5,\n\tHCU_CCSR_CPU_CLK_DIVIDE_MSK = 3<<3, \n\tHCU_CCSR_CPU_CLK_DIVIDE_BASE= 1<<3,\n\tHCU_CCSR_OS_PRSNT\t= 1<<2,  \n \n\tHCU_CCSR_UC_STATE_MSK\t= 3,\n\tHCU_CCSR_UC_STATE_BASE\t= 1<<0,\n\tHCU_CCSR_ASF_RESET\t= 0,\n\tHCU_CCSR_ASF_HALTED\t= 1<<1,\n\tHCU_CCSR_ASF_RUNNING\t= 1<<0,\n};\n\n \nenum {\n\tHCU_HCSR_SET_IRQ_CPU\t= 1<<16,  \n\n\tHCU_HCSR_CLR_IRQ_HCU\t= 1<<1,  \n\tHCU_HCSR_SET_IRQ_HOST\t= 1<<0,\t \n};\n\n \nenum {\n\tSC_STAT_CLR_IRQ\t= 1<<4,\t \n\tSC_STAT_OP_ON\t= 1<<3,\t \n\tSC_STAT_OP_OFF\t= 1<<2,\t \n\tSC_STAT_RST_CLR\t= 1<<1,\t \n\tSC_STAT_RST_SET\t= 1<<0,\t \n};\n\n \nenum {\n\tGMC_SET_RST\t    = 1<<15, \n\tGMC_SEC_RST_OFF     = 1<<14, \n\tGMC_BYP_MACSECRX_ON = 1<<13, \n\tGMC_BYP_MACSECRX_OFF= 1<<12, \n\tGMC_BYP_MACSECTX_ON = 1<<11, \n\tGMC_BYP_MACSECTX_OFF= 1<<10, \n\tGMC_BYP_RETR_ON\t= 1<<9,  \n\tGMC_BYP_RETR_OFF= 1<<8,  \n\n\tGMC_H_BURST_ON\t= 1<<7,\t \n\tGMC_H_BURST_OFF\t= 1<<6,\t \n\tGMC_F_LOOPB_ON\t= 1<<5,\t \n\tGMC_F_LOOPB_OFF\t= 1<<4,\t \n\tGMC_PAUSE_ON\t= 1<<3,\t \n\tGMC_PAUSE_OFF\t= 1<<2,\t \n\tGMC_RST_CLR\t= 1<<1,\t \n\tGMC_RST_SET\t= 1<<0,\t \n};\n\n \nenum {\n\tGPC_TX_PAUSE\t= 1<<30,  \n\tGPC_RX_PAUSE\t= 1<<29,  \n\tGPC_SPEED\t= 3<<27,  \n\tGPC_LINK\t= 1<<26,  \n\tGPC_DUPLEX\t= 1<<25,  \n\tGPC_CLOCK\t= 1<<24,  \n\n\tGPC_PDOWN\t= 1<<23,  \n\tGPC_TSTMODE\t= 1<<22,  \n\tGPC_REG18\t= 1<<21,  \n\tGPC_REG12SEL\t= 3<<19,  \n\tGPC_REG18SEL\t= 3<<17,  \n\tGPC_SPILOCK\t= 1<<16,  \n\n\tGPC_LEDMUX\t= 3<<14,  \n\tGPC_INTPOL\t= 1<<13,  \n\tGPC_DETECT\t= 1<<12,  \n\tGPC_1000HD\t= 1<<11,  \n\tGPC_SLAVE\t= 1<<10,  \n\tGPC_PAUSE\t= 1<<9,  \n\tGPC_LEDCTL\t= 3<<6,  \n\n\tGPC_RST_CLR\t= 1<<1,\t \n\tGPC_RST_SET\t= 1<<0,\t \n};\n\n \n \nenum {\n\tGM_IS_TX_CO_OV\t= 1<<5,\t \n\tGM_IS_RX_CO_OV\t= 1<<4,\t \n\tGM_IS_TX_FF_UR\t= 1<<3,\t \n\tGM_IS_TX_COMPL\t= 1<<2,\t \n\tGM_IS_RX_FF_OR\t= 1<<1,\t \n\tGM_IS_RX_COMPL\t= 1<<0,\t \n\n#define GMAC_DEF_MSK     (GM_IS_TX_FF_UR | GM_IS_RX_FF_OR)\n};\n\n \nenum {\t\t\t\t\t\t \n\tGMLC_RST_CLR\t= 1<<1,\t \n\tGMLC_RST_SET\t= 1<<0,\t \n};\n\n\n \nenum {\n\tWOL_CTL_LINK_CHG_OCC\t\t= 1<<15,\n\tWOL_CTL_MAGIC_PKT_OCC\t\t= 1<<14,\n\tWOL_CTL_PATTERN_OCC\t\t= 1<<13,\n\tWOL_CTL_CLEAR_RESULT\t\t= 1<<12,\n\tWOL_CTL_ENA_PME_ON_LINK_CHG\t= 1<<11,\n\tWOL_CTL_DIS_PME_ON_LINK_CHG\t= 1<<10,\n\tWOL_CTL_ENA_PME_ON_MAGIC_PKT\t= 1<<9,\n\tWOL_CTL_DIS_PME_ON_MAGIC_PKT\t= 1<<8,\n\tWOL_CTL_ENA_PME_ON_PATTERN\t= 1<<7,\n\tWOL_CTL_DIS_PME_ON_PATTERN\t= 1<<6,\n\tWOL_CTL_ENA_LINK_CHG_UNIT\t= 1<<5,\n\tWOL_CTL_DIS_LINK_CHG_UNIT\t= 1<<4,\n\tWOL_CTL_ENA_MAGIC_PKT_UNIT\t= 1<<3,\n\tWOL_CTL_DIS_MAGIC_PKT_UNIT\t= 1<<2,\n\tWOL_CTL_ENA_PATTERN_UNIT\t= 1<<1,\n\tWOL_CTL_DIS_PATTERN_UNIT\t= 1<<0,\n};\n\n\n \nenum {\n\tUDPTCP\t= 1<<0,\n\tCALSUM\t= 1<<1,\n\tWR_SUM\t= 1<<2,\n\tINIT_SUM= 1<<3,\n\tLOCK_SUM= 1<<4,\n\tINS_VLAN= 1<<5,\n\tEOP\t= 1<<7,\n};\n\nenum {\n\tHW_OWNER \t= 1<<7,\n\tOP_TCPWRITE\t= 0x11,\n\tOP_TCPSTART\t= 0x12,\n\tOP_TCPINIT\t= 0x14,\n\tOP_TCPLCK\t= 0x18,\n\tOP_TCPCHKSUM\t= OP_TCPSTART,\n\tOP_TCPIS\t= OP_TCPINIT | OP_TCPSTART,\n\tOP_TCPLW\t= OP_TCPLCK | OP_TCPWRITE,\n\tOP_TCPLSW\t= OP_TCPLCK | OP_TCPSTART | OP_TCPWRITE,\n\tOP_TCPLISW\t= OP_TCPLCK | OP_TCPINIT | OP_TCPSTART | OP_TCPWRITE,\n\n\tOP_ADDR64\t= 0x21,\n\tOP_VLAN\t\t= 0x22,\n\tOP_ADDR64VLAN\t= OP_ADDR64 | OP_VLAN,\n\tOP_LRGLEN\t= 0x24,\n\tOP_LRGLENVLAN\t= OP_LRGLEN | OP_VLAN,\n\tOP_MSS\t\t= 0x28,\n\tOP_MSSVLAN\t= OP_MSS | OP_VLAN,\n\n\tOP_BUFFER\t= 0x40,\n\tOP_PACKET\t= 0x41,\n\tOP_LARGESEND\t= 0x43,\n\tOP_LSOV2\t= 0x45,\n\n \n\tOP_RXSTAT\t= 0x60,\n\tOP_RXTIMESTAMP\t= 0x61,\n\tOP_RXVLAN\t= 0x62,\n\tOP_RXCHKS\t= 0x64,\n\tOP_RXCHKSVLAN\t= OP_RXCHKS | OP_RXVLAN,\n\tOP_RXTIMEVLAN\t= OP_RXTIMESTAMP | OP_RXVLAN,\n\tOP_RSS_HASH\t= 0x65,\n\tOP_TXINDEXLE\t= 0x68,\n\tOP_MACSEC\t= 0x6c,\n\tOP_PUTIDX\t= 0x70,\n};\n\nenum status_css {\n\tCSS_TCPUDPCSOK\t= 1<<7,\t \n\tCSS_ISUDP\t= 1<<6,  \n\tCSS_ISTCP\t= 1<<5,  \n\tCSS_ISIPFRAG\t= 1<<4,  \n\tCSS_ISIPV6\t= 1<<3,  \n\tCSS_IPV4CSUMOK\t= 1<<2,  \n\tCSS_ISIPV4\t= 1<<1,  \n\tCSS_LINK_BIT\t= 1<<0,  \n};\n\n \nstruct sky2_tx_le {\n\t__le32\taddr;\n\t__le16\tlength;\t \n\tu8\tctrl;\n\tu8\topcode;\n} __packed;\n\nstruct sky2_rx_le {\n\t__le32\taddr;\n\t__le16\tlength;\n\tu8\tctrl;\n\tu8\topcode;\n} __packed;\n\nstruct sky2_status_le {\n\t__le32\tstatus;\t \n\t__le16\tlength;\t \n\tu8\tcss;\n\tu8\topcode;\n} __packed;\n\nstruct tx_ring_info {\n\tstruct sk_buff\t*skb;\n\tunsigned long flags;\n#define TX_MAP_SINGLE   0x0001\n#define TX_MAP_PAGE     0x0002\n\tDEFINE_DMA_UNMAP_ADDR(mapaddr);\n\tDEFINE_DMA_UNMAP_LEN(maplen);\n};\n\nstruct rx_ring_info {\n\tstruct sk_buff\t*skb;\n\tdma_addr_t\tdata_addr;\n\tDEFINE_DMA_UNMAP_LEN(data_size);\n\tdma_addr_t\tfrag_addr[ETH_JUMBO_MTU >> PAGE_SHIFT ?: 1];\n};\n\nenum flow_control {\n\tFC_NONE\t= 0,\n\tFC_TX\t= 1,\n\tFC_RX\t= 2,\n\tFC_BOTH\t= 3,\n};\n\nstruct sky2_stats {\n\tstruct u64_stats_sync syncp;\n\tu64\t\tpackets;\n\tu64\t\tbytes;\n};\n\nstruct sky2_port {\n\tstruct sky2_hw\t     *hw;\n\tstruct net_device    *netdev;\n\tunsigned\t     port;\n\tu32\t\t     msg_enable;\n\tspinlock_t\t     phy_lock;\n\n\tstruct tx_ring_info  *tx_ring;\n\tstruct sky2_tx_le    *tx_le;\n\tstruct sky2_stats    tx_stats;\n\n\tu16\t\t     tx_ring_size;\n\tu16\t\t     tx_cons;\t\t \n\tu16\t\t     tx_prod;\t\t \n\tu16\t\t     tx_next;\t\t \n\n\tu16\t\t     tx_pending;\n\tu16\t\t     tx_last_mss;\n\tu32\t\t     tx_last_upper;\n\tu32\t\t     tx_tcpsum;\n\n\tstruct rx_ring_info  *rx_ring ____cacheline_aligned_in_smp;\n\tstruct sky2_rx_le    *rx_le;\n\tstruct sky2_stats    rx_stats;\n\n\tu16\t\t     rx_next;\t\t \n\tu16\t\t     rx_put;\t\t \n\tu16\t\t     rx_pending;\n\tu16\t\t     rx_data_size;\n\tu16\t\t     rx_nfrags;\n\n\tunsigned long\t     last_rx;\n\tstruct {\n\t\tunsigned long last;\n\t\tu32\tmac_rp;\n\t\tu8\tmac_lev;\n\t\tu8\tfifo_rp;\n\t\tu8\tfifo_lev;\n\t} check;\n\n\tdma_addr_t\t     rx_le_map;\n\tdma_addr_t\t     tx_le_map;\n\n\tu16\t\t     advertising;\t \n\tu16\t\t     speed;\t\t \n\tu8\t\t     wol;\t\t \n\tu8\t\t     duplex;\t\t \n\tu16\t\t     flags;\n#define SKY2_FLAG_AUTO_SPEED\t\t0x0002\n#define SKY2_FLAG_AUTO_PAUSE\t\t0x0004\n\n\tenum flow_control    flow_mode;\n\tenum flow_control    flow_status;\n\n#ifdef CONFIG_SKY2_DEBUG\n\tstruct dentry\t     *debugfs;\n#endif\n};\n\nstruct sky2_hw {\n\tvoid __iomem  \t     *regs;\n\tstruct pci_dev\t     *pdev;\n\tstruct napi_struct   napi;\n\tstruct net_device    *dev[2];\n\tunsigned long\t     flags;\n#define SKY2_HW_USE_MSI\t\t0x00000001\n#define SKY2_HW_FIBRE_PHY\t0x00000002\n#define SKY2_HW_GIGABIT\t\t0x00000004\n#define SKY2_HW_NEWER_PHY\t0x00000008\n#define SKY2_HW_RAM_BUFFER\t0x00000010\n#define SKY2_HW_NEW_LE\t\t0x00000020\t \n#define SKY2_HW_AUTO_TX_SUM\t0x00000040\t \n#define SKY2_HW_ADV_POWER_CTL\t0x00000080\t \n#define SKY2_HW_RSS_BROKEN\t0x00000100\n#define SKY2_HW_VLAN_BROKEN     0x00000200\n#define SKY2_HW_RSS_CHKSUM\t0x00000400\t \n#define SKY2_HW_IRQ_SETUP\t0x00000800\n\n\tu8\t     \t     chip_id;\n\tu8\t\t     chip_rev;\n\tu8\t\t     pmd_type;\n\tu8\t\t     ports;\n\n\tstruct sky2_status_le *st_le;\n\tu32\t\t     st_size;\n\tu32\t\t     st_idx;\n\tdma_addr_t   \t     st_dma;\n\n\tstruct timer_list    watchdog_timer;\n\tstruct work_struct   restart_work;\n\twait_queue_head_t    msi_wait;\n\n\tchar\t\t     irq_name[];\n};\n\nstatic inline int sky2_is_copper(const struct sky2_hw *hw)\n{\n\treturn !(hw->flags & SKY2_HW_FIBRE_PHY);\n}\n\n \nstatic inline u32 sky2_read32(const struct sky2_hw *hw, unsigned reg)\n{\n\treturn readl(hw->regs + reg);\n}\n\nstatic inline u16 sky2_read16(const struct sky2_hw *hw, unsigned reg)\n{\n\treturn readw(hw->regs + reg);\n}\n\nstatic inline u8 sky2_read8(const struct sky2_hw *hw, unsigned reg)\n{\n\treturn readb(hw->regs + reg);\n}\n\nstatic inline void sky2_write32(const struct sky2_hw *hw, unsigned reg, u32 val)\n{\n\twritel(val, hw->regs + reg);\n}\n\nstatic inline void sky2_write16(const struct sky2_hw *hw, unsigned reg, u16 val)\n{\n\twritew(val, hw->regs + reg);\n}\n\nstatic inline void sky2_write8(const struct sky2_hw *hw, unsigned reg, u8 val)\n{\n\twriteb(val, hw->regs + reg);\n}\n\n \n#define SK_GMAC_REG(port,reg) \\\n\t(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))\n#define GM_PHY_RETRIES\t100\n\nstatic inline u16 gma_read16(const struct sky2_hw *hw, unsigned port, unsigned reg)\n{\n\treturn sky2_read16(hw, SK_GMAC_REG(port,reg));\n}\n\nstatic inline u32 gma_read32(struct sky2_hw *hw, unsigned port, unsigned reg)\n{\n\tunsigned base = SK_GMAC_REG(port, reg);\n\treturn (u32) sky2_read16(hw, base)\n\t\t| (u32) sky2_read16(hw, base+4) << 16;\n}\n\nstatic inline u64 gma_read64(struct sky2_hw *hw, unsigned port, unsigned reg)\n{\n\tunsigned base = SK_GMAC_REG(port, reg);\n\n\treturn (u64) sky2_read16(hw, base)\n\t\t| (u64) sky2_read16(hw, base+4) << 16\n\t\t| (u64) sky2_read16(hw, base+8) << 32\n\t\t| (u64) sky2_read16(hw, base+12) << 48;\n}\n\n \nstatic inline u32 get_stats32(struct sky2_hw *hw, unsigned port, unsigned reg)\n{\n\tu32 val;\n\n\tdo {\n\t\tval = gma_read32(hw, port, reg);\n\t} while (gma_read32(hw, port, reg) != val);\n\n\treturn val;\n}\n\nstatic inline u64 get_stats64(struct sky2_hw *hw, unsigned port, unsigned reg)\n{\n\tu64 val;\n\n\tdo {\n\t\tval = gma_read64(hw, port, reg);\n\t} while (gma_read64(hw, port, reg) != val);\n\n\treturn val;\n}\n\nstatic inline void gma_write16(const struct sky2_hw *hw, unsigned port, int r, u16 v)\n{\n\tsky2_write16(hw, SK_GMAC_REG(port,r), v);\n}\n\nstatic inline void gma_set_addr(struct sky2_hw *hw, unsigned port, unsigned reg,\n\t\t\t\t    const u8 *addr)\n{\n\tgma_write16(hw, port, reg,  (u16) addr[0] | ((u16) addr[1] << 8));\n\tgma_write16(hw, port, reg+4,(u16) addr[2] | ((u16) addr[3] << 8));\n\tgma_write16(hw, port, reg+8,(u16) addr[4] | ((u16) addr[5] << 8));\n}\n\n \nstatic inline u32 sky2_pci_read32(const struct sky2_hw *hw, unsigned reg)\n{\n\treturn sky2_read32(hw, Y2_CFG_SPC + reg);\n}\n\nstatic inline u16 sky2_pci_read16(const struct sky2_hw *hw, unsigned reg)\n{\n\treturn sky2_read16(hw, Y2_CFG_SPC + reg);\n}\n\nstatic inline void sky2_pci_write32(struct sky2_hw *hw, unsigned reg, u32 val)\n{\n\tsky2_write32(hw, Y2_CFG_SPC + reg, val);\n}\n\nstatic inline void sky2_pci_write16(struct sky2_hw *hw, unsigned reg, u16 val)\n{\n\tsky2_write16(hw, Y2_CFG_SPC + reg, val);\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}