var pairs =
{
"syn_ramstyle":{"hdl":1,"attribute":1,"globally":1,"string":1,"block_ram":1,"object":1,"mem":1}
,"hdl":{"attribute":1}
,"attribute":{"specifies":1,"map":1,"syn_ramstyle":1}
,"specifies":{"implementation":1}
,"implementation":{"inferred":1}
,"inferred":{"ram":1}
,"ram":{"apply":1,"instance":1,"inference":1,"mapped":1,"resources":1,"implemented":1,"pfu":1,"prevent":1,"location":1,"label":1}
,"apply":{"syn_ramstyle":1}
,"globally":{"module":1}
,"module":{"ram":1,"ram4":1}
,"instance":{"turn":1,"data":1}
,"turn":{"ram":1}
,"inference":{"value":1}
,"value":{"registers":1,"alone":1,"cannot":1}
,"following":{"values":1}
,"values":{"specified":1}
,"specified":{"globally":1}
,"registers":{"causes":1,"flip-flops":1,"instead":1}
,"causes":{"inferred":1,"ram":1}
,"mapped":{"registers":1}
,"flip-flops":{"logic":1}
,"logic":{"rather":1,"around":1,"value":1}
,"rather":{"technology-specific":1}
,"technology-specific":{"ram":1}
,"distributed":{"causes":1,"ram":1}
,"implemented":{"using":1}
,"using":{"distributed":1,"dedicated":1}
,"pfu":{"resources":1}
,"block_ram":{"causes":1}
,"dedicated":{"ram":1,"distributed":1}
,"resources":{"ram":1,"limited":1}
,"limited":{"attribute":1}
,"map":{"additional":1}
,"additional":{"rams":1}
,"rams":{"registers":1}
,"instead":{"dedicated":1}
,"no_rw_check":{"modes":1,"synthesis":1,"eliminate":1}
,"modes":{"technologies":1}
,"technologies":{"cannot":1}
,"cannot":{"specify":1,"simultaneously":1}
,"specify":{"value":1}
,"alone":{"without":1}
,"without":{"no_rw_check":1}
,"synthesis":{"tool":1,"syn_ramstyle":1}
,"tool":{"inserts":1}
,"inserts":{"bypass":1}
,"bypass":{"logic":1}
,"around":{"ram":1}
,"prevent":{"mismatch":1}
,"mismatch":{"know":1}
,"know":{"design":1}
,"design":{"read":1}
,"read":{"write":1}
,"write":{"address":1,"ram":1}
,"address":{"simultaneously":1}
,"simultaneously":{"no_rw_check":1,"read":1}
,"eliminate":{"bypass":1}
,"location":{"want":1}
,"want":{"minimize":1}
,"minimize":{"overhead":1}
,"overhead":{"logic":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"register":1,"objecttype":1,"signal":1}
,"register":{"definition":1}
,"definition":{"reg":1}
,"reg":{"signal":1,"7:0":1}
,"signal":{"data":1,"defines":1,"mem":1,"block_ram":1}
,"data":{"type":1}
,"type":{"string":1,"mem_type":1}
,"ram4":{"datain":1}
,"datain":{"dataout":1}
,"dataout":{"clk":1,"31:0":1}
,"output":{"31:0":1}
,"31:0":{"dataout":1,"datain":1,"synthesis":1}
,"input":{"clk":1,"31:0":1}
,"7:0":{"dataout":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"string":1}
,"defines":{"ram":1}
,"label":{"component":1}
,"component":{"instance":1}
,"library":{"ieee":1,"synplify":1}
,"entity":{"ram4":1}
,"port":{"std_logic_vector":1}
,"std_logic_vector":{"downto":1}
,"addr":{"std_logic_vector":1}
,"clk":{"std_logic":1}
,"ram_out":{"std_logic_vector":1}
,"end":{"ram4":1}
,"architecture":{"rtl":1}
,"rtl":{"ram4":1}
,"mem_type":{"array":1,"mem":1}
,"array":{"127":1}
,"127":{"downto":1}
,"downto":{"std_logic_vector":1}
,"mem":{"mem_type":1,"signal":1}
}
;Search.control.loadWordPairs(pairs);
