{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598900082962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598900082962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 15:54:42 2020 " "Processing started: Mon Aug 31 15:54:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598900082962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900082962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tutorial1 -c Tutorial1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tutorial1 -c Tutorial1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900082963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598900083569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598900083569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_fpga_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_fpga_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598900093669 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598900093669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_FPGA_RTL " "Elaborating entity \"Lab1_FPGA_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598900093706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(29) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(29): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598900093708 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(31) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(31): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598900093708 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(33) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(33): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598900093708 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_sw Lab1_FPGA_RTL.vhd(35) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(35): signal \"fpga_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1598900093708 "|Lab1_FPGA_RTL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "freq Lab1_FPGA_RTL.vhd(24) " "VHDL Process Statement warning at Lab1_FPGA_RTL.vhd(24): inferring latch(es) for signal or variable \"freq\", which holds its previous value in one or more paths through the process" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1598900093709 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[0\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[0\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093711 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[1\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[1\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093711 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[2\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[2\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093711 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[3\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[3\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093711 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[4\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[4\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093711 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[5\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[5\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093711 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[6\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[6\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[7\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[7\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[8\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[8\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[9\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[9\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[10\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[10\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[11\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[11\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[12\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[12\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[13\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[13\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[14\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[14\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[15\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[15\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[16\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[16\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093712 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[17\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[17\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[18\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[18\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[19\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[19\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[20\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[20\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[21\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[21\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[22\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[22\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[23\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[23\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[24\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[24\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[25\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[25\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093713 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[26\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[26\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093714 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[27\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[27\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093714 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[28\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[28\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093714 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[29\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[29\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093714 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[30\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[30\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093714 "|Lab1_FPGA_RTL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[31\] Lab1_FPGA_RTL.vhd(29) " "Inferred latch for \"freq\[31\]\" at Lab1_FPGA_RTL.vhd(29)" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900093714 "|Lab1_FPGA_RTL"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598900094382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598900094798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598900094798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[2\] " "No output dependent on input pin \"fpga_sw\[2\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[3\] " "No output dependent on input pin \"fpga_sw\[3\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[4\] " "No output dependent on input pin \"fpga_sw\[4\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[5\] " "No output dependent on input pin \"fpga_sw\[5\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[6\] " "No output dependent on input pin \"fpga_sw\[6\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[7\] " "No output dependent on input pin \"fpga_sw\[7\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[8\] " "No output dependent on input pin \"fpga_sw\[8\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_sw\[9\] " "No output dependent on input pin \"fpga_sw\[9\]\"" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/SoC/Tutorial1/Lab1_FPGA_RTL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598900094911 "|Lab1_FPGA_RTL|fpga_sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598900094911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598900094912 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598900094912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598900094912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598900094912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598900094956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 15:54:54 2020 " "Processing ended: Mon Aug 31 15:54:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598900094956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598900094956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598900094956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598900094956 ""}
