\hypertarget{struct_s_cn_s_c_b___type}{\section{S\-Cn\-S\-C\-B\-\_\-\-Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
}


Structure type to access the System Control and I\-D Register not in the S\-C\-B.  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_s_cn_s_c_b___type_a758b3cae751b227e20698256b6249dd4}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}1\-U\mbox{]}}\label{struct_s_cn_s_c_b___type_a758b3cae751b227e20698256b6249dd4}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_cn_s_c_b___type_a34ec1d771245eb9bd0e3ec9336949762}{I\-C\-T\-R}
\item 
\hypertarget{struct_s_cn_s_c_b___type_a0bce3f86e9f6e00085cf5a126ae201c6}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}1\-U\mbox{]}}\label{struct_s_cn_s_c_b___type_a0bce3f86e9f6e00085cf5a126ae201c6}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_cn_s_c_b___type_a13af9b718dde7481f1c0344f00593c23}{A\-C\-T\-L\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and I\-D Register not in the S\-C\-B. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_cn_s_c_b___type_a13af9b718dde7481f1c0344f00593c23}{\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}!A\-C\-T\-L\-R@{A\-C\-T\-L\-R}}
\index{A\-C\-T\-L\-R@{A\-C\-T\-L\-R}!SCnSCB_Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-C\-T\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-Cn\-S\-C\-B\-\_\-\-Type\-::\-A\-C\-T\-L\-R}}\label{struct_s_cn_s_c_b___type_a13af9b718dde7481f1c0344f00593c23}
Offset\-: 0x008 (R/\-W) Auxiliary Control Register \hypertarget{struct_s_cn_s_c_b___type_a34ec1d771245eb9bd0e3ec9336949762}{\index{S\-Cn\-S\-C\-B\-\_\-\-Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}!I\-C\-T\-R@{I\-C\-T\-R}}
\index{I\-C\-T\-R@{I\-C\-T\-R}!SCnSCB_Type@{S\-Cn\-S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-Cn\-S\-C\-B\-\_\-\-Type\-::\-I\-C\-T\-R}}\label{struct_s_cn_s_c_b___type_a34ec1d771245eb9bd0e3ec9336949762}
Offset\-: 0x004 (R/ ) Interrupt Controller Type Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm7_8h}{core\-\_\-cm7.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc000_8h}{core\-\_\-sc000.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\end{DoxyCompactItemize}
