5
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../src/ALU.v" 4 ALU
~A 1 "./../src/ALU.v" 4 ALU
~M 1 "./../src/Control.v" 3 Control
~A 1 "./../src/Control.v" 3 Control
~M 1 "./../src/Datapath.v" 10 Datapath
~A 1 "./../src/Datapath.v" 10 Datapath
~M 1 "./../src/Forward.v" 3 Forward
~A 1 "./../src/Forward.v" 3 Forward
~M 1 "./../src/memory_hlt_added.v" 7 Memory
~A 1 "./../src/memory_hlt_added.v" 7 Memory
~M 1 "./../src/register_files.v" 3 RegisterFiles
~A 1 "./../src/register_files.v" 3 RegisterFiles
~M 1 "./../src/Stage1.v" 3 Stage1
~A 1 "./../src/Stage1.v" 3 Stage1
~M 1 "./../src/Stage2.v" 5 Stage2
~A 1 "./../src/Stage2.v" 5 Stage2
~M 1 "./../src/Stage3.v" 3 Stage3
~A 1 "./../src/Stage3.v" 3 Stage3
~M 1 "./../src/Stage4.v" 3 Stage4
~A 1 "./../src/Stage4.v" 3 Stage4
~M 1 "./../src/Stage5.v" 3 Stage5
~A 1 "./../src/Stage5.v" 3 Stage5
~M 1 "./../src/cpu.v" 5 cpu
~A 1 "./../src/cpu.v" 5 cpu
~M 3 "./../src/cpu_TB.v" 10 cpu_TB
~A 1 "./../src/cpu_TB.v" 10 cpu_TB
