
*** Running vivado
    with args -log hdl_crc.vds -m64 -mode batch -messageDb vivado.pb -source hdl_crc.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 928826 on Thu Jun  5 17:55:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source hdl_crc.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx485tffg1761-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths {
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/axi_hthread_cores
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a
# } [current_fileset]
# read_vhdl -library xil_defaultlib {
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/user_logic_hwtul.vhd
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl_crc_v1_0_project/hdl_crc_v1_0_project.cache/wt [current_project]
# set_property parent.project_dir /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl_crc_v1_0_project [current_project]
# catch { write_hwdef -file hdl_crc.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top hdl_crc -part xc7vx485tffg1761-2
Command: synth_design -top hdl_crc -part xc7vx485tffg1761-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 787.625 ; gain = 155.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port chan1_full is neither a static name nor a globally static expression [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:126]
INFO: [Synth 8-638] synthesizing module 'hdl_crc' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:80]
INFO: [Synth 8-3491] module 'crc' declared at '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/user_logic_hwtul.vhd:18' bound to instance 'uut' of component 'crc' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:113]
INFO: [Synth 8-638] synthesizing module 'crc' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/user_logic_hwtul.vhd:50]
	Parameter G_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_DIVISOR_WIDTH bound to: 4 - type: integer 
	Parameter divisor bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'crc' (1#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/user_logic_hwtul.vhd:50]
WARNING: [Synth 8-3848] Net BRAM_B_dIN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:57]
WARNING: [Synth 8-3848] Net BRAM_B_addr in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:58]
WARNING: [Synth 8-3848] Net BRAM_B_en in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:60]
WARNING: [Synth 8-3848] Net BRAM_B_wEN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:61]
WARNING: [Synth 8-3848] Net BRAM_C_dIN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:63]
WARNING: [Synth 8-3848] Net BRAM_C_addr in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:64]
WARNING: [Synth 8-3848] Net BRAM_C_en in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:66]
WARNING: [Synth 8-3848] Net BRAM_C_wEN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'hdl_crc' (2#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:80]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[0]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[1]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[2]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[3]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[4]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[5]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[6]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[7]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[8]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[9]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[10]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[11]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[12]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[13]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[14]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[15]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[16]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[17]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[18]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[19]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[20]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[21]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[22]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[23]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[24]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[25]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[26]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[27]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[28]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[29]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[30]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_dIN[31]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[0]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[1]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[2]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[3]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[4]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[5]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[6]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[7]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[8]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[9]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[10]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[11]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[12]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[13]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[14]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[15]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[16]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[17]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[18]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[19]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[20]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[21]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[22]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[23]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[24]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[25]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[26]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[27]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[28]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[29]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[30]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_addr[31]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_en
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_wEN[0]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_wEN[1]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_wEN[2]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_B_wEN[3]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[0]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[1]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[2]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[3]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[4]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[5]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[6]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[7]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[8]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[9]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[10]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[11]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[12]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[13]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[14]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[15]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[16]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[17]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[18]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[19]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[20]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[21]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[22]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[23]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[24]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[25]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[26]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[27]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[28]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[29]
WARNING: [Synth 8-3331] design hdl_crc has unconnected port BRAM_C_dIN[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 821.508 ; gain = 189.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 829.508 ; gain = 197.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 829.508 ; gain = 197.008
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'crc'
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'crc'
WARNING: [Synth 8-3848] Net BRAM_B_dIN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:57]
WARNING: [Synth 8-3848] Net BRAM_B_addr in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:58]
WARNING: [Synth 8-3848] Net BRAM_B_en in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:60]
WARNING: [Synth 8-3848] Net BRAM_B_wEN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:61]
WARNING: [Synth 8-3848] Net BRAM_C_dIN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:63]
WARNING: [Synth 8-3848] Net BRAM_C_addr in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:64]
WARNING: [Synth 8-3848] Net BRAM_C_en in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:66]
WARNING: [Synth 8-3848] Net BRAM_C_wEN in module/entity hdl_crc does not have driver. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hdl_crc_v1_00_a/hdl/hdl_crc.vhd:67]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 3     
	   6 Input     30 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hdl_crc 
Detailed RTL Component Info : 
Module crc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ConfigModes.xml
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1072.910 ; gain = 440.410
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[31] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[30] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[29] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[28] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[27] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[26] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[25] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[24] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[23] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[22] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[21] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[20] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[19] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[18] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[17] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[16] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[15] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[14] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[13] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[12] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[11] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[10] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[9] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[8] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[7] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[6] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[5] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[4] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[3] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[2] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[1] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port M_AXIS_TDATA[0] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port BRAM_A_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design hdl_crc has port BRAM_A_addr[31] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.910 ; gain = 440.410
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.910 ; gain = 440.410
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/size_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\uut/FSM_onehot_current_state_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\uut/FSM_onehot_current_state_reg[0] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[0] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[1] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[2] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[3] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[4] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[5] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[6] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[7] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[8] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[9] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[10] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[11] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[12] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[13] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[14] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[15] ) is unused and will be removed from module hdl_crc.
WARNING: [Synth 8-3332] Sequential element (\uut/size_reg[16] ) is unused and will be removed from module hdl_crc.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.949 ; gain = 472.449
Finished Parallel Section  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    32|
|4     |LUT2   |    84|
|5     |LUT3   |    30|
|6     |LUT4   |    27|
|7     |LUT5   |    25|
|8     |LUT6   |   138|
|9     |MUXF7  |     5|
|10    |MUXF8  |     2|
|11    |FDRE   |    91|
|12    |FDSE   |     1|
|13    |IBUF   |    66|
|14    |OBUF   |   103|
|15    |OBUFT  |   138|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   755|
|2     |  uut    |crc    |   447|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.949 ; gain = 472.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 475 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.949 ; gain = 472.449
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 169 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1165.949 ; gain = 428.320
# write_checkpoint hdl_crc.dcp
# report_utilization -file hdl_crc_utilization_synth.rpt -pb hdl_crc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1165.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 17:30:22 2014...
