virt	,	V_114
mmPA_SC_RASTER_CONFIG	,	V_29
AMD_CG_SUPPORT_GFX_MGCG	,	V_138
TCLK	,	V_109
tahiti_mgcg_cgcg_init	,	V_161
si_common_hw_init	,	F_72
gpu_cfg	,	V_196
CC_DRM_ID_STRAPS__ATI_REV_ID__SHIFT	,	V_119
amdgpu_pp_ip_block	,	V_302
CONFIG_CNTL	,	V_102
dw_ptr	,	V_94
ARRAY_SIZE	,	F_16
PB0_PIF_CNTL	,	V_268
si_pif_phy0_wreg	,	F_48
mmROM_DATA	,	V_98
AMD_CG_SUPPORT_GFX_CP_LS	,	V_142
RREG32_PCIE	,	F_43
si_pcie_rreg	,	F_1
si_ih_ip_block	,	V_301
AMD_IS_APU	,	V_96
mmGC_USER_RB_BACKEND_DISABLE	,	V_27
PB1_PIF_PWRDOWN_1	,	V_257
adev	,	V_2
PB1_PIF_PWRDOWN_0	,	V_256
PB1_PIF_PWRDOWN_3	,	V_266
disable_plloff_in_l1	,	V_235
PB1_PIF_PWRDOWN_2	,	V_265
pci_read_config_word	,	F_41
MISC_CLK_CNTL	,	V_280
bios	,	V_92
RREG32	,	F_4
LC_LINK_WIDTH_SHIFT	,	V_212
PCI_EXP_LNKCAP_CLKPM	,	V_273
reference_freq	,	V_105
LC_REVERSE_XMIT	,	V_294
LC_REDO_EQ	,	V_221
amd_powergating_state	,	V_298
i	,	V_71
si_init_golden_registers	,	F_32
r	,	V_5
PCIE_LC_CNTL2	,	V_274
v	,	V_9
PCIE_LC_CNTL3	,	V_241
config	,	V_24
PCIE_LC_CNTL4	,	V_219
PLL_RAMP_UP_TIME_2_MASK	,	V_262
AMD_CG_SUPPORT_GFX_RLC_LS	,	V_152
"PCIE gen 2 link speeds already enabled\n"	,	L_3
si_common_resume	,	F_75
reg	,	V_3
CHIP_TAHITI	,	V_136
PLL_RAMP_UP_TIME_3_MASK	,	V_264
LC_DYN_LANES_PWR_STATE	,	F_60
PCI_EXP_LNKCTL_HAWD	,	V_202
CG_CLKPIN_CNTL_2	,	V_107
ret	,	V_186
amdgpu_ip_block_add	,	F_82
PCIE_LC_CNTL	,	V_245
PCI_EXP_LNKCTL	,	V_201
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_254
si_get_xclk	,	F_24
spll	,	V_104
mmMC_ARB_RAMCFG	,	V_35
si_read_disabled_bios	,	F_17
C_000300_VGA_VSTATUS_CNTL	,	V_90
LC_PMI_TO_L1_DIS	,	V_248
AMDGPU_PASSTHROUGH_MODE	,	V_116
LC_LINK_WIDTH_MASK	,	V_210
spin_unlock_irqrestore	,	F_5
rom_cntl	,	V_79
LC_L0S_INACTIVITY_MASK	,	V_246
speed_cntl	,	V_183
ZCLK_SEL_MASK	,	V_282
PCIE_LC_LINK_WIDTH_CNTL	,	V_208
si_asic_reset	,	F_21
sh_num	,	V_17
AMD_CG_SUPPORT_MC_MGCG	,	V_143
pci_write_config_word	,	F_42
si_common_ip_block	,	V_299
PCIE_PORT_DATA	,	V_11
LC_UPCONFIGURE_DIS	,	V_211
PB0_PIF_PWRDOWN_0	,	V_250
AMD_CG_SUPPORT_GFX_CGTS_LS	,	V_155
PB0_PIF_PWRDOWN_2	,	V_261
smc_idx_lock	,	V_12
PB0_PIF_PWRDOWN_1	,	V_253
root	,	V_177
LC_L1_INACTIVITY_MASK	,	V_247
PB0_PIF_PWRDOWN_3	,	V_263
tahiti_golden_rlc_registers	,	V_160
vclk	,	V_112
d2vga_control	,	V_77
pcie_rreg	,	V_123
AVIVO_D2VGA_CONTROL	,	V_84
RREG32_PCIE_PORT	,	F_38
family	,	V_258
uvd_ctx_wreg	,	V_128
AMD_CG_SUPPORT_HDP_MGCG	,	V_149
AMD_CG_SUPPORT_SDMA_LS	,	V_156
AVIVO_DVGA_CONTROL_TIMING_SELECT	,	V_89
verde_pg_init	,	V_169
current_lw	,	V_200
si_get_register_value	,	F_11
CHIP_VERDE	,	V_154
pci_pcie_cap	,	F_40
LC_RENEGOTIATION_SUPPORT	,	V_209
gmc_v6_0_ip_block	,	V_300
PCIE_LC_STATUS1	,	V_203
amdgpu_aspm	,	V_237
AMDGPU_PCIE_INDEX	,	V_7
si_fix_pci_max_read_req_size	,	F_68
tmp	,	V_106
LC_XMIT_N_FTS	,	F_52
si_allowed_read_registers	,	V_72
ddev	,	V_189
si_get_rev_id	,	F_28
external_rev_id	,	V_134
handle	,	V_120
AMD_CG_SUPPORT_GFX_MGLS	,	V_139
si_common_early_init	,	F_29
R600_BIOS_ROM_DIS	,	V_87
pg_flags	,	V_150
TMON_CLK_SEL	,	F_64
si_pciep_wreg	,	F_8
pciep_rreg	,	V_125
mmCC_RB_BACKEND_DISABLE	,	V_22
CHIP_OLAND	,	V_157
hainan_mgcg_cgcg_init	,	V_175
DRM_INFO	,	F_39
pitcairn_mgcg_cgcg_init	,	V_165
SMC_IND_DATA_0	,	V_14
ALIGN	,	F_20
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_207
pcie_capability_read_dword	,	F_62
PLL_RAMP_UP_TIME_0_MASK	,	V_259
si_common_hw_fini	,	F_73
amd_clockgating_state	,	V_297
u16	,	T_4
SPLL_REFCLK_SEL_MASK	,	V_288
verde_golden_rlc_registers	,	V_167
gpu_cfg2	,	V_198
R600_ROM_CNTL	,	V_86
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_223
reg_offset	,	V_18
EVERGREEN_PIF_PHY0_DATA	,	V_228
si_smc_wreg	,	F_10
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_255
length_dw	,	V_95
disable_l0s	,	V_233
MPLL_BYPASSCLK_SEL	,	V_285
LC_ALLOW_PDWN_IN_L1	,	V_275
MST_MEM_LS_EN	,	V_291
didt_wreg	,	V_130
AMD_CG_SUPPORT_GFX_CGLS	,	V_140
LC_REVERSE_RCVR	,	V_295
bus_cntl	,	V_75
pdev	,	V_178
WREG32_PCIE_PORT	,	F_44
dce_virtual_ip_block	,	V_304
pitcairn_golden_rlc_registers	,	V_164
PLL_POWER_STATE_IN_TXS2_1	,	F_59
u32	,	T_1
hainan_golden_registers	,	V_173
PLL_POWER_STATE_IN_TXS2_0	,	F_57
amdgpu_program_register_sequence	,	F_33
clk_req_support	,	V_249
si_vga_set_state	,	F_23
spin_lock_irqsave	,	F_2
PB1_PIF_CNTL	,	V_270
mmGB_TILE_MODE9	,	V_46
mmGB_TILE_MODE8	,	V_45
mmGB_TILE_MODE7	,	V_44
mmGB_TILE_MODE6	,	V_43
CHIP_HAINAN	,	V_158
mmGB_TILE_MODE5	,	V_42
mmGB_TILE_MODE4	,	V_41
mmGB_TILE_MODE3	,	V_40
mmGB_TILE_MODE2	,	V_39
mmGB_TILE_MODE1	,	V_38
mmGB_TILE_MODE0	,	V_37
SPLL_CNTL_MODE	,	V_287
TMON_CLK_SEL_MASK	,	V_279
si_pcie_gen3_enable	,	F_35
max_lw	,	V_199
enable_virtual_display	,	V_303
si_dma_ip_block	,	V_307
amdgpu_read_bios	,	F_18
drm_pcie_get_speed_cap_mask	,	F_37
"enabling PCIE gen 2 link speeds, disable with amdgpu.pcie_gen2=0\n"	,	L_4
si_program_aspm	,	F_51
THM_CLK_CNTL	,	V_277
si_set_uvd_clocks	,	F_25
si_common_wait_for_idle	,	F_77
si_pif_phy1_wreg	,	F_50
se_num	,	V_16
mmGB_TILE_MODE10	,	V_47
bridge_cfg2	,	V_197
DEEP_SLEEP_CLK_SEL_MASK	,	V_281
LC_INITIATE_LINK_SPEED_CHANGE	,	V_225
pcie_get_readrq	,	F_69
mmGB_TILE_MODE19	,	V_56
AMD_CG_SUPPORT_MC_LS	,	V_153
mmGB_TILE_MODE13	,	V_50
mmGB_TILE_MODE14	,	V_51
mmGB_TILE_MODE11	,	V_48
mmGB_TILE_MODE12	,	V_49
mmGB_TILE_MODE17	,	V_54
mmGB_TILE_MODE18	,	V_55
mmGB_TILE_MODE15	,	V_52
bridge_pos	,	V_181
mmGB_TILE_MODE16	,	V_53
AMDGPU_PCIE_DATA	,	V_8
mmGB_TILE_MODE20	,	V_57
mmGB_TILE_MODE21	,	V_58
LC_ALLOW_PDWN_IN_L23	,	V_276
R600_SCK_OVERWRITE	,	V_91
LC_L1_INACTIVITY	,	F_55
si_pif_phy0_rreg	,	F_47
dclk	,	V_113
readrq	,	V_296
mmGB_TILE_MODE24	,	V_61
mmGB_TILE_MODE25	,	V_62
mmGB_TILE_MODE22	,	V_59
asic_funcs	,	V_131
mmGB_TILE_MODE23	,	V_60
state	,	V_100
mmGB_TILE_MODE28	,	V_65
current_data_rate	,	V_185
mmGB_TILE_MODE29	,	V_66
si_pcie_wreg	,	F_6
mmGB_TILE_MODE26	,	V_63
mmGB_TILE_MODE27	,	V_64
gpu_pos	,	V_182
LC_XMIT_N_FTS_MASK	,	V_239
si_common_sw_init	,	F_30
mmGB_TILE_MODE31	,	V_68
mmGB_TILE_MODE30	,	V_67
CG_CLKPIN_CNTL	,	V_110
asic_type	,	V_135
LC_DYN_LANES_PWR_STATE_MASK	,	V_267
LS2_EXIT_TIME	,	F_61
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_224
CC_DRM_ID_STRAPS	,	V_117
cg_flags	,	V_137
mutex_unlock	,	F_14
si_read_bios_from_rom	,	F_19
BCLK_AS_XCLK	,	V_283
BUG	,	F_34
length_bytes	,	V_93
disable_clkreq	,	V_236
CC_DRM_ID_STRAPS__ATI_REV_ID_MASK	,	V_118
si_common_suspend	,	F_74
u8	,	T_3
didt_rreg	,	V_129
LC_OPERATING_LINK_WIDTH_MASK	,	V_206
LC_L0S_INACTIVITY	,	F_54
uint32_t	,	T_2
PCIE_CNTL2	,	V_289
DEEP_SLEEP_CLK_SEL	,	F_65
FORCE_BIF_REFCLK_EN	,	V_284
XTALIN_DIVIDE	,	V_111
orig	,	V_232
si_detect_hw_virtualization	,	F_26
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_222
mutex_lock	,	F_12
DRM_PCIE_SPEED_50	,	V_190
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_205
rev_id	,	V_133
disable_l1	,	V_234
reference_clock	,	V_103
bus	,	V_179
lnkcap	,	V_271
tahiti_golden_registers	,	V_159
mdelay	,	F_45
ZCLK_SEL	,	F_66
CMON_CLK_SEL_MASK	,	V_278
AMD_CG_SUPPORT_SDMA_MGCG	,	V_144
pcie_wreg	,	V_124
smc_rreg	,	V_121
AMD_CG_SUPPORT_GFX_CGTS	,	V_141
uvd_ctx_rreg	,	V_127
pci_is_root_bus	,	F_36
hainan_golden_registers2	,	V_174
PCI_EXP_DEVSTA	,	V_216
se_idx	,	V_20
mode_info	,	V_81
pci_dev	,	V_176
PLL_RAMP_UP_TIME_1_MASK	,	V_260
idx	,	V_32
PCIE_LC_SPEED_CNTL	,	V_192
PCIE_LC_N_FTS_CNTL	,	V_238
WREG32	,	F_3
caps	,	V_115
oland_golden_registers	,	V_170
si_set_ip_blocks	,	F_81
si_read_register	,	F_15
mask	,	V_184
raster_config	,	V_30
tile_mode_array	,	V_69
PCI_EXP_LNKCAP	,	V_272
rb_backend_disable	,	V_26
pcie_set_readrq	,	F_71
si_asic_funcs	,	V_132
tahiti_golden_registers2	,	V_162
verde_golden_registers	,	V_166
dce_v6_4_ip_block	,	V_308
user_rb_backend_disable	,	V_28
si_pciep_rreg	,	F_7
REPLAY_MEM_LS_EN	,	V_292
LC_N_FTS_MASK	,	V_293
AVIVO_DVGA_CONTROL_MODE_ENABLE	,	V_88
val	,	V_19
mc_arb_ramcfg	,	V_36
vga_render_control	,	V_78
LC_CURRENT_DATA_RATE_SHIFT	,	V_194
indexed	,	V_15
si_smc_rreg	,	F_9
gfx_v6_0_ip_block	,	V_306
MPLL_CLKOUT_SEL_MASK	,	V_286
si_pif_phy1_rreg	,	F_49
usec_timeout	,	V_226
LC_CURRENT_DATA_RATE_MASK	,	V_193
oland_golden_rlc_registers	,	V_171
flags	,	V_4
SMC_IND_INDEX_0	,	V_13
AMD_CG_SUPPORT_UVD_MGCG	,	V_147
mmROM_INDEX	,	V_97
mmCONFIG_MEMSIZE	,	V_99
num_crtc	,	V_82
P_IGNORE_EDB_ERR	,	V_244
dce_v6_0_ip_block	,	V_305
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_240
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_251
pciep_wreg	,	V_126
smc_wreg	,	V_122
verde_mgcg_cgcg_init	,	V_168
WREG32_PCIE	,	F_53
LS2_EXIT_TIME_MASK	,	V_269
rb_config	,	V_25
mmGB_ADDR_CONFIG	,	V_33
EINVAL	,	V_74
si_common_is_idle	,	F_76
pitcairn_golden_registers	,	V_163
LC_UPCONFIGURE_SUPPORT	,	V_213
gfx	,	V_23
self	,	V_180
udelay	,	F_46
"PCIE gen 3 link speeds already enabled\n"	,	L_1
LC_RENEGOTIATE_EN	,	V_214
data	,	V_231
amdgpu_pcie_gen2	,	V_188
grbm_idx_mutex	,	V_31
LC_DETECTED_LINK_WIDTH_MASK	,	V_204
si_get_config_memsize	,	F_22
PCIE_P_CNTL	,	V_243
LC_RECONFIG_NOW	,	V_215
VGA_RENDER_CONTROL	,	V_85
AMD_CG_SUPPORT_BIF_LS	,	V_145
AMD_CG_SUPPORT_VCE_MGCG	,	V_146
CMON_CLK_SEL	,	F_63
R600_BUS_CNTL	,	V_80
si_common_set_powergating_state	,	F_80
si_common_sw_fini	,	F_31
ffs	,	F_70
gb_addr_config	,	V_34
oland_mgcg_cgcg_init	,	V_172
"enabling PCIE gen 3 link speeds, disable with amdgpu.pcie_gen2=0\n"	,	L_2
PCI_EXP_LNKCTL2	,	V_218
EVERGREEN_PIF_PHY1_DATA	,	V_230
PCI_EXP_DEVSTA_TRPND	,	V_217
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_252
amdgpu_gfx_select_se_sh	,	F_13
LC_GO_TO_RECOVERY	,	V_242
bridge_cfg	,	V_195
si_common_set_clockgating_state	,	F_79
is_virtual_machine	,	F_27
EVERGREEN_PIF_PHY1_INDEX	,	V_229
PCIE_PORT_INDEX	,	V_10
PLL_POWER_STATE_IN_OFF_0	,	F_56
d1vga_control	,	V_76
DRM_PCIE_SPEED_80	,	V_191
PLL_POWER_STATE_IN_OFF_1	,	F_58
value	,	V_70
grbm_indexed	,	V_73
amdgpu_device	,	V_1
temp	,	V_101
AVIVO_D1VGA_CONTROL	,	V_83
CHIP_PITCAIRN	,	V_151
si_common_soft_reset	,	F_78
tmp16	,	V_187
MUX_TCLK_TO_XCLK	,	V_108
sh_idx	,	V_21
pcie_idx_lock	,	V_6
SLV_MEM_LS_EN	,	V_290
MPLL_CLKOUT_SEL	,	F_67
EVERGREEN_PIF_PHY0_INDEX	,	V_227
AMD_CG_SUPPORT_HDP_LS	,	V_148
LC_SET_QUIESCE	,	V_220
