/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 288 176)
	(text "MEM_WB" (rect 5 0 58 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "ins_in[31..0]" (rect 0 0 68 14)(font "Arial" (font_size 8)))
		(text "ins_in[31..0]" (rect 21 27 89 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "ALU_result[31..0]" (rect 0 0 99 14)(font "Arial" (font_size 8)))
		(text "ALU_result[31..0]" (rect 21 43 120 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "mem_data[31..0]" (rect 0 0 93 14)(font "Arial" (font_size 8)))
		(text "mem_data[31..0]" (rect 21 59 114 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "WB[1..0]" (rect 0 0 48 14)(font "Arial" (font_size 8)))
		(text "WB[1..0]" (rect 21 75 69 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 21 91 50 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 272 32)
		(output)
		(text "ins_out[31..0]" (rect 0 0 76 14)(font "Arial" (font_size 8)))
		(text "ins_out[31..0]" (rect 175 27 251 41)(font "Arial" (font_size 8)))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "wr_addr[4..0]" (rect 0 0 77 14)(font "Arial" (font_size 8)))
		(text "wr_addr[4..0]" (rect 174 43 251 57)(font "Arial" (font_size 8)))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "ALU_out[31..0]" (rect 0 0 84 14)(font "Arial" (font_size 8)))
		(text "ALU_out[31..0]" (rect 167 59 251 73)(font "Arial" (font_size 8)))
		(line (pt 272 64)(pt 256 64)(line_width 3))
	)
	(port
		(pt 272 80)
		(output)
		(text "mem_data_out[31..0]" (rect 0 0 118 14)(font "Arial" (font_size 8)))
		(text "mem_data_out[31..0]" (rect 133 75 251 89)(font "Arial" (font_size 8)))
		(line (pt 272 80)(pt 256 80)(line_width 3))
	)
	(port
		(pt 272 96)
		(output)
		(text "sel_mem_wr" (rect 0 0 73 14)(font "Arial" (font_size 8)))
		(text "sel_mem_wr" (rect 178 91 251 105)(font "Arial" (font_size 8)))
		(line (pt 272 96)(pt 256 96)(line_width 1))
	)
	(port
		(pt 272 112)
		(output)
		(text "reg_wr_en_wb" (rect 0 0 89 14)(font "Arial" (font_size 8)))
		(text "reg_wr_en_wb" (rect 162 107 251 121)(font "Arial" (font_size 8)))
		(line (pt 272 112)(pt 256 112)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 256 144)(line_width 1))
	)
)
