{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500246295412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500246295417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 16 17:04:55 2017 " "Processing started: Sun Jul 16 17:04:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500246295417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246295417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246295417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500246295717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500246295717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hyperram_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram_types " "Found design unit 1: hyperram_types" {  } { { "hyperram_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hyperram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram-rtl " "Found design unit 1: hyperram-rtl" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303378 ""} { "Info" "ISGN_ENTITY_NAME" "1 hyperram " "Found entity 1: hyperram" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora-gbehaviour " "Found design unit 1: ora-gbehaviour" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ora " "Found entity 1: ora" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov9712.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ov9712.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OV9712 " "Found design unit 1: OV9712" {  } { { "OV9712.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/OV9712.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ucp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ucp_lib " "Found design unit 1: ucp_lib" {  } { { "ucp.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ucp.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303388 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303390 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora_math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ora_math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora_math " "Found design unit 1: ora_math" {  } { { "ora_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ora_math-body " "Found design unit 2: ora_math-body" {  } { { "ora_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ora_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ora_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ora_types " "Found design unit 1: ora_types" {  } { { "ora_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file global_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_types " "Found design unit 1: global_types" {  } { { "global_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/global_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-mbehaviour " "Found design unit 1: master-mbehaviour" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303402 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_bridge-gbehaviour " "Found design unit 1: master_bridge-gbehaviour" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303405 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_bridge " "Found entity 1: master_bridge" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500246303405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_bridge " "Elaborating entity \"master_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500246303428 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED1 master_bridge.vhd(36) " "VHDL Signal Declaration warning at master_bridge.vhd(36): used explicit default value for signal \"LED1\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303429 "|master_bridge"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED2 master_bridge.vhd(37) " "VHDL Signal Declaration warning at master_bridge.vhd(37): used explicit default value for signal \"LED2\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303429 "|master_bridge"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED3 master_bridge.vhd(38) " "VHDL Signal Declaration warning at master_bridge.vhd(38): used explicit default value for signal \"LED3\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303429 "|master_bridge"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED4 master_bridge.vhd(39) " "VHDL Signal Declaration warning at master_bridge.vhd(39): used explicit default value for signal \"LED4\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303429 "|master_bridge"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED5 master_bridge.vhd(40) " "VHDL Signal Declaration warning at master_bridge.vhd(40): used explicit default value for signal \"LED5\" because signal was never assigned a value" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303429 "|master_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_ack_err master_bridge.vhd(161) " "Verilog HDL or VHDL warning at master_bridge.vhd(161): object \"i2c_ack_err\" assigned a value but never read" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303430 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_rst ram_rst master_bridge.vhd(63) " "Bidirectional port \"ram_rst\" at master_bridge.vhd(63) has a one-way connection to bidirectional port \"t_ram_rst\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 63 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303437 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_cs_n ram_cs_n master_bridge.vhd(64) " "Bidirectional port \"ram_cs_n\" at master_bridge.vhd(64) has a one-way connection to bidirectional port \"t_ram_cs_n\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 64 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_ck_p ram_ck_p master_bridge.vhd(65) " "Bidirectional port \"ram_ck_p\" at master_bridge.vhd(65) has a one-way connection to bidirectional port \"t_ram_ck_p\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 65 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_ck_n ram_ck_n master_bridge.vhd(66) " "Bidirectional port \"ram_ck_n\" at master_bridge.vhd(66) has a one-way connection to bidirectional port \"t_ram_ck_n\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 66 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_rwds ram_rwds master_bridge.vhd(67) " "Bidirectional port \"ram_rwds\" at master_bridge.vhd(67) has a one-way connection to bidirectional port \"t_ram_rwds\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 67 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[7\] ram_dq\[7\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[7\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[7\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[6\] ram_dq\[6\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[6\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[6\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[5\] ram_dq\[5\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[5\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[5\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[4\] ram_dq\[4\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[4\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[4\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[3\] ram_dq\[3\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[3\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[3\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[2\] ram_dq\[2\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[2\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[2\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[1\] ram_dq\[1\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[1\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[1\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[0\] ram_dq\[0\] master_bridge.vhd(68) " "Bidirectional port \"ram_dq\[0\]\" at master_bridge.vhd(68) has a one-way connection to bidirectional port \"t_ram_dq\[0\]\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 68 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ram_rst reset_n master_bridge.vhd(81) " "Bidirectional port \"reset_n\" at master_bridge.vhd(81) has a one-way connection to bidirectional port \"ram_rst\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 81 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_rst reset_n master_bridge.vhd(81) " "Bidirectional port \"reset_n\" at master_bridge.vhd(81) has a one-way connection to bidirectional port \"t_ram_rst\"" {  } { { "master_bridge.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 81 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303438 "|master_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master_m " "Elaborating entity \"master\" for hierarchy \"master:master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ora_thresh master.vhd(79) " "Verilog HDL or VHDL warning at master.vhd(79): object \"ora_thresh\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ora_kernel master.vhd(80) " "Verilog HDL or VHDL warning at master.vhd(80): object \"ora_kernel\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ora_auto_cor master.vhd(81) " "Verilog HDL or VHDL warning at master.vhd(81): object \"ora_auto_cor\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ora_thresh_new master.vhd(82) " "VHDL Signal Declaration warning at master.vhd(82): used implicit default value for signal \"ora_thresh_new\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ora_kernel_new master.vhd(83) " "VHDL Signal Declaration warning at master.vhd(83): used explicit default value for signal \"ora_kernel_new\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ora_auto_cor_new master.vhd(84) " "VHDL Signal Declaration warning at master.vhd(84): used explicit default value for signal \"ora_auto_cor_new\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_tx_i master.vhd(101) " "Verilog HDL or VHDL warning at master.vhd(101): object \"packet_tx_i\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303456 "|master_bridge|master:master_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_0\"" {  } { { "master_bridge.vhd" "i2c_master_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:umd " "Elaborating entity \"uart\" for hierarchy \"uart:umd\"" {  } { { "master_bridge.vhd" "umd" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ora ora:ora_0 " "Elaborating entity \"ora\" for hierarchy \"ora:ora_0\"" {  } { { "master_bridge.vhd" "ora_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303462 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pwdn ora.vhd(38) " "VHDL Signal Declaration warning at ora.vhd(38): used implicit default value for signal \"pwdn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500246303465 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ora_bytes_to_tx ora.vhd(47) " "VHDL Signal Declaration warning at ora.vhd(47): used implicit default value for signal \"ora_bytes_to_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500246303465 "|master_bridge|ora:ora_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel ora.vhd(88) " "Verilog HDL or VHDL warning at ora.vhd(88): object \"pixel\" assigned a value but never read" {  } { { "ora.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303465 "|master_bridge|ora:ora_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hyperram hyperram:hyperram_0 " "Elaborating entity \"hyperram\" for hierarchy \"hyperram:hyperram_0\"" {  } { { "master_bridge.vhd" "hyperram_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303466 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "internal_mask hyperram.vhd(77) " "VHDL Signal Declaration warning at hyperram.vhd(77): used explicit default value for signal \"internal_mask\" because signal was never assigned a value" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500246303469 "|master_bridge|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "strobe_prev hyperram.vhd(80) " "Verilog HDL or VHDL warning at hyperram.vhd(80): object \"strobe_prev\" assigned a value but never read" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500246303469 "|master_bridge|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ck_p hyperram.vhd(128) " "VHDL Process Statement warning at hyperram.vhd(128): signal \"internal_ck_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500246303469 "|master_bridge|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ck_p hyperram.vhd(129) " "VHDL Process Statement warning at hyperram.vhd(129): signal \"internal_ck_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/hyperram.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500246303469 "|master_bridge|hyperram:hyperram_0"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LED1 master_m " "Port \"LED1\" does not exist in macrofunction \"master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 363 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LED2 master_m " "Port \"LED2\" does not exist in macrofunction \"master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 363 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LED3 master_m " "Port \"LED3\" does not exist in macrofunction \"master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 363 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LED4 master_m " "Port \"LED4\" does not exist in macrofunction \"master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 363 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303517 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LED5 master_m " "Port \"LED5\" does not exist in macrofunction \"master_m\"" {  } { { "master_bridge.vhd" "master_m" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd" 363 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500246303517 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500246303526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500246303616 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 16 17:05:03 2017 " "Processing ended: Sun Jul 16 17:05:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500246303616 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500246303616 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500246303616 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246303616 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500246304221 ""}
