#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e07e50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dfcd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1e0b2d0 .functor NOT 1, L_0x1e5b250, C4<0>, C4<0>, C4<0>;
L_0x1e5b050 .functor XOR 298, L_0x1e5adf0, L_0x1e5afb0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e5b190 .functor XOR 298, L_0x1e5b050, L_0x1e5b0c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1e48080_0 .net *"_ivl_10", 297 0, L_0x1e5b0c0;  1 drivers
v0x1e48180_0 .net *"_ivl_12", 297 0, L_0x1e5b190;  1 drivers
v0x1e48260_0 .net *"_ivl_2", 297 0, L_0x1e5ad50;  1 drivers
v0x1e48320_0 .net *"_ivl_4", 297 0, L_0x1e5adf0;  1 drivers
v0x1e48400_0 .net *"_ivl_6", 297 0, L_0x1e5afb0;  1 drivers
v0x1e48530_0 .net *"_ivl_8", 297 0, L_0x1e5b050;  1 drivers
v0x1e48610_0 .var "clk", 0 0;
v0x1e486b0_0 .net "in", 99 0, v0x1e46b40_0;  1 drivers
v0x1e48750_0 .net "out_any_dut", 99 1, L_0x1e4a120;  1 drivers
v0x1e488a0_0 .net "out_any_ref", 99 1, L_0x1e496a0;  1 drivers
v0x1e48970_0 .net "out_both_dut", 98 0, L_0x1e49e50;  1 drivers
v0x1e48a40_0 .net "out_both_ref", 98 0, L_0x1e49290;  1 drivers
v0x1e48b10_0 .net "out_different_dut", 99 0, L_0x1e4a720;  1 drivers
v0x1e48be0_0 .net "out_different_ref", 99 0, L_0x1e49c00;  1 drivers
v0x1e48cb0_0 .var/2u "stats1", 287 0;
v0x1e48d70_0 .var/2u "strobe", 0 0;
v0x1e48e30_0 .net "tb_match", 0 0, L_0x1e5b250;  1 drivers
v0x1e48f00_0 .net "tb_mismatch", 0 0, L_0x1e0b2d0;  1 drivers
E_0x1e0ffe0/0 .event negedge, v0x1e46a60_0;
E_0x1e0ffe0/1 .event posedge, v0x1e46a60_0;
E_0x1e0ffe0 .event/or E_0x1e0ffe0/0, E_0x1e0ffe0/1;
L_0x1e5ad50 .concat [ 100 99 99 0], L_0x1e49c00, L_0x1e496a0, L_0x1e49290;
L_0x1e5adf0 .concat [ 100 99 99 0], L_0x1e49c00, L_0x1e496a0, L_0x1e49290;
L_0x1e5afb0 .concat [ 100 99 99 0], L_0x1e4a720, L_0x1e4a120, L_0x1e49e50;
L_0x1e5b0c0 .concat [ 100 99 99 0], L_0x1e49c00, L_0x1e496a0, L_0x1e49290;
L_0x1e5b250 .cmp/eeq 298, L_0x1e5ad50, L_0x1e5b190;
S_0x1dfcaa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1dfcd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1e491d0 .functor AND 100, v0x1e46b40_0, L_0x1e49090, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1e495e0 .functor OR 100, v0x1e46b40_0, L_0x1e494a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e49c00 .functor XOR 100, v0x1e46b40_0, L_0x1e49ac0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1e16cb0_0 .net *"_ivl_1", 98 0, L_0x1e48ff0;  1 drivers
v0x1e45ad0_0 .net *"_ivl_11", 98 0, L_0x1e493d0;  1 drivers
v0x1e45bb0_0 .net *"_ivl_12", 99 0, L_0x1e494a0;  1 drivers
L_0x7fd9bcc5a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e45c70_0 .net *"_ivl_15", 0 0, L_0x7fd9bcc5a060;  1 drivers
v0x1e45d50_0 .net *"_ivl_16", 99 0, L_0x1e495e0;  1 drivers
v0x1e45e80_0 .net *"_ivl_2", 99 0, L_0x1e49090;  1 drivers
v0x1e45f60_0 .net *"_ivl_21", 0 0, L_0x1e49820;  1 drivers
v0x1e46040_0 .net *"_ivl_23", 98 0, L_0x1e499d0;  1 drivers
v0x1e46120_0 .net *"_ivl_24", 99 0, L_0x1e49ac0;  1 drivers
L_0x7fd9bcc5a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e46290_0 .net *"_ivl_5", 0 0, L_0x7fd9bcc5a018;  1 drivers
v0x1e46370_0 .net *"_ivl_6", 99 0, L_0x1e491d0;  1 drivers
v0x1e46450_0 .net "in", 99 0, v0x1e46b40_0;  alias, 1 drivers
v0x1e46530_0 .net "out_any", 99 1, L_0x1e496a0;  alias, 1 drivers
v0x1e46610_0 .net "out_both", 98 0, L_0x1e49290;  alias, 1 drivers
v0x1e466f0_0 .net "out_different", 99 0, L_0x1e49c00;  alias, 1 drivers
L_0x1e48ff0 .part v0x1e46b40_0, 1, 99;
L_0x1e49090 .concat [ 99 1 0 0], L_0x1e48ff0, L_0x7fd9bcc5a018;
L_0x1e49290 .part L_0x1e491d0, 0, 99;
L_0x1e493d0 .part v0x1e46b40_0, 1, 99;
L_0x1e494a0 .concat [ 99 1 0 0], L_0x1e493d0, L_0x7fd9bcc5a060;
L_0x1e496a0 .part L_0x1e495e0, 0, 99;
L_0x1e49820 .part v0x1e46b40_0, 0, 1;
L_0x1e499d0 .part v0x1e46b40_0, 1, 99;
L_0x1e49ac0 .concat [ 99 1 0 0], L_0x1e499d0, L_0x1e49820;
S_0x1e46850 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1dfcd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1e46a60_0 .net "clk", 0 0, v0x1e48610_0;  1 drivers
v0x1e46b40_0 .var "in", 99 0;
v0x1e46c00_0 .net "tb_match", 0 0, L_0x1e5b250;  alias, 1 drivers
E_0x1e0fb60 .event posedge, v0x1e46a60_0;
E_0x1e10470 .event negedge, v0x1e46a60_0;
S_0x1e46d00 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1dfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1e49e50 .functor AND 99, L_0x1e49d10, L_0x1e49db0, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1e4a120 .functor OR 99, L_0x1e49fb0, L_0x1e4a050, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1e4a610 .functor XOR 1, L_0x1e4a280, L_0x1e4a320, C4<0>, C4<0>;
v0x1e46f70_0 .net *"_ivl_1", 98 0, L_0x1e49d10;  1 drivers
v0x1e47030_0 .net *"_ivl_15", 0 0, L_0x1e4a280;  1 drivers
v0x1e47110_0 .net *"_ivl_17", 0 0, L_0x1e4a320;  1 drivers
v0x1e47200_0 .net *"_ivl_18", 0 0, L_0x1e4a610;  1 drivers
v0x1e472c0_0 .net *"_ivl_24", 98 0, L_0x1e4a860;  1 drivers
v0x1e473f0_0 .net *"_ivl_26", 98 0, L_0x1e4a950;  1 drivers
v0x1e474d0_0 .net *"_ivl_27", 0 0, L_0x1e4a9f0;  1 drivers
v0x1e47590_0 .net *"_ivl_29", 98 0, L_0x1e4ab90;  1 drivers
v0x1e47670_0 .net *"_ivl_3", 98 0, L_0x1e49db0;  1 drivers
L_0x7fd9bcc5a0a8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e477e0_0 .net *"_ivl_32", 97 0, L_0x7fd9bcc5a0a8;  1 drivers
v0x1e478c0_0 .net *"_ivl_7", 98 0, L_0x1e49fb0;  1 drivers
v0x1e479a0_0 .net *"_ivl_9", 98 0, L_0x1e4a050;  1 drivers
v0x1e47a80_0 .net "in", 99 0, v0x1e46b40_0;  alias, 1 drivers
v0x1e47b40_0 .net "out_any", 99 1, L_0x1e4a120;  alias, 1 drivers
v0x1e47c20_0 .net "out_both", 98 0, L_0x1e49e50;  alias, 1 drivers
v0x1e47d00_0 .net "out_different", 99 0, L_0x1e4a720;  alias, 1 drivers
L_0x1e49d10 .part v0x1e46b40_0, 0, 99;
L_0x1e49db0 .part v0x1e46b40_0, 1, 99;
L_0x1e49fb0 .part v0x1e46b40_0, 0, 99;
L_0x1e4a050 .part v0x1e46b40_0, 1, 99;
L_0x1e4a280 .part v0x1e46b40_0, 99, 1;
L_0x1e4a320 .part v0x1e46b40_0, 0, 1;
L_0x1e4a720 .concat8 [ 99 1 0 0], L_0x1e4ab90, L_0x1e4a610;
L_0x1e4a860 .part v0x1e46b40_0, 0, 99;
L_0x1e4a950 .part v0x1e46b40_0, 1, 99;
L_0x1e4a9f0 .cmp/ne 99, L_0x1e4a860, L_0x1e4a950;
L_0x1e4ab90 .concat [ 1 98 0 0], L_0x1e4a9f0, L_0x7fd9bcc5a0a8;
S_0x1e47e60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1dfcd00;
 .timescale -12 -12;
E_0x1df9a20 .event anyedge, v0x1e48d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e48d70_0;
    %nor/r;
    %assign/vec4 v0x1e48d70_0, 0;
    %wait E_0x1df9a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e46850;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1e46b40_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e10470;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1e46b40_0, 0;
    %wait E_0x1e0fb60;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1e46b40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1dfcd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e48610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e48d70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1dfcd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e48610_0;
    %inv;
    %store/vec4 v0x1e48610_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1dfcd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e46a60_0, v0x1e48f00_0, v0x1e486b0_0, v0x1e48a40_0, v0x1e48970_0, v0x1e488a0_0, v0x1e48750_0, v0x1e48be0_0, v0x1e48b10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1dfcd00;
T_5 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1dfcd00;
T_6 ;
    %wait E_0x1e0ffe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e48cb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
    %load/vec4 v0x1e48e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e48cb0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1e48a40_0;
    %load/vec4 v0x1e48a40_0;
    %load/vec4 v0x1e48970_0;
    %xor;
    %load/vec4 v0x1e48a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1e488a0_0;
    %load/vec4 v0x1e488a0_0;
    %load/vec4 v0x1e48750_0;
    %xor;
    %load/vec4 v0x1e488a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1e48be0_0;
    %load/vec4 v0x1e48be0_0;
    %load/vec4 v0x1e48b10_0;
    %xor;
    %load/vec4 v0x1e48be0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1e48cb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e48cb0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv100/iter2/response0/top_module.sv";
