{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763966337136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763966337136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:38:57 2025 " "Processing started: Mon Nov 24 13:38:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763966337136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966337136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_demo -c lab1_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_demo -c lab1_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966337136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763966337404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763966337404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecg_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file ecg_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_lut_16b " "Found entity 1: ecg_lut_16b" {  } { { "ecg_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut_16b " "Found entity 1: sine_lut_16b" {  } { { "sine_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_lut_16b " "Found entity 1: triangle_lut_16b" {  } { { "triangle_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth_lut_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth_lut_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_lut_16b " "Found entity 1: sawtooth_lut_16b" {  } { { "sawtooth_lut_16b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut_16b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wave_gen_16b.sv(92) " "Verilog HDL information at wave_gen_16b.sv(92): always construct contains both blocking and non-blocking assignments" {  } { { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763966342873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen_16b.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen_16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_16b " "Found entity 1: wave_gen_16b" {  } { { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavegen_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavegen_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavegen_codec " "Found entity 1: wavegen_codec" {  } { { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wavegen_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342876 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wave_gen.sv(105) " "Verilog HDL information at wave_gen.sv(105): always construct contains both blocking and non-blocking assignments" {  } { { "wave_gen.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen.sv" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763966342877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "wave_gen.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_lut " "Found entity 1: triangle_lut" {  } { { "triangle_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/triangle_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut " "Found entity 1: sine_lut" {  } { { "sine_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sine_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtooth_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sawtooth_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_lut " "Found entity 1: sawtooth_lut" {  } { { "sawtooth_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/sawtooth_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lfsr.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_demo " "Found entity 1: lab1_demo" {  } { { "lab1_demo.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_controller.v(36) " "Verilog HDL information at i2c_controller.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_controller.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_controller.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763966342883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_av_config " "Found entity 1: i2c_av_config" {  } { { "i2c_av_config.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/i2c_av_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecg_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file ecg_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_lut " "Found entity 1: ecg_lut" {  } { { "ecg_lut.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/ecg_lut.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk/pll_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk/pll_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_0002 " "Found entity 1: pll_clk_0002" {  } { { "pll_clk/pll_clk_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/pll_clk/pll_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763966342889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342889 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "lfsrt_out wave_gen_16b.sv(25) " "Verilog HDL error at wave_gen_16b.sv(25): object \"lfsrt_out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "wave_gen_16b.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/wave_gen_16b.sv" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1763966342890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.map.smsg " "Generated suppressed messages file D:/Workspace/RTL_Design/DSP_FPGA/demo/lab1/lab1_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763966342980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 24 13:39:02 2025 " "Processing ended: Mon Nov 24 13:39:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763966342980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763966342980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763966342980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966342980 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763966343628 ""}
