[library]
name=lib
gate=AND2_X1 2 1
gate=AND2_X2 2 1
gate=AND2_X4 2 1
gate=AND3_X1 3 1
gate=AND3_X2 3 1
gate=AND3_X4 3 1
gate=AND4_X1 4 1
gate=AND4_X2 4 1
gate=AND4_X4 4 1
gate=AOI21_X1 3 1
gate=AOI21_X2 3 1
gate=AOI21_X4 3 1
gate=AOI22_X1 4 1
gate=AOI22_X2 4 1
gate=AOI22_X4 4 1
gate=AOI211_X1 4 1
gate=AOI211_X2 4 1
gate=AOI211_X4 4 1
gate=AOI221_X1 5 1
gate=AOI221_X2 5 1
gate=AOI221_X4 5 1
gate=AOI222_X1 6 1
gate=AOI222_X2 6 1
gate=AOI222_X4 6 1
gate=BUF_X1 1 1
gate=BUF_X2 1 1
gate=BUF_X4 1 1
gate=BUF_X8 1 1
gate=BUF_X16 1 1
gate=BUF_X32 1 1
gate=CLKBUF_X1 1 1
gate=CLKBUF_X2 1 1
gate=CLKBUF_X3 1 1
latch=CLKGATETST_X1 3 2
latch=CLKGATETST_X2 3 2
latch=CLKGATETST_X4 3 2
latch=CLKGATETST_X8 3 2
latch=CLKGATE_X1 2 2
latch=CLKGATE_X2 2 2
latch=CLKGATE_X4 2 2
latch=CLKGATE_X8 2 2
latch=DFFRS_X1 4 2
latch=DFFRS_X2 4 2
latch=DFFR_X1 3 2
latch=DFFR_X2 3 2
latch=DFFS_X1 3 2
latch=DFFS_X2 3 2
latch=DFF_X1 2 2
latch=DFF_X2 2 2
latch=DLH_X1 2 1
latch=DLH_X2 2 1
latch=DLL_X1 2 1
latch=DLL_X2 2 1
gate=FA_X1 3 2
gate=HA_X1 2 2
gate=INV_X1 1 1
gate=INV_X2 1 1
gate=INV_X4 1 1
gate=INV_X8 1 1
gate=INV_X16 1 1
gate=INV_X32 1 1
gate=MUX2_X1 3 1
gate=MUX2_X2 3 1
gate=NAND2_X1 2 1
gate=NAND2_X2 2 1
gate=NAND2_X4 2 1
gate=NAND3_X1 3 1
gate=NAND3_X2 3 1
gate=NAND3_X4 3 1
gate=NAND4_X1 4 1
gate=NAND4_X2 4 1
gate=NAND4_X4 4 1
gate=NOR2_X1 2 1
gate=NOR2_X2 2 1
gate=NOR2_X4 2 1
gate=NOR3_X1 3 1
gate=NOR3_X2 3 1
gate=NOR3_X4 3 1
gate=NOR4_X1 4 1
gate=NOR4_X2 4 1
gate=NOR4_X4 4 1
gate=OAI21_X1 3 1
gate=OAI21_X2 3 1
gate=OAI21_X4 3 1
gate=OAI22_X1 4 1
gate=OAI22_X2 4 1
gate=OAI22_X4 4 1
gate=OAI33_X1 6 1
gate=OAI211_X1 4 1
gate=OAI211_X2 4 1
gate=OAI211_X4 4 1
gate=OAI221_X1 5 1
gate=OAI221_X2 5 1
gate=OAI221_X4 5 1
gate=OAI222_X1 6 1
gate=OAI222_X2 6 1
gate=OAI222_X4 6 1
gate=OR2_X1 2 1
gate=OR2_X2 2 1
gate=OR2_X4 2 1
gate=OR3_X1 3 1
gate=OR3_X2 3 1
gate=OR3_X4 3 1
gate=OR4_X1 4 1
gate=OR4_X2 4 1
gate=OR4_X4 4 1
latch=SDFFRS_X1 6 2
latch=SDFFRS_X2 6 2
latch=SDFFR_X1 5 2
latch=SDFFR_X2 5 2
latch=SDFFS_X1 5 2
latch=SDFFS_X2 5 2
latch=SDFF_X1 4 2
latch=SDFF_X2 4 2
gate=TBUF_X1 2 1
gate=TBUF_X2 2 1
gate=TBUF_X4 2 1
gate=TBUF_X8 2 1
gate=TBUF_X16 2 1
gate=TINV_X1 2 1
latch=TLAT_X1 3 1
gate=XNOR2_X1 2 1
gate=XNOR2_X2 2 1
gate=XOR2_X1 2 1
gate=XOR2_X2 2 1
[circuit]
name=block_2
libraries=lib
distribution= 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300
size=37500
I=7500
O=3750
