============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:08:57 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[21]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2090         -  
      Drv Adjust:+       0         0  
         Arrival:=    2090            
                                      
   Required Time:=    2090            
       Data Path:-    2090            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2090            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  B[21]                                                    -       -     F     (arrival)                       1  3.3  1000     0       0    (-,-) 
  g338/X                                                   -       A->X  F     sky130_fd_sc_hd__clkbuf_1       2 10.5    85   352     352    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g173/Y        -       A->Y  R     sky130_fd_sc_hd__inv_2          2  8.9    54    77     428    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g165__1705/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_1        1  5.6    50    65     494    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g163__1617/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    51    60     554    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g161__6783/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  6.2    38    49     603    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g122__6131/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    71    70     674    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g120__8246/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    46    59     733    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g122__9315/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    51    59     791    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g120__4733/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  6.2    39    49     841    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g122__6417/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    72    71     911    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g120__1666/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  6.2    40    54     966    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g122__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    72    71    1037    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g120__6260/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    46    59    1097    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g119__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    59    1155    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g117__1617/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  6.2    38    50    1205    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g119__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    72    70    1276    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g117__6131/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    47    61    1336    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g119__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    59    1396    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g117__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    45    56    1451    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g120__2398/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    59    1510    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g118__6417/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        3  9.4    49    59    1569    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g117__6783/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    72    75    1644    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g115__8428/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        3 13.1    64    75    1719    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g115__5122/Y -       B2->Y R     sky130_fd_sc_hd__o2bb2ai_2      1 10.6   170   170    1889    (-,-) 
  g3__7098/Y                                               -       B->Y  F     sky130_fd_sc_hd__nand2b_4       1 17.7    64    92    1981    (-,-) 
  g2__8246/Y                                               -       A->Y  R     sky130_fd_sc_hd__nand2_8        1 51.3   109   109    2090    (-,-) 
  S[31]                                                    <<<     -     R     (port)                          -    -     -     0    2090    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

