$date
	Sat Aug 06 19:48:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
x!
$end
#10
1!
1"
#20
0"
#22
0#
#27
1#
#30
1"
#37
0#
#40
0"
#50
0!
1"
#60
0"
#62
1#
1$
#70
1"
#80
0"
#82
