// Seed: 4293849981
module module_0 ();
  parameter id_1 = 1;
  string id_2;
  assign id_2 = "";
  logic [7:0] id_3, id_4, id_5;
  generate
    localparam id_6 = -1'b0;
    logic id_7;
  endgenerate
  if (id_6) begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        begin : LABEL_3
          assign id_5 = id_4;
        end
        assign id_4 = id_4;
      end
    end
  end : SymbolIdentifier
  bit id_8, id_9;
  final if (1) if (1) @(id_3) id_9 <= 1;
  wire id_10;
  assign id_8 = 1;
  assign id_5 = id_6;
  assign id_4 = id_7;
  for (id_11 = id_9; id_5[-1]; id_7 = -1'b0)
  id_12 :
  assert property (@(id_10 or posedge id_8) 1'b0) begin : LABEL_4
    `define pp_13 0
  end
  logic id_14;
  wire  id_15;
  ;
  logic id_16;
  ;
  logic id_17;
  wire  id_18;
  logic id_19;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5
);
  localparam id_7 = 1;
  logic id_8 = 1, id_9;
  module_0 modCall_1 ();
endmodule
