# EESchema Netlist Version 1.1 created  2/27/2013 5:41:25 PM
(
 ( /512CEFED $noname  C2 C {Lib=C}
  (    1 VCC_HOST )
  (    2 GND )
 )
 ( /512CEFE6 $noname  C4 C {Lib=C}
  (    1 VCC_TRGT )
  (    2 GNDA )
 )
 ( /512CEFA0 $noname  C3 C {Lib=C}
  (    1 VCC_TRGT )
  (    2 GNDA )
 )
 ( /512CEF82 $noname  C1 C {Lib=C}
  (    1 VCC_HOST )
  (    2 GND )
 )
 ( /512CBB71 $noname  U1 SI8442 {Lib=SI8442}
  (    1 VCC_HOST )
  (    2 GND )
  (    3 ? )
  (    4 N-000030 )
  (    5 N-000006 )
  (    6 VTREF_HOST )
  (    7 VCC_HOST )
  (    8 GND )
  (    9 GNDA )
  (   10 VCC_TRGT )
  (   11 VCC_TRGT )
  (   12 N-000004 )
  (   13 N-000001 )
  (   14 ? )
  (   15 GNDA )
  (   16 VCC_TRGT )
 )
 ( /512CCBBB $noname  R2 R {Lib=R}
  (    1 VCC_HOST )
  (    2 N-000002 )
 )
 ( /512CCBB9 $noname  D2 LED {Lib=LED}
  (    1 N-000002 )
  (    2 nRESET_HOST )
 )
 ( /512CCB8F $noname  R1 R {Lib=R}
  (    1 N-000008 )
  (    2 GND )
 )
 ( /512CCB8C $noname  D1 LED {Lib=LED}
  (    1 VCC_HOST )
  (    2 N-000008 )
 )
 ( /512CCB59 $noname  R7 R {Lib=R}
  (    1 N-000007 )
  (    2 GNDA )
 )
 ( /512CCB51 $noname  D3 LED {Lib=LED}
  (    1 VCC_TRGT )
  (    2 N-000007 )
 )
 ( /512CC198 $noname  R6 R {Lib=R}
  (    1 SWDIO_TRGT )
  (    2 N-000004 )
 )
 ( /512CC194 $noname  R5 R {Lib=R}
  (    1 SWDIO_TRGT )
  (    2 N-000001 )
 )
 ( /512CC148 $noname  R4 R {Lib=R}
  (    1 N-000006 )
  (    2 SWDIO_HOST )
 )
 ( /512CC13C $noname  R3 R {Lib=R}
  (    1 N-000030 )
  (    2 SWDIO_HOST )
 )
 ( /512CC04A $noname  J2 ARM_20PIN {Lib=ARM_20PIN}
  (    1 VCC_TRGT )
  (    2 ? )
  (    3 ? )
  (    4 GNDA )
  (    5 ? )
  (    6 GNDA )
  (    7 SWDIO_TRGT )
  (    8 GNDA )
  (    9 SWCLK_TRGT )
  (   10 GNDA )
  (   11 ? )
  (   12 GNDA )
  (   13 SWO_TRGT )
  (   14 GNDA )
  (   15 nRESET_TRGT )
  (   16 GNDA )
  (   17 ? )
  (   18 GNDA )
  (   19 ? )
  (   20 GNDA )
 )
 ( /512CC047 $noname  J1 ARM_20PIN {Lib=ARM_20PIN}
  (    1 VTREF_HOST )
  (    2 ? )
  (    3 ? )
  (    4 GND )
  (    5 ? )
  (    6 GND )
  (    7 SWDIO_HOST )
  (    8 GND )
  (    9 SWCLK_HOST )
  (   10 GND )
  (   11 ? )
  (   12 GND )
  (   13 SWO_HOST )
  (   14 GND )
  (   15 nRESET_HOST )
  (   16 GND )
  (   17 ? )
  (   18 GND )
  (   19 VCC_HOST )
  (   20 GND )
 )
 ( /512CC040 $noname  J3 ARM_10PIN {Lib=ARM_10PIN}
  (    1 VCC_TRGT )
  (    2 SWDIO_TRGT )
  (    3 GNDA )
  (    4 SWCLK_TRGT )
  (    5 GNDA )
  (    6 SWO_TRGT )
  (    7 ? )
  (    8 ? )
  (    9 GNDA )
  (   10 nRESET_TRGT )
 )
 ( /512CBCBC $noname  U2 SI8440 {Lib=SI8440}
  (    1 VCC_HOST )
  (    2 GND )
  (    3 ? )
  (    4 SWCLK_HOST )
  (    5 SWO_HOST )
  (    6 nRESET_HOST )
  (    7 VCC_HOST )
  (    8 GND )
  (    9 GNDA )
  (   10 VCC_TRGT )
  (   11 nRESET_TRGT )
  (   12 SWO_TRGT )
  (   13 SWCLK_TRGT )
  (   14 ? )
  (   15 GNDA )
  (   16 VCC_TRGT )
 )
)
*
{ Allowed footprints by component:
$component C2
 SM*
 C?
 C1-1
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component D2
 LED-3MM
 LED-5MM
 LED-10MM
 LED-0603
 LED-0805
 LED-1206
 LEDV
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component D1
 LED-3MM
 LED-5MM
 LED-10MM
 LED-0603
 LED-0805
 LED-1206
 LEDV
$endlist
$component R7
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component D3
 LED-3MM
 LED-5MM
 LED-10MM
 LED-0603
 LED-0805
 LED-1206
 LEDV
$endlist
$component R6
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R5
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R4
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R3
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "" ""
 U1 13
 R5 2
Net 2 "" ""
 D2 1
 R2 2
Net 4 "" ""
 R6 2
 U1 12
Net 5 "GNDA" "GNDA"
 U1 9
 J2 6
 U2 15
 U1 15
 J2 8
 J3 5
 J3 9
 J2 4
 J2 12
 J3 3
 J2 20
 J2 10
 U2 9
 R7 2
 C3 2
 C4 2
 J2 18
 J2 16
 J2 14
Net 6 "" ""
 U1 5
 R4 1
Net 7 "" ""
 R7 1
 D3 2
Net 8 "" ""
 R1 1
 D1 2
Net 11 "SWDIO_TRGT" "SWDIO_TRGT"
 J2 7
 J3 2
 R5 1
 R6 1
Net 12 "VCC_HOST" "VCC_HOST"
 U1 7
 R2 1
 U2 7
 C2 1
 C1 1
 U1 1
 J1 19
 D1 1
 U2 1
Net 14 "nRESET_HOST" "nRESET_HOST"
 J1 15
 D2 2
 U2 6
Net 16 "SWCLK_TRGT" "SWCLK_TRGT"
 U2 13
 J3 4
 J2 9
Net 17 "nRESET_TRGT" "nRESET_TRGT"
 U2 11
 J2 15
 J3 10
Net 19 "SWO_HOST" "SWO_HOST"
 U2 5
 J1 13
Net 20 "SWCLK_HOST" "SWCLK_HOST"
 J1 9
 U2 4
Net 22 "SWO_TRGT" "SWO_TRGT"
 J2 13
 U2 12
 J3 6
Net 28 "SWDIO_HOST" "SWDIO_HOST"
 J1 7
 R3 2
 R4 2
Net 30 "" ""
 U1 4
 R3 1
Net 32 "VTREF_HOST" "VTREF_HOST"
 U1 6
 J1 1
Net 35 "GND" "GND"
 U2 8
 C1 2
 U1 2
 U2 2
 J1 12
 C2 2
 J1 14
 J1 16
 J1 18
 R1 2
 U1 8
 J1 10
 J1 8
 J1 20
 J1 4
 J1 6
Net 36 "VCC_TRGT" "VCC_TRGT"
 U2 10
 J2 1
 C4 1
 U1 16
 U2 16
 C3 1
 J3 1
 D3 1
 U1 10
 U1 11
}
#End
