$date
	Fri Mar 25 07:37:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab_testbench $end
$var wire 7 ! out [6:0] $end
$var reg 8 " ans [7:0] $end
$var reg 1 # enable $end
$var reg 1 $ errored $end
$var reg 5 % in [4:0] $end
$var reg 1024 & testname [1023:0] $end
$var integer 32 ' STDERR [31:0] $end
$scope module sd $end
$var wire 1 # enable $end
$var wire 4 ( in [3:0] $end
$var wire 7 ) out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b10000000000000000000000000000010 '
b11100110111001101100100011001010110001100100000010001010110111001100001011000100110110001100101001000000101010001100101011100110111010001110011 &
b0 %
0$
0#
bx "
b0 !
$end
#20
b1 (
b1 %
#30
b10 (
b10 %
#40
b11 (
b11 %
#50
b100 (
b100 %
#60
b101 (
b101 %
#70
b110 (
b110 %
#80
b111 (
b111 %
#90
b1000 (
b1000 %
#100
b1001 (
b1001 %
#110
b1010 (
b1010 %
#120
b1011 (
b1011 %
#130
b1100 (
b1100 %
#140
b1101 (
b1101 %
#150
b1110 (
b1110 %
#160
b1111 (
b1111 %
#170
b111111 !
b111111 )
b0 (
1#
b11100110111001101100100011001010110001100100000010011110111010101110100011100000111010101110100001000000101010001100101011100110111010001110011 &
b0 %
#190
b110 !
b110 )
b1 (
b1 %
b111111 "
#200
b1011011 !
b1011011 )
b10 (
b10 %
b110 "
#210
b1001111 !
b1001111 )
b11 (
b11 %
b1011011 "
#220
b1100110 !
b1100110 )
b100 (
b100 %
b1001111 "
#230
b1101101 !
b1101101 )
b101 (
b101 %
b1100110 "
#240
b1111101 !
b1111101 )
b110 (
b110 %
b1101101 "
#250
b111 !
b111 )
b111 (
b111 %
b1111101 "
#260
b1111111 !
b1111111 )
b1000 (
b1000 %
b111 "
#270
b1100111 !
b1100111 )
b1001 (
b1001 %
b1111111 "
#280
b1110111 !
b1110111 )
b1010 (
b1010 %
b1100111 "
#290
b1111100 !
b1111100 )
b1011 (
b1011 %
b1110111 "
#300
b111001 !
b111001 )
b1100 (
b1100 %
b1111100 "
#310
b1011110 !
b1011110 )
b1101 (
b1101 %
b111001 "
#320
b1111001 !
b1111001 )
b1110 (
b1110 %
b1011110 "
#330
b1110001 !
b1110001 )
b1111 (
b1111 %
b1111001 "
#340
b111111 !
b111111 )
b0 (
b10000 %
b1110001 "
