EDA Netlist Writer report for de10_lite
Thu Dec 18 21:01:27 2025
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Dec 18 21:01:27 2025 ;
; Revision Name             ; de10_lite                             ;
; Top-level Entity Name     ; de10_lite                             ;
; Family                    ; MAX 10                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                              ;
+---------------------------------------------------------------------------------------------------+------------------------------+
; Option                                                                                            ; Setting                      ;
+---------------------------------------------------------------------------------------------------+------------------------------+
; Tool Name                                                                                         ; Questa Altera FPGA (Verilog) ;
; Generate functional simulation netlist                                                            ; On                           ;
; Truncate long hierarchy paths                                                                     ; Off                          ;
; Map illegal HDL characters                                                                        ; Off                          ;
; Flatten buses into individual nodes                                                               ; Off                          ;
; Maintain hierarchy                                                                                ; Off                          ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                          ;
; Enable glitch filtering                                                                           ; Off                          ;
; Do not write top level VHDL entity                                                                ; Off                          ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                          ;
; Architecture name in VHDL output netlist                                                          ; structure                    ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                          ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                          ;
+---------------------------------------------------------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------+
; Simulation Generated Files                                                              ;
+-----------------------------------------------------------------------------------------+
; Generated Files                                                                         ;
+-----------------------------------------------------------------------------------------+
; C:/Users/diana/OneDrive/Documentos/diana/diana/de10_lite/simulation/questa/de10_lite.vo ;
+-----------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Thu Dec 18 21:01:23 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off de10_lite -c de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file de10_lite.vo in folder "C:/Users/diana/OneDrive/Documentos/diana/diana/de10_lite/simulation/questa/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Thu Dec 18 21:01:27 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


