; ModuleID = '/llk/IR_all_yes/drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c_pt.bc'
source_filename = "../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab+mlx5_cmd_create_vport_lag\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_cmd_create_vport_lag\09\09\09\09"
module asm "\09.long\09__crc_mlx5_cmd_create_vport_lag\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_cmd_create_vport_lag:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_cmd_create_vport_lag\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_cmd_create_vport_lag:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_cmd_destroy_vport_lag\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_cmd_destroy_vport_lag\09\09\09\09"
module asm "\09.long\09__crc_mlx5_cmd_destroy_vport_lag\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_cmd_destroy_vport_lag:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_cmd_destroy_vport_lag\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_cmd_destroy_vport_lag:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_is_roce\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_is_roce\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_is_roce\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_is_roce:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_is_roce\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_is_roce:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_is_active\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_is_active\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_is_active\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_is_active:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_is_active\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_is_active:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_is_master\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_is_master\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_is_master\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_is_master:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_is_master\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_is_master:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_is_sriov\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_is_sriov\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_is_sriov\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_is_sriov:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_is_sriov\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_is_sriov:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_is_shared_fdb\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_is_shared_fdb\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_is_shared_fdb\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_is_shared_fdb:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_is_shared_fdb\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_is_shared_fdb:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_get_roce_netdev\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_get_roce_netdev\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_get_roce_netdev\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_get_roce_netdev:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_get_roce_netdev\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_get_roce_netdev:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_get_slave_port\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_get_slave_port\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_get_slave_port\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_get_slave_port:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_get_slave_port\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_get_slave_port:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_get_peer_mdev\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_get_peer_mdev\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_get_peer_mdev\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_get_peer_mdev:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_get_peer_mdev\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_get_peer_mdev:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+mlx5_lag_query_cong_counters\22, \22a\22\09"
module asm "\09.weak\09__crc_mlx5_lag_query_cong_counters\09\09\09\09"
module asm "\09.long\09__crc_mlx5_lag_query_cong_counters\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_mlx5_lag_query_cong_counters:\09\09\09\09\09"
module asm "\09.asciz \09\22mlx5_lag_query_cong_counters\22\09\09\09\09\09"
module asm "__kstrtabns_mlx5_lag_query_cong_counters:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.net = type { %struct.refcount_struct, %struct.spinlock, i32, i32, i32, %struct.spinlock, %struct.atomic_t, %struct.list_head, %struct.list_head, %struct.llist_node, ptr, ptr, ptr, %struct.idr, %struct.ns_common, %struct.ref_tracker_dir, %struct.list_head, ptr, ptr, %struct.ctl_table_set, ptr, ptr, ptr, ptr, ptr, %struct.raw_notifier_head, i32, ptr, %struct.list_head, %struct.netns_core, %struct.netns_mib, %struct.netns_packet, %struct.netns_unix, %struct.netns_nexthop, [80 x i8], %struct.netns_ipv4, %struct.netns_ipv6, %struct.netns_ieee802154_lowpan, %struct.netns_sctp, %struct.netns_nf, %struct.netns_ct, %struct.netns_nftables, %struct.sk_buff_head, ptr, %struct.netns_bpf, [92 x i8], %struct.netns_xfrm, i64, ptr, %struct.netns_mpls, %struct.netns_can, %struct.netns_xdp, %struct.netns_mctp, ptr, ptr, %struct.netns_smc }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%struct.llist_node = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.ns_common = type { %struct.atomic_t, ptr, i32, %struct.refcount_struct }
%struct.ref_tracker_dir = type { %struct.spinlock, i32, %struct.refcount_struct, %struct.list_head, %struct.list_head }
%struct.ctl_table_set = type { ptr, %struct.ctl_dir }
%struct.ctl_dir = type { %struct.ctl_table_header, %struct.rb_root }
%struct.ctl_table_header = type { %union.anon.37, ptr, ptr, ptr, ptr, ptr, ptr, %struct.hlist_head }
%union.anon.37 = type { %struct.anon.38 }
%struct.anon.38 = type { ptr, i32, i32, i32 }
%struct.hlist_head = type { ptr }
%struct.rb_root = type { ptr }
%struct.raw_notifier_head = type { ptr }
%struct.list_head = type { ptr, ptr }
%struct.netns_core = type { ptr, i32, ptr }
%struct.netns_mib = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.netns_packet = type { %struct.mutex, %struct.hlist_head }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.netns_unix = type { i32, ptr }
%struct.netns_nexthop = type { %struct.rb_root, ptr, i32, i32, %struct.blocking_notifier_head }
%struct.blocking_notifier_head = type { %struct.rw_semaphore, ptr }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.netns_ipv4 = type { %struct.inet_timewait_death_row, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, ptr, ptr, ptr, i32, i8, i8, i8, %struct.atomic_t, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, i8, i8, i8, i8, i32, i32, i32, i32, %struct.local_ports, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, [3 x i32], [3 x i32], i32, i32, i32, i32, ptr, ptr, i32, %struct.atomic_t, i32, i32, i32, i8, i8, i8, i32, i32, i32, %struct.ping_group_range, %struct.atomic_t, ptr, i32, %struct.list_head, ptr, i32, i8, i8, ptr, i32, ptr, i32, %struct.atomic_t, %struct.siphash_key_t, [96 x i8] }
%struct.inet_timewait_death_row = type { %struct.atomic_t, [124 x i8], ptr, i32 }
%struct.local_ports = type { %struct.seqlock_t, [2 x i32], i8 }
%struct.seqlock_t = type { %struct.seqcount_spinlock, %struct.spinlock }
%struct.seqcount_spinlock = type { %struct.seqcount, ptr }
%struct.seqcount = type { i32, %struct.lockdep_map }
%struct.ping_group_range = type { %struct.seqlock_t, [2 x %struct.kgid_t] }
%struct.kgid_t = type { i32 }
%struct.siphash_key_t = type { [2 x i64] }
%struct.netns_ipv6 = type { %struct.dst_ops, %struct.netns_sysctl_ipv6, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.timer_list, ptr, ptr, %struct.list_head, %struct.rwlock_t, %struct.spinlock, i32, i32, i8, i8, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.list_head, ptr, %struct.atomic_t, %struct.atomic_t, ptr, ptr, ptr, i32, %struct.anon.99, ptr, [24 x i8] }
%struct.dst_ops = type { i16, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, [60 x i8], %struct.percpu_counter, [56 x i8] }
%struct.percpu_counter = type { %struct.raw_spinlock, i64, %struct.list_head, ptr }
%struct.netns_sysctl_ipv6 = type { ptr, ptr, ptr, ptr, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i32, i8, i8, i8, [8 x i32], ptr, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i8, i8 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.rwlock_t = type { %struct.arch_rwlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_rwlock_t = type { i32 }
%struct.anon.99 = type { %struct.hlist_head, %struct.spinlock, i32 }
%struct.netns_ieee802154_lowpan = type { %struct.netns_sysctl_lowpan, ptr }
%struct.netns_sysctl_lowpan = type { ptr }
%struct.netns_sctp = type { ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, %struct.list_head, %struct.list_head, %struct.timer_list, %struct.list_head, %struct.spinlock, %struct.spinlock, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.netns_nf = type { ptr, [13 x ptr], ptr, [5 x ptr], [5 x ptr], [3 x ptr], [5 x ptr], [7 x ptr], i32, i32 }
%struct.netns_ct = type { i8, i8, i8, i8, i8, i8, i8, ptr, ptr, ptr, %struct.nf_ip_net, i32 }
%struct.nf_ip_net = type { %struct.nf_generic_net, %struct.nf_tcp_net, %struct.nf_udp_net, %struct.nf_icmp_net, %struct.nf_icmp_net, %struct.nf_dccp_net, %struct.nf_sctp_net, %struct.nf_gre_net }
%struct.nf_generic_net = type { i32 }
%struct.nf_tcp_net = type { [14 x i32], i8, i8, i8, i8, i32 }
%struct.nf_udp_net = type { [2 x i32], i32 }
%struct.nf_icmp_net = type { i32 }
%struct.nf_dccp_net = type { i8, [10 x i32] }
%struct.nf_sctp_net = type { [10 x i32] }
%struct.nf_gre_net = type { %struct.list_head, [2 x i32] }
%struct.netns_nftables = type { i8 }
%struct.sk_buff_head = type { %union.anon.78, i32, %struct.spinlock }
%union.anon.78 = type { %struct.anon.79 }
%struct.anon.79 = type { ptr, ptr }
%struct.netns_bpf = type { [2 x ptr], [2 x ptr], [2 x %struct.list_head] }
%struct.netns_xfrm = type { %struct.list_head, ptr, ptr, ptr, ptr, i32, i32, %struct.work_struct, %struct.list_head, ptr, i32, [3 x %struct.hlist_head], [3 x %struct.xfrm_policy_hash], [6 x i32], %struct.work_struct, %struct.xfrm_policy_hthresh, %struct.list_head, ptr, ptr, i32, i32, i32, i32, i8, ptr, [8 x i8], %struct.dst_ops, %struct.dst_ops, %struct.spinlock, %struct.seqcount_spinlock, %struct.seqcount_spinlock, %struct.spinlock, %struct.mutex }
%struct.xfrm_policy_hash = type { ptr, i32, i8, i8, i8, i8 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.xfrm_policy_hthresh = type { %struct.work_struct, %struct.seqlock_t, i8, i8, i8, i8 }
%struct.netns_mpls = type { i32, i32, i32, ptr, ptr }
%struct.netns_can = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, %struct.timer_list, ptr, ptr, %struct.hlist_head }
%struct.netns_xdp = type { %struct.mutex, %struct.hlist_head }
%struct.netns_mctp = type { %struct.list_head, %struct.mutex, %struct.hlist_head, %struct.spinlock, %struct.hlist_head, i32, %struct.mutex, %struct.list_head }
%struct.netns_smc = type { ptr, %struct.mutex, ptr }
%struct.lock_class_key = type { %union.anon }
%union.anon = type { %struct.hlist_node }
%struct.mlx5_lag = type { i8, i32, i8, [2 x i8], %struct.kref, [2 x %struct.lag_func], %struct.lag_tracker, ptr, %struct.delayed_work, %struct.notifier_block, %struct.lag_mp, %struct.mlx5_lag_port_sel }
%struct.kref = type { %struct.refcount_struct }
%struct.lag_func = type { ptr, ptr }
%struct.lag_tracker = type { i32, [2 x %struct.netdev_lag_lower_state_info], i8, i32 }
%struct.netdev_lag_lower_state_info = type { i8 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.lag_mp = type { %struct.notifier_block, ptr, ptr }
%struct.mlx5_lag_port_sel = type { [1 x i32], i8, %struct.mlx5_lag_ttc, %struct.mlx5_lag_ttc }
%struct.mlx5_lag_ttc = type { ptr, [11 x ptr] }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.task_struct = type { i32, ptr, %struct.refcount_struct, i32, i32, i32, %struct.__call_single_node, i32, i32, ptr, i32, i32, i32, i32, i32, i32, i32, [56 x i8], %struct.sched_entity, %struct.sched_rt_entity, %struct.sched_dl_entity, ptr, %struct.rb_node, i32, i32, ptr, [2 x %struct.uclamp_se], [2 x %struct.uclamp_se], [116 x i8], %struct.sched_statistics, i32, i32, i32, ptr, ptr, %struct.cpumask, ptr, i16, i16, i32, i8, i8, i32, %struct.list_head, i32, i32, %union.rcu_special, i8, %struct.list_head, %struct.sched_info, %struct.list_head, %struct.plist_node, %struct.rb_node, ptr, ptr, %struct.vmacache, %struct.task_rss_stat, i32, i32, i32, i32, i32, i32, i8, [3 x i8], i16, i32, %struct.restart_block, i32, i32, i32, ptr, ptr, %struct.list_head, %struct.list_head, ptr, %struct.list_head, %struct.list_head, ptr, [4 x %struct.hlist_node], %struct.list_head, %struct.list_head, ptr, ptr, ptr, ptr, i64, i64, i64, %struct.prev_cputime, i32, i32, i64, i64, i32, i32, %struct.posix_cputimers, ptr, ptr, ptr, ptr, [16 x i8], ptr, %struct.sysv_sem, %struct.sysv_shm, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.sigset_t, %struct.sigset_t, %struct.sigset_t, %struct.sigpending, i32, i32, i32, ptr, %struct.kuid_t, i32, %struct.seccomp, %struct.syscall_user_dispatch, i64, i64, %struct.spinlock, %struct.raw_spinlock, %struct.wake_q_node, %struct.rb_root_cached, ptr, ptr, ptr, i32, %struct.irqtrace_events, i32, i64, i32, i32, i32, i64, i32, i32, [48 x %struct.held_lock], i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, %struct.task_io_accounting, i32, i64, i64, i64, %struct.nodemask_t, %struct.seqcount_spinlock, i32, i32, ptr, %struct.list_head, ptr, %struct.list_head, ptr, %struct.mutex, i32, [2 x ptr], %struct.mutex, %struct.list_head, ptr, i32, i32, %struct.tlbflush_unmap_batch, %union.anon.119, ptr, %struct.page_frag, ptr, i32, i32, i32, i32, i32, i32, [32 x %struct.latency_record], i64, i64, i32, ptr, i32, i32, i32, i32, ptr, ptr, i64, i32, i32, ptr, i32, i32, i32, ptr, ptr, ptr, i32, i32, %struct.kmap_ctrl, i32, i32, ptr, ptr, ptr, ptr, %struct.llist_head, %struct.thread_struct, [84 x i8] }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.20 }
%union.anon.20 = type { i32 }
%struct.sched_entity = type { %struct.load_weight, %struct.rb_node, %struct.list_head, i32, i64, i64, i64, i64, i64, i32, ptr, ptr, ptr, i32, [36 x i8], %struct.sched_avg }
%struct.load_weight = type { i32, i32 }
%struct.sched_avg = type { i64, i64, i64, i32, i32, i32, i32, i32, [4 x i8], %struct.util_est, [72 x i8] }
%struct.util_est = type { i32, i32 }
%struct.sched_rt_entity = type { %struct.list_head, i32, i32, i32, i16, i16, ptr, ptr, ptr, ptr }
%struct.sched_dl_entity = type { %struct.rb_node, i64, i64, i64, i64, i64, i64, i64, i32, i8, %struct.hrtimer, %struct.hrtimer, ptr }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.uclamp_se = type { i16, [2 x i8] }
%struct.sched_statistics = type { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, [24 x i8] }
%struct.cpumask = type { [1 x i32] }
%union.rcu_special = type { i32 }
%struct.sched_info = type { i32, i64, i64, i64 }
%struct.plist_node = type { i32, %struct.list_head, %struct.list_head }
%struct.rb_node = type { i32, ptr, ptr }
%struct.vmacache = type { i64, [4 x ptr] }
%struct.task_rss_stat = type { i32, [4 x i32] }
%struct.restart_block = type { i32, ptr, %union.anon.22 }
%union.anon.22 = type { %struct.anon.23 }
%struct.anon.23 = type { ptr, i32, i32, i32, i64, ptr }
%struct.prev_cputime = type { i64, i64, %struct.raw_spinlock }
%struct.posix_cputimers = type { [3 x %struct.posix_cputimer_base], i32, i32 }
%struct.posix_cputimer_base = type { i64, %struct.timerqueue_head }
%struct.timerqueue_head = type { %struct.rb_root_cached }
%struct.sysv_sem = type { ptr }
%struct.sysv_shm = type { %struct.list_head }
%struct.sigset_t = type { [2 x i32] }
%struct.sigpending = type { %struct.list_head, %struct.sigset_t }
%struct.kuid_t = type { i32 }
%struct.seccomp = type { i32, %struct.atomic_t, ptr }
%struct.syscall_user_dispatch = type {}
%struct.wake_q_node = type { ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.irqtrace_events = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.held_lock = type { i64, i32, ptr, ptr, i64, i64, i32, i32 }
%struct.task_io_accounting = type { i64, i64, i64, i64, i64, i64, i64 }
%struct.nodemask_t = type { [1 x i32] }
%struct.tlbflush_unmap_batch = type {}
%union.anon.119 = type { %struct.callback_head }
%struct.callback_head = type { ptr, ptr }
%struct.page_frag = type { ptr, i16, i16 }
%struct.latency_record = type { [12 x i32], i32, i32, i32 }
%struct.kmap_ctrl = type { i32, [33 x i32] }
%struct.llist_head = type { ptr }
%struct.thread_struct = type { i32, i32, i32, %struct.debug_info }
%struct.debug_info = type { [32 x ptr] }
%struct.mlx5_core_dev = type { ptr, i32, ptr, %struct.mutex, i32, i8, [64 x i8], %struct.mlx5_cmd, %struct.anon.138, ptr, i64, i32, ptr, i32, i32, %struct.mutex, i32, %struct.mlx5_priv, %struct.mlx5_profile, i32, %struct.mlx5e_resources, ptr, ptr, ptr, %struct.anon.169, ptr, ptr, %struct.mlx5_clock, ptr, ptr, ptr, i32, ptr }
%struct.mlx5_cmd = type { %struct.mlx5_nb, i32, ptr, i32, i32, ptr, i32, i16, i8, i8, i32, i32, ptr, %struct.spinlock, %struct.spinlock, i8, i32, [32 x i8], ptr, %struct.semaphore, %struct.semaphore, i32, i16, [32 x ptr], ptr, %struct.mlx5_cmd_debug, [5 x %struct.cmd_msg_cache], i32, ptr }
%struct.mlx5_nb = type { %struct.notifier_block, i8 }
%struct.semaphore = type { %struct.raw_spinlock, i32, %struct.list_head }
%struct.mlx5_cmd_debug = type { ptr, ptr, ptr, i8, i16, i16 }
%struct.cmd_msg_cache = type { %struct.spinlock, %struct.list_head, i32, i32 }
%struct.anon.138 = type { [38 x ptr], [20 x i32], [3 x [18 x i32]], [64 x i32], [18 x i32], i8 }
%struct.mlx5_priv = type { ptr, ptr, %struct.mlx5_nb, ptr, %struct.xarray, i32, %struct.atomic_t, %struct.list_head, i32, i32, %struct.mlx5_core_health, %struct.list_head, ptr, ptr, ptr, ptr, %struct.mutex, i32, %struct.mutex, %struct.list_head, ptr, %struct.list_head, %struct.spinlock, ptr, i32, ptr, ptr, ptr, ptr, %struct.mlx5_core_sriov, ptr, i32, ptr, ptr, %struct.mlx5_core_roce, %struct.mlx5_fc_stats, %struct.mlx5_rl_table, ptr, %struct.mlx5_bfreg_data, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mlx5_core_health = type { ptr, ptr, %struct.timer_list, i32, i32, i8, i32, i32, %struct.spinlock, ptr, i32, %struct.work_struct, %struct.work_struct, ptr, ptr, %struct.delayed_work }
%struct.mlx5_core_sriov = type { ptr, i32, i16 }
%struct.mlx5_core_roce = type { ptr, ptr, ptr }
%struct.mlx5_fc_stats = type { %struct.spinlock, %struct.idr, %struct.list_head, %struct.llist_head, %struct.llist_head, ptr, %struct.delayed_work, i32, i32, ptr, i32, i32, i8, i32, %struct.mlx5_fc_pool }
%struct.mlx5_fc_pool = type { ptr, %struct.mutex, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32 }
%struct.mlx5_rl_table = type { %struct.mutex, i16, i32, i32, ptr, i64 }
%struct.mlx5_bfreg_data = type { %struct.mlx5_bfreg_head, %struct.mlx5_bfreg_head }
%struct.mlx5_bfreg_head = type { %struct.mutex, %struct.list_head }
%struct.mlx5_profile = type { i64, i8, [23 x %struct.anon.168] }
%struct.anon.168 = type { i32, i32 }
%struct.mlx5e_resources = type { %struct.mlx5e_hw_objs, %struct.devlink_port, ptr }
%struct.mlx5e_hw_objs = type { i32, %struct.mlx5_td, i32, %struct.mlx5_sq_bfreg }
%struct.mlx5_td = type { %struct.mutex, %struct.list_head, i32 }
%struct.mlx5_sq_bfreg = type { ptr, ptr, i8, i32, i32 }
%struct.devlink_port = type { %struct.list_head, %struct.list_head, %struct.list_head, ptr, i32, %struct.spinlock, i32, i32, ptr, %struct.devlink_port_attrs, i8, %struct.delayed_work, %struct.list_head, %struct.mutex, ptr }
%struct.devlink_port_attrs = type { i8, i32, i32, %struct.netdev_phys_item_id, %union.anon.152 }
%struct.netdev_phys_item_id = type { [32 x i8], i8 }
%union.anon.152 = type { %struct.devlink_port_pci_vf_attrs }
%struct.devlink_port_pci_vf_attrs = type { i32, i16, i16, i8 }
%struct.anon.169 = type { %struct.mlx5_rsvd_gids, i32 }
%struct.mlx5_rsvd_gids = type { i32, i32, %struct.ida }
%struct.ida = type { %struct.xarray }
%struct.mlx5_clock = type { %struct.mlx5_nb, %struct.seqlock_t, %struct.hwtstamp_config, ptr, %struct.ptp_clock_info, %struct.mlx5_pps, %struct.mlx5_timer }
%struct.hwtstamp_config = type { i32, i32, i32 }
%struct.ptp_clock_info = type { ptr, [32 x i8], i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mlx5_pps = type { [8 x i8], %struct.work_struct, [8 x i64], i8 }
%struct.mlx5_timer = type { %struct.cyclecounter, %struct.timecounter, i32, i32, %struct.delayed_work }
%struct.cyclecounter = type { ptr, i64, i32, i32 }
%struct.timecounter = type { ptr, i64, i64, i64, i64 }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.137, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.137 = type { ptr }
%struct.net_device = type { [16 x i8], ptr, ptr, i32, i32, i32, i32, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.anon.143, i32, i64, ptr, i32, i16, i16, i32, i16, i16, i64, i64, i64, i64, i64, i64, i64, i32, i32, i16, i8, i8, i32, %struct.net_device_stats, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, i8, i8, i8, [32 x i8], i8, i8, i8, i8, i16, i16, i16, i16, %struct.spinlock, i32, %struct.netdev_hw_addr_list, %struct.netdev_hw_addr_list, %struct.netdev_hw_addr_list, ptr, %struct.list_head, i32, i32, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, [32 x i8], ptr, %struct.hlist_node, [96 x i8], ptr, i32, i32, ptr, i32, %struct.spinlock, ptr, [2 x ptr], ptr, ptr, [16 x %struct.hlist_head], %struct.timer_list, i32, i32, %struct.list_head, ptr, %struct.ref_tracker_dir, %struct.list_head, i8, i8, i16, i8, ptr, ptr, %struct.possible_net_t, ptr, i32, %union.anon.167, ptr, ptr, %struct.device, [4 x ptr], ptr, ptr, i32, i16, ptr, i16, [16 x %struct.netdev_tc_txq], [16 x i8], i32, ptr, ptr, ptr, ptr, i8, i8, %struct.list_head, ptr, ptr, ptr, [3 x %struct.bpf_xdp_entity], [32 x i8], ptr, ptr, [44 x i8] }
%struct.anon.143 = type { %struct.list_head, %struct.list_head }
%struct.net_device_stats = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.netdev_hw_addr_list = type { %struct.list_head, i32, %struct.rb_root }
%struct.possible_net_t = type { ptr }
%union.anon.167 = type { ptr }
%struct.netdev_tc_txq = type { i16, i16 }
%struct.bpf_xdp_entity = type { ptr, ptr }
%struct.mlx5_eswitch = type { ptr, %struct.mlx5_nb, %struct.mlx5_eswitch_fdb, [256 x %struct.hlist_head], %struct.esw_mc_addr, ptr, %struct.xarray, i32, i32, i32, %struct.mutex, %struct.rw_semaphore, %struct.atomic64_t, %struct.anon.141, ptr, %struct.mlx5_esw_offload, i32, i16, i16, %struct.mlx5_esw_functions, %struct.anon.142, %struct.blocking_notifier_head, %struct.lock_class_key }
%struct.mlx5_eswitch_fdb = type { %union.anon.139, i32 }
%union.anon.139 = type { %struct.offloads_fdb }
%struct.offloads_fdb = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, %struct.anon.140, ptr }
%struct.anon.140 = type { [256 x %struct.hlist_head], %struct.mutex }
%struct.esw_mc_addr = type { %struct.l2addr_node, ptr, i32 }
%struct.l2addr_node = type { %struct.hlist_node, [6 x i8] }
%struct.atomic64_t = type { i64 }
%struct.anon.141 = type { i32, ptr, %struct.list_head, %struct.refcount_struct }
%struct.mlx5_esw_offload = type { ptr, ptr, ptr, ptr, ptr, ptr, %struct.xarray, %struct.list_head, %struct.mutex, %struct.mutex, [256 x %struct.hlist_head], %struct.mutex, [256 x %struct.hlist_head], %struct.mod_hdr_tbl, [256 x %struct.hlist_head], %struct.mutex, %struct.xarray, [2 x ptr], i8, %struct.atomic64_t, i32, %struct.ida, i32 }
%struct.mod_hdr_tbl = type { %struct.mutex, [256 x %struct.hlist_head] }
%struct.mlx5_esw_functions = type { %struct.mlx5_nb, i16 }
%struct.anon.142 = type { i32 }
%struct.netdev_notifier_changeupper_info = type { %struct.netdev_notifier_info, ptr, i8, i8, ptr }
%struct.netdev_notifier_info = type { ptr, ptr }
%struct.netdev_lag_upper_info = type { i32, i32 }
%struct.netdev_notifier_changelowerstate_info = type { %struct.netdev_notifier_info, ptr }

@__kstrtab_mlx5_cmd_create_vport_lag = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_cmd_create_vport_lag = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_cmd_create_vport_lag = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_cmd_create_vport_lag to i32), ptr @__kstrtab_mlx5_cmd_create_vport_lag, ptr @__kstrtabns_mlx5_cmd_create_vport_lag }, section "___ksymtab+mlx5_cmd_create_vport_lag", align 4
@__kstrtab_mlx5_cmd_destroy_vport_lag = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_cmd_destroy_vport_lag = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_cmd_destroy_vport_lag = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_cmd_destroy_vport_lag to i32), ptr @__kstrtab_mlx5_cmd_destroy_vport_lag, ptr @__kstrtabns_mlx5_cmd_destroy_vport_lag }, section "___ksymtab+mlx5_cmd_destroy_vport_lag", align 4
@mlx5_modify_lag._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 232, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"%s:%d:(pid %d): Failed to modify LAG (%d)\0A\00", [53 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"mlx5_modify_lag\00", [16 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c\00", [46 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@mlx5_modify_lag._entry_ptr = internal global ptr @mlx5_modify_lag._entry, section ".printk_index", align 4
@mlx5_modify_lag._entry.5 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.6, ptr @.str.1, ptr @.str.2, i32 239, ptr @.str.7, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"modify lag map port 1:%d port 2:%d\00", [61 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@mlx5_modify_lag._entry_ptr.8 = internal global ptr @mlx5_modify_lag._entry.5, section ".printk_index", align 4
@mlx5_activate_lag._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.10, ptr @.str.2, i32 323, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"%s:%d:(pid %d): Failed to create LAG port selection(%d)\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"mlx5_activate_lag\00", [46 x i8] zeroinitializer }, align 32
@mlx5_activate_lag._entry_ptr = internal global ptr @mlx5_activate_lag._entry, section ".printk_index", align 4
@mlx5_activate_lag._entry.11 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.12, ptr @.str.10, ptr @.str.2, i32 334, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"%s:%d:(pid %d): Failed to activate RoCE LAG\0A\00", [51 x i8] zeroinitializer }, align 32
@mlx5_activate_lag._entry_ptr.13 = internal global ptr @mlx5_activate_lag._entry.11, section ".printk_index", align 4
@mlx5_activate_lag._entry.14 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.15, ptr @.str.10, ptr @.str.2, i32 338, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [116 x i8], [44 x i8] } { [116 x i8] c"%s:%d:(pid %d): Failed to activate VF LAG\0AMake sure all VFs are unbound prior to VF LAG activation or deactivation\0A\00", [44 x i8] zeroinitializer }, align 32
@mlx5_activate_lag._entry_ptr.16 = internal global ptr @mlx5_activate_lag._entry.14, section ".printk_index", align 4
@lag_lock = internal global { %struct.spinlock, [52 x i8] } { %struct.spinlock { %union.anon.0 { %struct.raw_spinlock { %struct.arch_spinlock_t zeroinitializer, i32 -559067475, i32 -1, ptr inttoptr (i32 -1 to ptr), %struct.lockdep_map { ptr null, [2 x ptr] zeroinitializer, ptr @.str.56, i8 0, i8 3, i8 0, i32 0, i32 0 } } } }, [52 x i8] zeroinitializer }, align 32
@__kstrtab_mlx5_lag_is_roce = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_is_roce = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_is_roce = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_is_roce to i32), ptr @__kstrtab_mlx5_lag_is_roce, ptr @__kstrtabns_mlx5_lag_is_roce }, section "___ksymtab+mlx5_lag_is_roce", align 4
@__kstrtab_mlx5_lag_is_active = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_is_active = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_is_active = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_is_active to i32), ptr @__kstrtab_mlx5_lag_is_active, ptr @__kstrtabns_mlx5_lag_is_active }, section "___ksymtab+mlx5_lag_is_active", align 4
@__kstrtab_mlx5_lag_is_master = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_is_master = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_is_master = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_is_master to i32), ptr @__kstrtab_mlx5_lag_is_master, ptr @__kstrtabns_mlx5_lag_is_master }, section "___ksymtab+mlx5_lag_is_master", align 4
@__kstrtab_mlx5_lag_is_sriov = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_is_sriov = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_is_sriov = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_is_sriov to i32), ptr @__kstrtab_mlx5_lag_is_sriov, ptr @__kstrtabns_mlx5_lag_is_sriov }, section "___ksymtab+mlx5_lag_is_sriov", align 4
@__kstrtab_mlx5_lag_is_shared_fdb = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_is_shared_fdb = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_is_shared_fdb = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_is_shared_fdb to i32), ptr @__kstrtab_mlx5_lag_is_shared_fdb, ptr @__kstrtabns_mlx5_lag_is_shared_fdb }, section "___ksymtab+mlx5_lag_is_shared_fdb", align 4
@__kstrtab_mlx5_lag_get_roce_netdev = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_get_roce_netdev = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_get_roce_netdev = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_get_roce_netdev to i32), ptr @__kstrtab_mlx5_lag_get_roce_netdev, ptr @__kstrtabns_mlx5_lag_get_roce_netdev }, section "___ksymtab+mlx5_lag_get_roce_netdev", align 4
@__kstrtab_mlx5_lag_get_slave_port = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_get_slave_port = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_get_slave_port = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_get_slave_port to i32), ptr @__kstrtab_mlx5_lag_get_slave_port, ptr @__kstrtabns_mlx5_lag_get_slave_port }, section "___ksymtab+mlx5_lag_get_slave_port", align 4
@__kstrtab_mlx5_lag_get_peer_mdev = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_get_peer_mdev = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_get_peer_mdev = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_get_peer_mdev to i32), ptr @__kstrtab_mlx5_lag_get_peer_mdev, ptr @__kstrtabns_mlx5_lag_get_peer_mdev }, section "___ksymtab+mlx5_lag_get_peer_mdev", align 4
@__kstrtab_mlx5_lag_query_cong_counters = external dso_local constant [0 x i8], align 1
@__kstrtabns_mlx5_lag_query_cong_counters = external dso_local constant [0 x i8], align 1
@__ksymtab_mlx5_lag_query_cong_counters = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @mlx5_lag_query_cong_counters to i32), ptr @__kstrtab_mlx5_lag_query_cong_counters, ptr @__kstrtabns_mlx5_lag_query_cong_counters }, section "___ksymtab+mlx5_lag_query_cong_counters", align 4
@mlx5_create_lag._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.18, ptr @.str.2, i32 274, ptr @.str.7, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"lag map port 1:%d port 2:%d shared_fdb:%d mode:%s\00", [46 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"mlx5_create_lag\00", [16 x i8] zeroinitializer }, align 32
@mlx5_create_lag._entry_ptr = internal global ptr @mlx5_create_lag._entry, section ".printk_index", align 4
@mlx5_create_lag._entry.19 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.20, ptr @.str.18, ptr @.str.2, i32 281, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"%s:%d:(pid %d): Failed to create LAG (%d)\0A\00", [53 x i8] zeroinitializer }, align 32
@mlx5_create_lag._entry_ptr.21 = internal global ptr @mlx5_create_lag._entry.19, section ".printk_index", align 4
@mlx5_create_lag._entry.22 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.23, ptr @.str.18, ptr @.str.2, i32 289, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"%s:%d:(pid %d): Can't enable single FDB mode\0A\00", [50 x i8] zeroinitializer }, align 32
@mlx5_create_lag._entry_ptr.24 = internal global ptr @mlx5_create_lag._entry.22, section ".printk_index", align 4
@mlx5_create_lag._entry.25 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.26, ptr @.str.18, ptr @.str.2, i32 291, ptr @.str.7, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Operation mode is single FDB\0A\00", [34 x i8] zeroinitializer }, align 32
@mlx5_create_lag._entry_ptr.27 = internal global ptr @mlx5_create_lag._entry.25, section ".printk_index", align 4
@mlx5_create_lag._entry.28 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.18, ptr @.str.2, i32 298, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [72 x i8], [56 x i8] } { [72 x i8] c"%s:%d:(pid %d): Failed to deactivate RoCE LAG; driver restart required\0A\00", [56 x i8] zeroinitializer }, align 32
@mlx5_create_lag._entry_ptr.30 = internal global ptr @mlx5_create_lag._entry.28, section ".printk_index", align 4
@.str.31 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"hash\00", [27 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"queue_affinity\00", [17 x i8] zeroinitializer }, align 32
@init_net = external dso_local global %struct.net, align 128
@__mlx5_lag_dev_add_mdev._entry = internal constant %struct.pi_entry { ptr @.str.33, ptr @.str.34, ptr @.str.2, i32 819, ptr @.str.3, ptr @.str.4 }, align 1
@.str.33 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"%s:%d:(pid %d): Failed to alloc lag dev\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"__mlx5_lag_dev_add_mdev\00", [40 x i8] zeroinitializer }, align 32
@__mlx5_lag_dev_add_mdev._entry_ptr = internal global ptr @__mlx5_lag_dev_add_mdev._entry, section ".printk_index", align 4
@.str.35 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"%s\00", [29 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"mlx5_lag\00", [23 x i8] zeroinitializer }, align 32
@mlx5_lag_dev_alloc.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.37 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"(work_completion)(&(&ldev->bond_work)->work)\00", [51 x i8] zeroinitializer }, align 32
@mlx5_lag_dev_alloc.__key.38 = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.39 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"&(&ldev->bond_work)->timer\00", [37 x i8] zeroinitializer }, align 32
@mlx5_lag_dev_alloc._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.40, ptr @.str.41, ptr @.str.2, i32 151, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"%s:%d:(pid %d): Failed to register LAG netdev notifier\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mlx5_lag_dev_alloc\00", [45 x i8] zeroinitializer }, align 32
@mlx5_lag_dev_alloc._entry_ptr = internal global ptr @mlx5_lag_dev_alloc._entry, section ".printk_index", align 4
@mlx5_lag_dev_alloc._entry.42 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.43, ptr @.str.41, ptr @.str.2, i32 157, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"%s:%d:(pid %d): Failed to init multipath lag err=%d\0A\00", [43 x i8] zeroinitializer }, align 32
@mlx5_lag_dev_alloc._entry_ptr.44 = internal global ptr @mlx5_lag_dev_alloc._entry.42, section ".printk_index", align 4
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@mlx5_do_bond._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.45, ptr @.str.46, ptr @.str.2, i32 547, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"%s:%d:(pid %d): Failed to enable lag\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.46 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"mlx5_do_bond\00", [19 x i8] zeroinitializer }, align 32
@mlx5_do_bond._entry_ptr = internal global ptr @mlx5_do_bond._entry, section ".printk_index", align 4
@mlx5_deactivate_lag._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.47, ptr @.str.2, i32 369, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"mlx5_deactivate_lag\00", [44 x i8] zeroinitializer }, align 32
@mlx5_deactivate_lag._entry_ptr = internal global ptr @mlx5_deactivate_lag._entry, section ".printk_index", align 4
@mlx5_deactivate_lag._entry.48 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.49, ptr @.str.47, ptr @.str.2, i32 373, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [143 x i8], [49 x i8] } { [143 x i8] c"%s:%d:(pid %d): Failed to deactivate VF LAG; driver restart required\0AMake sure all VFs are unbound prior to VF LAG activation or deactivation\0A\00", [49 x i8] zeroinitializer }, align 32
@mlx5_deactivate_lag._entry_ptr.50 = internal global ptr @mlx5_deactivate_lag._entry.48, section ".printk_index", align 4
@mlx5_handle_changeupper_event.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.51 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"RCU-list traversed in non-reader section!\00", [54 x i8] zeroinitializer }, align 32
@mlx5_handle_changeupper_event.__msg = internal constant { [78 x i8], [50 x i8] } { [78 x i8] c"mlx5_core: Can't activate LAG offload, PF is configured with more than 64 VFs\00", [50 x i8] zeroinitializer }, align 32
@mlx5_handle_changeupper_event.__msg.52 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"mlx5_core: Can't activate LAG offload, TX type isn't supported\00", [33 x i8] zeroinitializer }, align 32
@rcu_lock_map = external dso_local global %struct.lockdep_map, align 4
@rcu_read_lock.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.53 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"include/linux/rcupdate.h\00", [39 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"rcu_read_lock() used illegally while idle\00", [54 x i8] zeroinitializer }, align 32
@rcu_read_unlock.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.55 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"rcu_read_unlock() used illegally while idle\00", [52 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"lag_lock\00", [23 x i8] zeroinitializer }, align 32
@__per_cpu_offset = external dso_local local_unnamed_addr global [4 x i32], align 4
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 21, i64 27]
@__sancov_gen_cov_switch_values.57 = internal global [4 x i64] [i64 2, i64 32, i64 21, i64 27]
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 230, i32 4 }
@___asan_gen_.84 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 237, i32 3 }
@___asan_gen_.93 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 321, i32 4 }
@___asan_gen_.99 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 333, i32 4 }
@___asan_gen_.105 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 336, i32 4 }
@___asan_gen_.106 = private unnamed_addr constant [9 x i8] c"lag_lock\00", align 1
@___asan_gen_.117 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 272, i32 2 }
@___asan_gen_.123 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 279, i32 3 }
@___asan_gen_.129 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 289, i32 4 }
@___asan_gen_.135 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 291, i32 4 }
@___asan_gen_.141 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 297, i32 4 }
@___asan_gen_.144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 259, i32 10 }
@___asan_gen_.147 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 260, i32 9 }
@___asan_gen_.153 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 819, i32 4 }
@___asan_gen_.159 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 139, i32 13 }
@___asan_gen_.166 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.171 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 146, i32 2 }
@___asan_gen_.180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 151, i32 3 }
@___asan_gen_.186 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 156, i32 3 }
@___asan_gen_.195 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 547, i32 5 }
@___asan_gen_.201 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 368, i32 4 }
@___asan_gen_.202 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.207 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 371, i32 4 }
@___asan_gen_.210 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 633, i32 2 }
@___asan_gen_.213 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 671, i32 3 }
@___asan_gen_.214 = private unnamed_addr constant [6 x i8] c"__msg\00", align 1
@___asan_gen_.216 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 674, i32 3 }
@___asan_gen_.222 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.224, i32 695, i32 2 }
@___asan_gen_.224 = private unnamed_addr constant [28 x i8] c"../include/linux/rcupdate.h\00", align 1
@___asan_gen_.225 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.224, i32 723, i32 2 }
@___asan_gen_.226 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.227 = private constant [53 x i8] c"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c\00", align 1
@___asan_gen_.228 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.227, i32 47, i32 8 }
@llvm.compiler.used = appending global [85 x ptr] [ptr @__ksymtab_mlx5_cmd_create_vport_lag, ptr @__ksymtab_mlx5_cmd_destroy_vport_lag, ptr @__ksymtab_mlx5_lag_get_peer_mdev, ptr @__ksymtab_mlx5_lag_get_roce_netdev, ptr @__ksymtab_mlx5_lag_get_slave_port, ptr @__ksymtab_mlx5_lag_is_active, ptr @__ksymtab_mlx5_lag_is_master, ptr @__ksymtab_mlx5_lag_is_roce, ptr @__ksymtab_mlx5_lag_is_shared_fdb, ptr @__ksymtab_mlx5_lag_is_sriov, ptr @__ksymtab_mlx5_lag_query_cong_counters, ptr @__mlx5_lag_dev_add_mdev._entry, ptr @__mlx5_lag_dev_add_mdev._entry_ptr, ptr @mlx5_activate_lag._entry, ptr @mlx5_activate_lag._entry.11, ptr @mlx5_activate_lag._entry.14, ptr @mlx5_activate_lag._entry_ptr, ptr @mlx5_activate_lag._entry_ptr.13, ptr @mlx5_activate_lag._entry_ptr.16, ptr @mlx5_create_lag._entry, ptr @mlx5_create_lag._entry.19, ptr @mlx5_create_lag._entry.22, ptr @mlx5_create_lag._entry.25, ptr @mlx5_create_lag._entry.28, ptr @mlx5_create_lag._entry_ptr, ptr @mlx5_create_lag._entry_ptr.21, ptr @mlx5_create_lag._entry_ptr.24, ptr @mlx5_create_lag._entry_ptr.27, ptr @mlx5_create_lag._entry_ptr.30, ptr @mlx5_deactivate_lag._entry, ptr @mlx5_deactivate_lag._entry.48, ptr @mlx5_deactivate_lag._entry_ptr, ptr @mlx5_deactivate_lag._entry_ptr.50, ptr @mlx5_do_bond._entry, ptr @mlx5_do_bond._entry_ptr, ptr @mlx5_lag_dev_alloc._entry, ptr @mlx5_lag_dev_alloc._entry.42, ptr @mlx5_lag_dev_alloc._entry_ptr, ptr @mlx5_lag_dev_alloc._entry_ptr.44, ptr @mlx5_modify_lag._entry, ptr @mlx5_modify_lag._entry.5, ptr @mlx5_modify_lag._entry_ptr, ptr @mlx5_modify_lag._entry_ptr.8, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.6, ptr @.str.7, ptr @.str.9, ptr @.str.10, ptr @.str.12, ptr @.str.15, ptr @lag_lock, ptr @.str.17, ptr @.str.18, ptr @.str.20, ptr @.str.23, ptr @.str.26, ptr @.str.29, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @mlx5_lag_dev_alloc.__key, ptr @.str.37, ptr @mlx5_lag_dev_alloc.__key.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.43, ptr @.str.45, ptr @.str.46, ptr @.str.47, ptr @.str.49, ptr @.str.51, ptr @mlx5_handle_changeupper_event.__msg, ptr @mlx5_handle_changeupper_event.__msg.52, ptr @.str.53, ptr @.str.54, ptr @.str.55, ptr @.str.56], section "llvm.metadata"
@0 = internal global [57 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_modify_lag._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_modify_lag._entry.5 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.84 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_activate_lag._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.93 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_activate_lag._entry.11 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.99 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_activate_lag._entry.14 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 116, i32 160, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.105 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @lag_lock to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_create_lag._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.117 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_create_lag._entry.19 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.123 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_create_lag._entry.22 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.129 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_create_lag._entry.25 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.135 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_create_lag._entry.28 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.141 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.147 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.153 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.159 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_lag_dev_alloc.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_lag_dev_alloc.__key.38 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.166 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.171 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_lag_dev_alloc._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_lag_dev_alloc._entry.42 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_do_bond._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.195 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.195 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.195 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_deactivate_lag._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.201 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.201 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_deactivate_lag._entry.48 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.202 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.207 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 143, i32 192, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.207 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.210 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_handle_changeupper_event.__msg to i32), i32 78, i32 128, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.213 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @mlx5_handle_changeupper_event.__msg.52 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.225 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 ptrtoint (ptr @___asan_gen_.227 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.228 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_cmd_create_vport_lag(ptr noundef %dev) #0 align 64 {
entry:
  %in = alloca [4 x i32], align 4
  %_out = alloca [4 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in) #10
  %0 = getelementptr inbounds i8, ptr %in, i32 4
  %1 = call ptr @memset(ptr %0, i32 0, i32 12)
  %2 = ptrtoint ptr %in to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 138674176, ptr %in, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_out) #10
  %3 = call ptr @memset(ptr %_out, i32 0, i32 16)
  %call = call i32 @mlx5_cmd_exec(ptr noundef %dev, ptr noundef nonnull %in, i32 noundef 16, ptr noundef nonnull %_out, i32 noundef 16) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_out) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in) #10
  ret i32 %call
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_cmd_exec(ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_cmd_destroy_vport_lag(ptr noundef %dev) #0 align 64 {
entry:
  %in = alloca [4 x i32], align 4
  %_out = alloca [4 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in) #10
  %0 = getelementptr inbounds i8, ptr %in, i32 4
  %1 = call ptr @memset(ptr %0, i32 0, i32 12)
  %2 = ptrtoint ptr %in to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 138739712, ptr %in, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_out) #10
  %3 = call ptr @memset(ptr %_out, i32 0, i32 16)
  %call = call i32 @mlx5_cmd_exec(ptr noundef %dev, ptr noundef nonnull %in, i32 noundef 16, ptr noundef nonnull %_out, i32 noundef 16) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_out) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in) #10
  ret i32 %call
}

; Function Attrs: argmemonly nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_lag_dev_get_netdev_idx(ptr nocapture noundef readonly %ldev, ptr noundef readnone %ndev) local_unnamed_addr #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %netdev = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 5, i32 0, i32 1
  %0 = ptrtoint ptr %netdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %netdev, align 4
  %cmp1 = icmp eq ptr %1, %ndev
  br i1 %cmp1, label %entry.cleanup_crit_edge, label %for.inc

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

for.inc:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  %netdev.1 = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 5, i32 1, i32 1
  %2 = ptrtoint ptr %netdev.1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %netdev.1, align 4
  %cmp1.1 = icmp eq ptr %3, %ndev
  %spec.select = select i1 %cmp1.1, i32 1, i32 -2
  br label %cleanup

cleanup:                                          ; preds = %for.inc, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ %spec.select, %for.inc ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_modify_lag(ptr noundef %ldev, ptr nocapture noundef readonly %tracker) local_unnamed_addr #0 align 64 {
entry:
  %in.i.i = alloca [6 x i32], align 4
  %_out.i.i = alloca [4 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 5
  %0 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pf, align 4
  %netdev_state.i = getelementptr inbounds %struct.lag_tracker, ptr %tracker, i32 0, i32 1
  %2 = ptrtoint ptr %netdev_state.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %bf.load.i = load i8, ptr %netdev_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -65, i8 %bf.load.i)
  %3 = icmp ugt i8 %bf.load.i, -65
  %arrayidx8.i = getelementptr %struct.lag_tracker, ptr %tracker, i32 0, i32 1, i32 1
  %4 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_load1_noabort(i32 %4)
  %bf.load9.i = load i8, ptr %arrayidx8.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 -65, i8 %bf.load9.i)
  %5 = icmp ugt i8 %bf.load9.i, -65
  %brmerge.i = select i1 %3, i1 true, i1 %5
  %brmerge.not.i = xor i1 %brmerge.i, true
  %6 = select i1 %3, i1 %5, i1 false
  %or.cond.i = select i1 %brmerge.not.i, i1 true, i1 %6
  %spec.select44 = select i1 %3, i8 1, i8 2
  %7 = select i1 %or.cond.i, i1 true, i1 %3
  %v2p_port1.0 = select i1 %7, i8 1, i8 2
  %v2p_port2.0 = select i1 %or.cond.i, i8 2, i8 %spec.select44
  %v2p_map = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 3
  %8 = ptrtoint ptr %v2p_map to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %v2p_map, align 1
  call void @__sanitizer_cov_trace_cmp1(i8 %v2p_port1.0, i8 %9)
  %cmp.not = icmp eq i8 %v2p_port1.0, %9
  br i1 %cmp.not, label %lor.lhs.false, label %entry.if.then_crit_edge

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then

lor.lhs.false:                                    ; preds = %entry
  %arrayidx6 = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 3, i32 1
  %10 = ptrtoint ptr %arrayidx6 to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %arrayidx6, align 1
  call void @__sanitizer_cov_trace_cmp1(i8 %v2p_port2.0, i8 %11)
  %cmp8.not = icmp eq i8 %v2p_port2.0, %11
  br i1 %cmp8.not, label %lor.lhs.false.cleanup_crit_edge, label %lor.lhs.false.if.then_crit_edge

lor.lhs.false.if.then_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.then:                                          ; preds = %lor.lhs.false.if.then_crit_edge, %entry.if.then_crit_edge
  %12 = ptrtoint ptr %ldev to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %ldev, align 4
  %14 = and i8 %13, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %tobool.not.i = icmp eq i8 %14, 0
  br i1 %tobool.not.i, label %if.end.i39, label %if.then.i

if.then.i:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  %call.i = tail call i32 @mlx5_lag_port_sel_modify(ptr noundef %ldev, i8 noundef zeroext %v2p_port1.0, i8 noundef zeroext %v2p_port2.0) #10
  br label %_mlx5_modify_lag.exit

if.end.i39:                                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %in.i.i) #10
  %15 = getelementptr inbounds i8, ptr %in.i.i, i32 4
  %16 = call ptr @memset(ptr %15, i32 0, i32 16)
  %17 = ptrtoint ptr %in.i.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 138477568, ptr %in.i.i, align 4
  %add.ptr15.i.i = getelementptr inbounds i32, ptr %in.i.i, i32 3
  %18 = ptrtoint ptr %add.ptr15.i.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 1, ptr %add.ptr15.i.i, align 4
  %add.ptr29.i.i = getelementptr inbounds i8, ptr %in.i.i, i32 20
  %and31.i.i = zext i8 %v2p_port1.0 to i32
  %and45.i.i = zext i8 %v2p_port2.0 to i32
  %shl46.i.i = shl nuw nsw i32 %and45.i.i, 8
  %or47.i.i = or i32 %shl46.i.i, %and31.i.i
  %19 = ptrtoint ptr %add.ptr29.i.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %or47.i.i, ptr %add.ptr29.i.i, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_out.i.i) #10
  %20 = call ptr @memset(ptr %_out.i.i, i32 0, i32 16)
  %call.i.i = call i32 @mlx5_cmd_exec(ptr noundef %1, ptr noundef nonnull %in.i.i, i32 noundef 24, ptr noundef nonnull %_out.i.i, i32 noundef 16) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_out.i.i) #10
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %in.i.i) #10
  br label %_mlx5_modify_lag.exit

_mlx5_modify_lag.exit:                            ; preds = %if.end.i39, %if.then.i
  %retval.0.i = phi i32 [ %call.i, %if.then.i ], [ %call.i.i, %if.end.i39 ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %retval.0.i)
  %tobool.not = icmp eq i32 %retval.0.i, 0
  br i1 %tobool.not, label %if.end, label %do.end

do.end:                                           ; preds = %_mlx5_modify_lag.exit
  call void @__sanitizer_cov_trace_pc() #12
  %21 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %1, align 8
  %23 = call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i = and i32 %23, -16384
  %24 = inttoptr i32 %and.i to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %24, i32 0, i32 2
  %25 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %task, align 8
  %pid = getelementptr inbounds %struct.task_struct, ptr %26, i32 0, i32 68
  %27 = ptrtoint ptr %pid to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %pid, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %22, ptr noundef nonnull @.str, ptr noundef nonnull @.str.1, i32 noundef 232, i32 noundef %28, i32 noundef %retval.0.i) #13
  br label %cleanup

if.end:                                           ; preds = %_mlx5_modify_lag.exit
  call void @__sanitizer_cov_trace_pc() #12
  %29 = ptrtoint ptr %v2p_map to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %v2p_port1.0, ptr %v2p_map, align 1
  %arrayidx15 = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 3, i32 1
  %30 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %v2p_port2.0, ptr %arrayidx15, align 1
  %31 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %1, align 8
  %conv22 = zext i8 %v2p_port1.0 to i32
  %conv25 = zext i8 %v2p_port2.0 to i32
  call void (ptr, ptr, ...) @_dev_info(ptr noundef %32, ptr noundef nonnull @.str.6, i32 noundef %conv22, i32 noundef %conv25) #13
  br label %cleanup

cleanup:                                          ; preds = %if.end, %do.end, %lor.lhs.false.cleanup_crit_edge
  ret void
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_activate_lag(ptr noundef %ldev, ptr nocapture noundef readonly %tracker, i8 noundef zeroext %flags, i1 noundef zeroext %shared_fdb) local_unnamed_addr #0 align 64 {
entry:
  %in.i.i = alloca [4 x i32], align 4
  %_out.i.i = alloca [4 x i32], align 4
  %in.i = alloca [4 x i32], align 4
  %_out.i = alloca [4 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %shared_fdb to i8
  %0 = and i8 %flags, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %0)
  %tobool.not = icmp eq i8 %0, 0
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 5
  %1 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %pf, align 4
  %v2p_map = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 3
  %arrayidx5 = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 3, i32 1
  %netdev_state.i = getelementptr inbounds %struct.lag_tracker, ptr %tracker, i32 0, i32 1
  %3 = ptrtoint ptr %netdev_state.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %bf.load.i = load i8, ptr %netdev_state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -65, i8 %bf.load.i)
  %4 = icmp ugt i8 %bf.load.i, -65
  %arrayidx8.i = getelementptr %struct.lag_tracker, ptr %tracker, i32 0, i32 1, i32 1
  %5 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_load1_noabort(i32 %5)
  %bf.load9.i = load i8, ptr %arrayidx8.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 -65, i8 %bf.load9.i)
  %6 = icmp ugt i8 %bf.load9.i, -65
  %7 = ptrtoint ptr %v2p_map to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 1, ptr %v2p_map, align 1
  %8 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 2, ptr %arrayidx5, align 1
  %brmerge.i = select i1 %4, i1 true, i1 %6
  %brmerge.not.i = xor i1 %brmerge.i, true
  %9 = select i1 %4, i1 %6, i1 false
  %or.cond.i = select i1 %brmerge.not.i, i1 true, i1 %9
  br i1 %or.cond.i, label %entry.mlx5_infer_tx_affinity_mapping.exit_crit_edge, label %if.end.i

entry.mlx5_infer_tx_affinity_mapping.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_infer_tx_affinity_mapping.exit

if.end.i:                                         ; preds = %entry
  br i1 %4, label %if.then31.i, label %if.else.i

if.then31.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  %10 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 1, ptr %arrayidx5, align 1
  br label %mlx5_infer_tx_affinity_mapping.exit

if.else.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  %11 = ptrtoint ptr %v2p_map to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 2, ptr %v2p_map, align 1
  br label %mlx5_infer_tx_affinity_mapping.exit

mlx5_infer_tx_affinity_mapping.exit:              ; preds = %if.else.i, %if.then31.i, %entry.mlx5_infer_tx_affinity_mapping.exit_crit_edge
  br i1 %tobool.not, label %lor.lhs.false.i, label %mlx5_infer_tx_affinity_mapping.exit.mlx5_lag_set_port_sel_mode.exit_crit_edge

mlx5_infer_tx_affinity_mapping.exit.mlx5_lag_set_port_sel_mode.exit_crit_edge: ; preds = %mlx5_infer_tx_affinity_mapping.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_set_port_sel_mode.exit

lor.lhs.false.i:                                  ; preds = %mlx5_infer_tx_affinity_mapping.exit
  %arrayidx4.i = getelementptr %struct.mlx5_core_dev, ptr %2, i32 0, i32 8, i32 0, i32 37
  %12 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx4.i, align 4
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %13, align 4
  %16 = and i32 %15, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %tobool6.not.i = icmp eq i32 %16, 0
  br i1 %tobool6.not.i, label %lor.lhs.false.i.mlx5_lag_set_port_sel_mode.exit_crit_edge, label %lor.lhs.false7.i

lor.lhs.false.i.mlx5_lag_set_port_sel_mode.exit_crit_edge: ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_set_port_sel_mode.exit

lor.lhs.false7.i:                                 ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #12
  %17 = ptrtoint ptr %tracker to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %tracker, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %18)
  %cmp.not.i = icmp eq i32 %18, 5
  %or.i = or i8 %flags, 16
  %spec.select = select i1 %cmp.not.i, i8 %or.i, i8 %flags
  br label %mlx5_lag_set_port_sel_mode.exit

mlx5_lag_set_port_sel_mode.exit:                  ; preds = %lor.lhs.false7.i, %lor.lhs.false.i.mlx5_lag_set_port_sel_mode.exit_crit_edge, %mlx5_infer_tx_affinity_mapping.exit.mlx5_lag_set_port_sel_mode.exit_crit_edge
  %flags.addr.0 = phi i8 [ %flags, %lor.lhs.false.i.mlx5_lag_set_port_sel_mode.exit_crit_edge ], [ %flags, %mlx5_infer_tx_affinity_mapping.exit.mlx5_lag_set_port_sel_mode.exit_crit_edge ], [ %spec.select, %lor.lhs.false7.i ]
  %19 = and i8 %flags.addr.0, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool8.not = icmp eq i8 %19, 0
  br i1 %tobool8.not, label %mlx5_lag_set_port_sel_mode.exit.if.end16_crit_edge, label %if.then

mlx5_lag_set_port_sel_mode.exit.if.end16_crit_edge: ; preds = %mlx5_lag_set_port_sel_mode.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end16

if.then:                                          ; preds = %mlx5_lag_set_port_sel_mode.exit
  %hash_type = getelementptr inbounds %struct.lag_tracker, ptr %tracker, i32 0, i32 3
  %20 = ptrtoint ptr %hash_type to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %hash_type, align 4
  %22 = ptrtoint ptr %v2p_map to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %v2p_map, align 1
  %24 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %arrayidx5, align 1
  %call = tail call i32 @mlx5_lag_port_sel_create(ptr noundef %ldev, i32 noundef %21, i8 noundef zeroext %23, i8 noundef zeroext %25) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool13.not = icmp eq i32 %call, 0
  br i1 %tobool13.not, label %if.then.if.end16_crit_edge, label %do.end

if.then.if.end16_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end16

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  %26 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %2, align 8
  %28 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i = and i32 %28, -16384
  %29 = inttoptr i32 %and.i to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %29, i32 0, i32 2
  %30 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %task, align 8
  %pid = getelementptr inbounds %struct.task_struct, ptr %31, i32 0, i32 68
  %32 = ptrtoint ptr %pid to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %pid, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %27, ptr noundef nonnull @.str.9, ptr noundef nonnull @.str.10, i32 noundef 323, i32 noundef %33, i32 noundef %call) #13
  br label %cleanup

if.end16:                                         ; preds = %if.then.if.end16_crit_edge, %mlx5_lag_set_port_sel_mode.exit.if.end16_crit_edge
  %.str.32..str.31.i.i = phi ptr [ @.str.31, %if.then.if.end16_crit_edge ], [ @.str.32, %mlx5_lag_set_port_sel_mode.exit.if.end16_crit_edge ]
  %34 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %pf, align 4
  %arrayidx2.i = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 5, i32 1
  %36 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx2.i, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in.i) #10
  %38 = call ptr @memset(ptr %in.i, i32 0, i32 16)
  %39 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %35, align 8
  %41 = ptrtoint ptr %v2p_map to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %v2p_map, align 1
  %conv.i = zext i8 %42 to i32
  %43 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %arrayidx5, align 1
  %conv7.i = zext i8 %44 to i32
  %conv8.i = zext i1 %shared_fdb to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %40, ptr noundef nonnull @.str.17, i32 noundef %conv.i, i32 noundef %conv7.i, i32 noundef %conv8.i, ptr noundef nonnull %.str.32..str.31.i.i) #13
  %45 = ptrtoint ptr %v2p_map to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %v2p_map, align 1
  %47 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %arrayidx5, align 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in.i.i) #10
  %49 = getelementptr inbounds i8, ptr %in.i.i, i32 4
  %50 = call ptr @memset(ptr %49, i32 0, i32 12)
  %add.ptr.i.i = getelementptr inbounds i8, ptr %in.i.i, i32 8
  %51 = ptrtoint ptr %in.i.i to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 138412032, ptr %in.i.i, align 4
  %shl17.i.i = select i1 %shared_fdb, i32 -2147483648, i32 0
  %52 = ptrtoint ptr %add.ptr.i.i to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %shl17.i.i, ptr %add.ptr.i.i, align 4
  br i1 %tobool8.not, label %do.body25.i.i, label %do.body53.i.i

do.body25.i.i:                                    ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #12
  %add.ptr31.i.i = getelementptr inbounds i8, ptr %in.i.i, i32 12
  %53 = ptrtoint ptr %add.ptr31.i.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %add.ptr31.i.i, align 4
  %and32.i.i = and i32 %54, -3856
  %55 = and i8 %46, 15
  %and33.i.i = zext i8 %55 to i32
  %or35.i.i = or i32 %and32.i.i, %and33.i.i
  %56 = and i8 %48, 15
  %and47.i.i = zext i8 %56 to i32
  %shl48.i.i = shl nuw nsw i32 %and47.i.i, 8
  %or49.i.i = or i32 %or35.i.i, %shl48.i.i
  store i32 %or49.i.i, ptr %add.ptr31.i.i, align 4
  br label %mlx5_cmd_create_lag.exit.i

do.body53.i.i:                                    ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #12
  %or62.i.i = or i32 %shl17.i.i, 256
  %57 = ptrtoint ptr %add.ptr.i.i to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %or62.i.i, ptr %add.ptr.i.i, align 4
  br label %mlx5_cmd_create_lag.exit.i

mlx5_cmd_create_lag.exit.i:                       ; preds = %do.body53.i.i, %do.body25.i.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_out.i.i) #10
  %58 = call ptr @memset(ptr %_out.i.i, i32 0, i32 16)
  %call.i.i = call i32 @mlx5_cmd_exec(ptr noundef %35, ptr noundef nonnull %in.i.i, i32 noundef 16, ptr noundef nonnull %_out.i.i, i32 noundef 16) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_out.i.i) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in.i.i) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i)
  %tobool15.not.i = icmp eq i32 %call.i.i, 0
  br i1 %tobool15.not.i, label %if.end.i76, label %do.end18.i

do.end18.i:                                       ; preds = %mlx5_cmd_create_lag.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  %59 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %35, align 8
  %61 = call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i = and i32 %61, -16384
  %62 = inttoptr i32 %and.i.i to ptr
  %task.i = getelementptr inbounds %struct.thread_info, ptr %62, i32 0, i32 2
  %63 = ptrtoint ptr %task.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %task.i, align 8
  %pid.i = getelementptr inbounds %struct.task_struct, ptr %64, i32 0, i32 68
  %65 = ptrtoint ptr %pid.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %pid.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %60, ptr noundef nonnull @.str.20, ptr noundef nonnull @.str.18, i32 noundef 281, i32 noundef %66, i32 noundef %call.i.i) #13
  br label %if.then20

if.end.i76:                                       ; preds = %mlx5_cmd_create_lag.exit.i
  br i1 %shared_fdb, label %if.then22.i, label %if.end.i76.if.end43_crit_edge

if.end.i76.if.end43_crit_edge:                    ; preds = %if.end.i76
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end43

if.then22.i:                                      ; preds = %if.end.i76
  %eswitch.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %35, i32 0, i32 17, i32 28
  %67 = ptrtoint ptr %eswitch.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %eswitch.i, align 4
  %eswitch24.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %37, i32 0, i32 17, i32 28
  %69 = ptrtoint ptr %eswitch24.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %eswitch24.i, align 4
  %call25.i = call i32 @mlx5_eswitch_offloads_config_single_fdb(ptr noundef %68, ptr noundef %70) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i)
  %tobool26.not.i = icmp eq i32 %call25.i, 0
  %71 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %35, align 8
  br i1 %tobool26.not.i, label %do.end37.i, label %do.body43.i

do.end37.i:                                       ; preds = %if.then22.i
  call void @__sanitizer_cov_trace_pc() #12
  call void (ptr, ptr, ...) @_dev_info(ptr noundef %72, ptr noundef nonnull @.str.26) #13
  br label %if.end43

do.body43.i:                                      ; preds = %if.then22.i
  %73 = call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i1.i = and i32 %73, -16384
  %74 = inttoptr i32 %and.i1.i to ptr
  %task33.i = getelementptr inbounds %struct.thread_info, ptr %74, i32 0, i32 2
  %75 = ptrtoint ptr %task33.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %task33.i, align 8
  %pid34.i = getelementptr inbounds %struct.task_struct, ptr %76, i32 0, i32 68
  %77 = ptrtoint ptr %pid34.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %pid34.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %72, ptr noundef nonnull @.str.23, ptr noundef nonnull @.str.18, i32 noundef 289, i32 noundef %78) #13
  %79 = ptrtoint ptr %in.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %in.i, align 4
  %and.i77 = and i32 %80, 65535
  %or.i78 = or i32 %and.i77, 138608640
  store i32 %or.i78, ptr %in.i, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_out.i) #10
  %81 = call ptr @memset(ptr %_out.i, i32 0, i32 16)
  %call55.i = call i32 @mlx5_cmd_exec(ptr noundef %35, ptr noundef nonnull %in.i, i32 noundef 16, ptr noundef nonnull %_out.i, i32 noundef 16) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_out.i) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call55.i)
  %tobool56.not.i = icmp eq i32 %call55.i, 0
  br i1 %tobool56.not.i, label %do.body43.i.if.then20_crit_edge, label %do.end60.i

do.body43.i.if.then20_crit_edge:                  ; preds = %do.body43.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then20

do.end60.i:                                       ; preds = %do.body43.i
  call void @__sanitizer_cov_trace_pc() #12
  %82 = ptrtoint ptr %35 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %35, align 8
  %84 = call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i2.i = and i32 %84, -16384
  %85 = inttoptr i32 %and.i2.i to ptr
  %task63.i = getelementptr inbounds %struct.thread_info, ptr %85, i32 0, i32 2
  %86 = ptrtoint ptr %task63.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %task63.i, align 8
  %pid64.i = getelementptr inbounds %struct.task_struct, ptr %87, i32 0, i32 68
  %88 = ptrtoint ptr %pid64.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %pid64.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %83, ptr noundef nonnull @.str.29, ptr noundef nonnull @.str.18, i32 noundef 298, i32 noundef %89) #13
  br label %if.then20

if.then20:                                        ; preds = %do.end60.i, %do.body43.i.if.then20_crit_edge, %do.end18.i
  %retval.0.i.ph = phi i32 [ %call25.i, %do.end60.i ], [ %call25.i, %do.body43.i.if.then20_crit_edge ], [ %call.i.i, %do.end18.i ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in.i) #10
  br i1 %tobool8.not, label %if.then20.if.end25_crit_edge, label %if.then24

if.then20.if.end25_crit_edge:                     ; preds = %if.then20
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end25

if.then24:                                        ; preds = %if.then20
  call void @__sanitizer_cov_trace_pc() #12
  call void @mlx5_lag_port_sel_destroy(ptr noundef %ldev) #10
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %if.then20.if.end25_crit_edge
  %90 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %2, align 8
  %92 = call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i80 = and i32 %92, -16384
  %93 = inttoptr i32 %and.i80 to ptr
  %task40 = getelementptr inbounds %struct.thread_info, ptr %93, i32 0, i32 2
  %94 = ptrtoint ptr %task40 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %task40, align 8
  %pid41 = getelementptr inbounds %struct.task_struct, ptr %95, i32 0, i32 68
  %96 = ptrtoint ptr %pid41 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %pid41, align 8
  br i1 %tobool.not, label %do.end37, label %do.end30

do.end30:                                         ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #12
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %91, ptr noundef nonnull @.str.12, ptr noundef nonnull @.str.10, i32 noundef 334, i32 noundef %97) #13
  br label %cleanup

do.end37:                                         ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #12
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %91, ptr noundef nonnull @.str.15, ptr noundef nonnull @.str.10, i32 noundef 338, i32 noundef %97) #13
  br label %cleanup

if.end43:                                         ; preds = %do.end37.i, %if.end.i76.if.end43_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in.i) #10
  %98 = ptrtoint ptr %ldev to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %ldev, align 4
  %or73 = or i8 %99, %flags.addr.0
  store i8 %or73, ptr %ldev, align 4
  %shared_fdb49 = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 2
  %100 = ptrtoint ptr %shared_fdb49 to i32
  call void @__asan_store1_noabort(i32 %100)
  store i8 %frombool, ptr %shared_fdb49, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end43, %do.end37, %do.end30, %do.end
  %retval.0 = phi i32 [ %call, %do.end ], [ 0, %if.end43 ], [ %retval.0.i.ph, %do.end37 ], [ %retval.0.i.ph, %do.end30 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_lag_port_sel_create(ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_lag_port_sel_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_lag_remove_mdev(ptr noundef %dev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %recheck.preheader

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

recheck.preheader:                                ; preds = %entry
  tail call void @mlx5_dev_list_lock() #10
  %mode_changes_in_progress = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %mode_changes_in_progress to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mode_changes_in_progress, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %tobool1.not9 = icmp eq i32 %3, 0
  br i1 %tobool1.not9, label %recheck.preheader.if.end3_crit_edge, label %recheck.preheader.if.then2_crit_edge

recheck.preheader.if.then2_crit_edge:             ; preds = %recheck.preheader
  br label %if.then2

recheck.preheader.if.end3_crit_edge:              ; preds = %recheck.preheader
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end3

if.then2:                                         ; preds = %if.then2.if.then2_crit_edge, %recheck.preheader.if.then2_crit_edge
  tail call void @mlx5_dev_list_unlock() #10
  tail call void @msleep(i32 noundef 100) #10
  tail call void @mlx5_dev_list_lock() #10
  %4 = ptrtoint ptr %mode_changes_in_progress to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %mode_changes_in_progress, align 4
  %tobool1.not = icmp eq i32 %5, 0
  br i1 %tobool1.not, label %if.then2.if.end3_crit_edge, label %if.then2.if.then2_crit_edge

if.then2.if.then2_crit_edge:                      ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then2

if.then2.if.end3_crit_edge:                       ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end3

if.end3:                                          ; preds = %if.then2.if.end3_crit_edge, %recheck.preheader.if.end3_crit_edge
  %arrayidx.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 0
  %6 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx.i, align 4
  %cmp2.i = icmp eq ptr %7, %dev
  br i1 %cmp2.i, label %if.end3.if.end5.i_crit_edge, label %for.inc.i

if.end3.if.end5.i_crit_edge:                      ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end5.i

for.inc.i:                                        ; preds = %if.end3
  %arrayidx.1.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 1
  %8 = ptrtoint ptr %arrayidx.1.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx.1.i, align 4
  %cmp2.1.i = icmp eq ptr %9, %dev
  br i1 %cmp2.1.i, label %for.inc.i.if.end5.i_crit_edge, label %for.inc.i.mlx5_ldev_remove_mdev.exit_crit_edge

for.inc.i.mlx5_ldev_remove_mdev.exit_crit_edge:   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_ldev_remove_mdev.exit

for.inc.i.if.end5.i_crit_edge:                    ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end5.i

if.end5.i:                                        ; preds = %for.inc.i.if.end5.i_crit_edge, %if.end3.if.end5.i_crit_edge
  %i.018.lcssa.i = phi i32 [ 0, %if.end3.if.end5.i_crit_edge ], [ 1, %for.inc.i.if.end5.i_crit_edge ]
  %arrayidx7.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 %i.018.lcssa.i
  %10 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr null, ptr %arrayidx7.i, align 4
  %11 = ptrtoint ptr %lag.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr null, ptr %lag.i, align 4
  br label %mlx5_ldev_remove_mdev.exit

mlx5_ldev_remove_mdev.exit:                       ; preds = %if.end5.i, %for.inc.i.mlx5_ldev_remove_mdev.exit_crit_edge
  tail call void @mlx5_dev_list_unlock() #10
  %ref.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 4
  %call.i.i.i.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %ref.i, i32 noundef 4) #10
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #10, !srcloc !135
  tail call void @llvm.prefetch.p0(ptr %ref.i, i32 1, i32 3, i32 1) #10
  %12 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_fetch_sub\0A1:\09ldrex\09$0, [$4]\0A\09sub\09$1, $0, $5\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b", "=&r,=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %ref.i, ptr %ref.i, i32 1, ptr elementtype(i32) %ref.i) #10, !srcloc !136
  %asmresult.i.i.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %12, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %asmresult.i.i.i.i.i.i.i.i)
  %cmp.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i.i.i, 1
  br i1 %cmp.i.i.i.i.i, label %if.then.i.i, label %if.end5.i.i.i.i.i

if.end5.i.i.i.i.i:                                ; preds = %mlx5_ldev_remove_mdev.exit
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i.i.i)
  %.not.i.i.i.i.i = icmp sgt i32 %asmresult.i.i.i.i.i.i.i.i, 0
  br i1 %.not.i.i.i.i.i, label %if.end5.i.i.i.i.i.cleanup_crit_edge, label %if.then10.i.i.i.i.i, !prof !137

if.end5.i.i.i.i.i.cleanup_crit_edge:              ; preds = %if.end5.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.then10.i.i.i.i.i:                              ; preds = %if.end5.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @refcount_warn_saturate(ptr noundef %ref.i, i32 noundef 3) #10
  br label %cleanup

if.then.i.i:                                      ; preds = %mlx5_ldev_remove_mdev.exit
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #10, !srcloc !138
  %nb.i.i.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 9
  %13 = ptrtoint ptr %nb.i.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %nb.i.i.i, align 4
  %tobool.not.i.i.i = icmp eq ptr %14, null
  br i1 %tobool.not.i.i.i, label %if.then.i.i.mlx5_ldev_free.exit.i.i_crit_edge, label %if.then.i.i.i

if.then.i.i.mlx5_ldev_free.exit.i.i_crit_edge:    ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_ldev_free.exit.i.i

if.then.i.i.i:                                    ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #12
  %call.i.i.i = tail call i32 @unregister_netdevice_notifier_net(ptr noundef nonnull @init_net, ptr noundef %nb.i.i.i) #10
  br label %mlx5_ldev_free.exit.i.i

mlx5_ldev_free.exit.i.i:                          ; preds = %if.then.i.i.i, %if.then.i.i.mlx5_ldev_free.exit.i.i_crit_edge
  tail call void @mlx5_lag_mp_cleanup(ptr noundef nonnull %1) #10
  %bond_work.i.i.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 8
  %call2.i.i.i = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %bond_work.i.i.i) #10
  %wq.i.i.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 7
  %15 = ptrtoint ptr %wq.i.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %wq.i.i.i, align 4
  tail call void @destroy_workqueue(ptr noundef %16) #10
  tail call void @kfree(ptr noundef nonnull %1) #10
  br label %cleanup

cleanup:                                          ; preds = %mlx5_ldev_free.exit.i.i, %if.then10.i.i.i.i.i, %if.end5.i.i.i.i.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_dev_list_lock() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_dev_list_unlock() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msleep(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_lag_add_mdev(ptr noundef %dev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @mlx5_dev_list_lock() #10
  %caps.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 8
  %0 = ptrtoint ptr %caps.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %caps.i, align 8
  %add.ptr.i6 = getelementptr i32, ptr %1, i32 13
  %2 = ptrtoint ptr %add.ptr.i6 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %add.ptr.i6, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %3)
  %tobool.not.i7 = icmp sgt i32 %3, -1
  br i1 %tobool.not.i7, label %entry.if.end_crit_edge, label %entry.lor.lhs.false.i_crit_edge

entry.lor.lhs.false.i_crit_edge:                  ; preds = %entry
  br label %lor.lhs.false.i

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

lor.lhs.false.i:                                  ; preds = %if.then.lor.lhs.false.i_crit_edge, %entry.lor.lhs.false.i_crit_edge
  %4 = phi ptr [ %61, %if.then.lor.lhs.false.i_crit_edge ], [ %1, %entry.lor.lhs.false.i_crit_edge ]
  %add.ptr6.i = getelementptr i32, ptr %4, i32 19
  %5 = ptrtoint ptr %add.ptr6.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %add.ptr6.i, align 4
  %7 = and i32 %6, 31
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %7)
  %8 = icmp eq i32 %7, 18
  br i1 %8, label %if.end.i, label %lor.lhs.false.i.if.end_crit_edge

lor.lhs.false.i.if.end_crit_edge:                 ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

if.end.i:                                         ; preds = %lor.lhs.false.i
  %call.i = tail call ptr @mlx5_get_next_phys_dev(ptr noundef %dev) #10
  %tobool19.not.i = icmp eq ptr %call.i, null
  br i1 %tobool19.not.i, label %if.end.i.if.then23.i_crit_edge, label %if.end21.i

if.end.i.if.then23.i_crit_edge:                   ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then23.i

if.end21.i:                                       ; preds = %if.end.i
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %call.i, i32 0, i32 17, i32 30
  %9 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %lag.i, align 4
  %tobool22.not.i = icmp eq ptr %10, null
  br i1 %tobool22.not.i, label %if.end21.i.if.then23.i_crit_edge, label %if.else.i

if.end21.i.if.then23.i_crit_edge:                 ; preds = %if.end21.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then23.i

if.then23.i:                                      ; preds = %if.end21.i.if.then23.i_crit_edge, %if.end.i.if.then23.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9) to i32))
  %11 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9), align 4
  %call7.i.i.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %11, i32 noundef 3520, i32 noundef 284) #14
  %tobool.not.i.i = icmp eq ptr %call7.i.i.i.i, null
  br i1 %tobool.not.i.i, label %if.then23.i.do.end.i_crit_edge, label %if.end.i.i

if.then23.i.do.end.i_crit_edge:                   ; preds = %if.then23.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %do.end.i

if.end.i.i:                                       ; preds = %if.then23.i
  %call1.i.i = tail call ptr (ptr, i32, i32, ...) @alloc_workqueue(ptr noundef nonnull @.str.35, i32 noundef 917514, i32 noundef 1, ptr noundef nonnull @.str.36) #10
  %wq.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 7
  %12 = ptrtoint ptr %wq.i.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr %call1.i.i, ptr %wq.i.i, align 4
  %tobool3.not.i.i = icmp eq ptr %call1.i.i, null
  br i1 %tobool3.not.i.i, label %if.then4.i.i, label %if.end5.i.i

if.then4.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @kfree(ptr noundef nonnull %call7.i.i.i.i) #10
  br label %do.end.i

if.end5.i.i:                                      ; preds = %if.end.i.i
  %ref.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 4
  %call.i.i.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %ref.i.i, i32 noundef 4) #10
  %13 = ptrtoint ptr %ref.i.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store volatile i32 1, ptr %ref.i.i, align 4
  %bond_work.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 8
  tail call void @__init_work(ptr noundef %bond_work.i.i, i32 noundef 0) #10
  %14 = ptrtoint ptr %bond_work.i.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 -64, ptr %bond_work.i.i, align 8
  %lockdep_map.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 8, i32 0, i32 3
  tail call void @lockdep_init_map_type(ptr noundef %lockdep_map.i.i, ptr noundef nonnull @.str.37, ptr noundef nonnull @mlx5_lag_dev_alloc.__key, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 0, i8 noundef zeroext 0) #10
  %entry13.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 8, i32 0, i32 1
  %15 = ptrtoint ptr %entry13.i.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store volatile ptr %entry13.i.i, ptr %entry13.i.i, align 4
  %prev.i.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 8, i32 0, i32 1, i32 1
  %16 = ptrtoint ptr %prev.i.i.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store ptr %entry13.i.i, ptr %prev.i.i.i, align 8
  %func.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 8, i32 0, i32 2
  %17 = ptrtoint ptr %func.i.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr @mlx5_do_bond_work, ptr %func.i.i, align 4
  %timer.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 8, i32 1
  tail call void @init_timer_key(ptr noundef %timer.i.i, ptr noundef nonnull @delayed_work_timer_fn, i32 noundef 2097152, ptr noundef nonnull @.str.39, ptr noundef nonnull @mlx5_lag_dev_alloc.__key.38) #10
  %nb.i.i = getelementptr inbounds %struct.mlx5_lag, ptr %call7.i.i.i.i, i32 0, i32 9
  %18 = ptrtoint ptr %nb.i.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr @mlx5_lag_netdev_event, ptr %nb.i.i, align 4
  %call23.i.i = tail call i32 @register_netdevice_notifier_net(ptr noundef nonnull @init_net, ptr noundef %nb.i.i) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call23.i.i)
  %tobool24.not.i.i = icmp eq i32 %call23.i.i, 0
  br i1 %tobool24.not.i.i, label %if.end5.i.i.if.end32.i.i_crit_edge, label %if.then25.i.i

if.end5.i.i.if.end32.i.i_crit_edge:               ; preds = %if.end5.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end32.i.i

if.then25.i.i:                                    ; preds = %if.end5.i.i
  call void @__sanitizer_cov_trace_pc() #12
  %19 = ptrtoint ptr %nb.i.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr null, ptr %nb.i.i, align 4
  %20 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %dev, align 8
  %22 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i.i = and i32 %22, -16384
  %23 = inttoptr i32 %and.i.i.i to ptr
  %task.i.i = getelementptr inbounds %struct.thread_info, ptr %23, i32 0, i32 2
  %24 = ptrtoint ptr %task.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %task.i.i, align 8
  %pid.i.i = getelementptr inbounds %struct.task_struct, ptr %25, i32 0, i32 68
  %26 = ptrtoint ptr %pid.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %pid.i.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %21, ptr noundef nonnull @.str.40, ptr noundef nonnull @.str.41, i32 noundef 151, i32 noundef %27) #13
  br label %if.end32.i.i

if.end32.i.i:                                     ; preds = %if.then25.i.i, %if.end5.i.i.if.end32.i.i_crit_edge
  %call33.i.i = tail call i32 @mlx5_lag_mp_init(ptr noundef nonnull %call7.i.i.i.i) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i.i)
  %tobool34.not.i.i = icmp eq i32 %call33.i.i, 0
  br i1 %tobool34.not.i.i, label %if.end32.i.i.if.end32.i_crit_edge, label %do.end38.i.i

if.end32.i.i.if.end32.i_crit_edge:                ; preds = %if.end32.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end32.i

do.end38.i.i:                                     ; preds = %if.end32.i.i
  call void @__sanitizer_cov_trace_pc() #12
  %28 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %dev, align 8
  %30 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i62.i.i = and i32 %30, -16384
  %31 = inttoptr i32 %and.i62.i.i to ptr
  %task41.i.i = getelementptr inbounds %struct.thread_info, ptr %31, i32 0, i32 2
  %32 = ptrtoint ptr %task41.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %task41.i.i, align 8
  %pid42.i.i = getelementptr inbounds %struct.task_struct, ptr %33, i32 0, i32 68
  %34 = ptrtoint ptr %pid42.i.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %pid42.i.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %29, ptr noundef nonnull @.str.43, ptr noundef nonnull @.str.41, i32 noundef 157, i32 noundef %35, i32 noundef %call33.i.i) #13
  br label %if.end32.i

do.end.i:                                         ; preds = %if.then4.i.i, %if.then23.i.do.end.i_crit_edge
  %36 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %dev, align 8
  %38 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i to ptr
  %task.i = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 2
  %40 = ptrtoint ptr %task.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %task.i, align 8
  %pid.i = getelementptr inbounds %struct.task_struct, ptr %41, i32 0, i32 68
  %42 = ptrtoint ptr %pid.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %pid.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %37, ptr noundef nonnull @.str.33, ptr noundef nonnull @.str.34, i32 noundef 819, i32 noundef %43) #13
  br label %if.end

if.else.i:                                        ; preds = %if.end21.i
  %mode_changes_in_progress.i = getelementptr inbounds %struct.mlx5_lag, ptr %10, i32 0, i32 1
  %44 = ptrtoint ptr %mode_changes_in_progress.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %mode_changes_in_progress.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %45)
  %tobool29.not.i = icmp eq i32 %45, 0
  br i1 %tobool29.not.i, label %if.end31.i, label %if.then

if.end31.i:                                       ; preds = %if.else.i
  %ref.i45.i = getelementptr inbounds %struct.mlx5_lag, ptr %10, i32 0, i32 4
  %call.i.i.i.i.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %ref.i45.i, i32 noundef 4) #10
  tail call void @llvm.prefetch.p0(ptr %ref.i45.i, i32 1, i32 3, i32 1) #10
  %46 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_fetch_add\0A1:\09ldrex\09$0, [$4]\0A\09add\09$1, $0, $5\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b", "=&r,=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %ref.i45.i, ptr %ref.i45.i, i32 1, ptr elementtype(i32) %ref.i45.i) #10, !srcloc !139
  %asmresult.i.i.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %46, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i.i.i)
  %tobool1.not.i.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i.i.i, 0
  br i1 %tobool1.not.i.i.i.i.i.i, label %if.end31.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge, label %if.else.i.i.i.i.i.i, !prof !140

if.end31.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge: ; preds = %if.end31.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end15.sink.split.i.i.i.i.i.i

if.else.i.i.i.i.i.i:                              ; preds = %if.end31.i
  %add.i.i.i.i.i.i = add i32 %asmresult.i.i.i.i.i.i.i.i, 1
  %47 = or i32 %add.i.i.i.i.i.i, %asmresult.i.i.i.i.i.i.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %47)
  %.not.i.i.i.i.i.i = icmp sgt i32 %47, -1
  br i1 %.not.i.i.i.i.i.i, label %if.else.i.i.i.i.i.i.if.end32.i_crit_edge, label %if.else.i.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge, !prof !137

if.else.i.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge: ; preds = %if.else.i.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end15.sink.split.i.i.i.i.i.i

if.else.i.i.i.i.i.i.if.end32.i_crit_edge:         ; preds = %if.else.i.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end32.i

if.end15.sink.split.i.i.i.i.i.i:                  ; preds = %if.else.i.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge, %if.end31.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge
  %.sink.i.i.i.i.i.i = phi i32 [ 2, %if.end31.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge ], [ 1, %if.else.i.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i.i_crit_edge ]
  tail call void @refcount_warn_saturate(ptr noundef %ref.i45.i, i32 noundef %.sink.i.i.i.i.i.i) #10
  br label %if.end32.i

if.end32.i:                                       ; preds = %if.end15.sink.split.i.i.i.i.i.i, %if.else.i.i.i.i.i.i.if.end32.i_crit_edge, %do.end38.i.i, %if.end32.i.i.if.end32.i_crit_edge
  %ldev.1.i = phi ptr [ %call7.i.i.i.i, %do.end38.i.i ], [ %call7.i.i.i.i, %if.end32.i.i.if.end32.i_crit_edge ], [ %10, %if.else.i.i.i.i.i.i.if.end32.i_crit_edge ], [ %10, %if.end15.sink.split.i.i.i.i.i.i ]
  %48 = ptrtoint ptr %caps.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %caps.i, align 8
  %add.ptr.i.i.i = getelementptr i32, ptr %49, i32 48
  %50 = ptrtoint ptr %add.ptr.i.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %add.ptr.i.i.i, align 4
  %shr.i.i.i = lshr i32 %51, 16
  %and.i.i46.i = and i32 %shr.i.i.i, 255
  %52 = add nsw i32 %and.i.i46.i, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %52)
  %53 = icmp ult i32 %52, 2
  br i1 %53, label %if.end32.i.if.end.i47.i_crit_edge, label %mlx5_get_dev_index.exit.i.i

if.end32.i.if.end.i47.i_crit_edge:                ; preds = %if.end32.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i47.i

mlx5_get_dev_index.exit.i.i:                      ; preds = %if.end32.i
  %pdev.i.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 2
  %54 = ptrtoint ptr %pdev.i.i.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %pdev.i.i.i, align 8
  %devfn.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %55, i32 0, i32 6
  %56 = ptrtoint ptr %devfn.i.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %devfn.i.i.i, align 4
  %and2.i.i.i = and i32 %57, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and2.i.i.i)
  %cmp.i.i = icmp ugt i32 %and2.i.i.i, 1
  br i1 %cmp.i.i, label %mlx5_get_dev_index.exit.i.i.if.end_crit_edge, label %mlx5_get_dev_index.exit.i.i.if.end.i47.i_crit_edge

mlx5_get_dev_index.exit.i.i.if.end.i47.i_crit_edge: ; preds = %mlx5_get_dev_index.exit.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i47.i

mlx5_get_dev_index.exit.i.i.if.end_crit_edge:     ; preds = %mlx5_get_dev_index.exit.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

if.end.i47.i:                                     ; preds = %mlx5_get_dev_index.exit.i.i.if.end.i47.i_crit_edge, %if.end32.i.if.end.i47.i_crit_edge
  %retval.0.i8.i.i = phi i32 [ %and2.i.i.i, %mlx5_get_dev_index.exit.i.i.if.end.i47.i_crit_edge ], [ %52, %if.end32.i.if.end.i47.i_crit_edge ]
  %arrayidx.i.i = getelementptr %struct.mlx5_lag, ptr %ldev.1.i, i32 0, i32 5, i32 %retval.0.i8.i.i
  %58 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store ptr %dev, ptr %arrayidx.i.i, align 4
  %lag.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %59 = ptrtoint ptr %lag.i.i to i32
  call void @__asan_store4_noabort(i32 %59)
  store ptr %ldev.1.i, ptr %lag.i.i, align 4
  br label %if.end

if.then:                                          ; preds = %if.else.i
  tail call void @mlx5_dev_list_unlock() #10
  tail call void @msleep(i32 noundef 100) #10
  tail call void @mlx5_dev_list_lock() #10
  %60 = ptrtoint ptr %caps.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %caps.i, align 8
  %add.ptr.i = getelementptr i32, ptr %61, i32 13
  %62 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %add.ptr.i, align 4
  %tobool.not.i = icmp sgt i32 %63, -1
  br i1 %tobool.not.i, label %if.then.if.end_crit_edge, label %if.then.lor.lhs.false.i_crit_edge

if.then.lor.lhs.false.i_crit_edge:                ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  br label %lor.lhs.false.i

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

if.end:                                           ; preds = %if.then.if.end_crit_edge, %if.end.i47.i, %mlx5_get_dev_index.exit.i.i.if.end_crit_edge, %do.end.i, %lor.lhs.false.i.if.end_crit_edge, %entry.if.end_crit_edge
  tail call void @mlx5_dev_list_unlock() #10
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_lag_remove_netdev(ptr nocapture noundef readonly %dev, ptr noundef readnone %netdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %netdev1.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 0, i32 1
  %2 = ptrtoint ptr %netdev1.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %netdev1.i, align 4
  %cmp2.i = icmp eq ptr %3, %netdev
  br i1 %cmp2.i, label %if.end.if.then.i_crit_edge, label %for.cond.i

if.end.if.then.i_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then.i

for.cond.i:                                       ; preds = %if.end
  %netdev1.1.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 1, i32 1
  %4 = ptrtoint ptr %netdev1.1.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %netdev1.1.i, align 4
  %cmp2.1.i = icmp eq ptr %5, %netdev
  br i1 %cmp2.1.i, label %for.cond.i.if.then.i_crit_edge, label %for.cond.i.mlx5_ldev_remove_netdev.exit_crit_edge

for.cond.i.mlx5_ldev_remove_netdev.exit_crit_edge: ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_ldev_remove_netdev.exit

for.cond.i.if.then.i_crit_edge:                   ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then.i

if.then.i:                                        ; preds = %for.cond.i.if.then.i_crit_edge, %if.end.if.then.i_crit_edge
  %netdev1.lcssa.i = phi ptr [ %netdev1.i, %if.end.if.then.i_crit_edge ], [ %netdev1.1.i, %for.cond.i.if.then.i_crit_edge ]
  %6 = ptrtoint ptr %netdev1.lcssa.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr null, ptr %netdev1.lcssa.i, align 4
  br label %mlx5_ldev_remove_netdev.exit

mlx5_ldev_remove_netdev.exit:                     ; preds = %if.then.i, %for.cond.i.mlx5_ldev_remove_netdev.exit_crit_edge
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  %7 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %1, align 4
  %9 = and i8 %8, -9
  store i8 %9, ptr %1, align 4
  %10 = and i8 %8, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.i.not = icmp eq i8 %10, 0
  br i1 %tobool.i.not, label %mlx5_ldev_remove_netdev.exit.cleanup_crit_edge, label %if.then3

mlx5_ldev_remove_netdev.exit.cleanup_crit_edge:   ; preds = %mlx5_ldev_remove_netdev.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.then3:                                         ; preds = %mlx5_ldev_remove_netdev.exit
  call void @__sanitizer_cov_trace_pc() #12
  %wq.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 7
  %11 = ptrtoint ptr %wq.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %wq.i, align 4
  %bond_work.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 8
  %call.i.i = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %12, ptr noundef %bond_work.i, i32 noundef 0) #10
  br label %cleanup

cleanup:                                          ; preds = %if.then3, %mlx5_ldev_remove_netdev.exit.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_lag_add_netdev(ptr nocapture noundef readonly %dev, ptr noundef %netdev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.end:                                           ; preds = %entry
  %caps.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 8
  %2 = ptrtoint ptr %caps.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %caps.i.i, align 8
  %add.ptr.i.i = getelementptr i32, ptr %3, i32 48
  %4 = ptrtoint ptr %add.ptr.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %add.ptr.i.i, align 4
  %shr.i.i = lshr i32 %5, 16
  %and.i.i = and i32 %shr.i.i, 255
  %6 = add nsw i32 %and.i.i, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %6)
  %7 = icmp ult i32 %6, 2
  br i1 %7, label %if.end.if.end.i_crit_edge, label %mlx5_get_dev_index.exit.i

if.end.if.end.i_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i

mlx5_get_dev_index.exit.i:                        ; preds = %if.end
  %pdev.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 2
  %8 = ptrtoint ptr %pdev.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %pdev.i.i, align 8
  %devfn.i.i = getelementptr inbounds %struct.pci_dev, ptr %9, i32 0, i32 6
  %10 = ptrtoint ptr %devfn.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %devfn.i.i, align 4
  %and2.i.i = and i32 %11, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and2.i.i)
  %cmp.i = icmp ugt i32 %and2.i.i, 1
  br i1 %cmp.i, label %mlx5_get_dev_index.exit.i.mlx5_ldev_add_netdev.exit_crit_edge, label %mlx5_get_dev_index.exit.i.if.end.i_crit_edge

mlx5_get_dev_index.exit.i.if.end.i_crit_edge:     ; preds = %mlx5_get_dev_index.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i

mlx5_get_dev_index.exit.i.mlx5_ldev_add_netdev.exit_crit_edge: ; preds = %mlx5_get_dev_index.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_ldev_add_netdev.exit

if.end.i:                                         ; preds = %mlx5_get_dev_index.exit.i.if.end.i_crit_edge, %if.end.if.end.i_crit_edge
  %retval.0.i16.i = phi i32 [ %and2.i.i, %mlx5_get_dev_index.exit.i.if.end.i_crit_edge ], [ %6, %if.end.if.end.i_crit_edge ]
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %netdev1.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 %retval.0.i16.i, i32 1
  %12 = ptrtoint ptr %netdev1.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr %netdev, ptr %netdev1.i, align 4
  %arrayidx2.i = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 6, i32 1, i32 %retval.0.i16.i
  %13 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_load1_noabort(i32 %13)
  %bf.load.i = load i8, ptr %arrayidx2.i, align 1
  %bf.clear7.i = and i8 %bf.load.i, 63
  store i8 %bf.clear7.i, ptr %arrayidx2.i, align 1
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  br label %mlx5_ldev_add_netdev.exit

mlx5_ldev_add_netdev.exit:                        ; preds = %if.end.i, %mlx5_get_dev_index.exit.i.mlx5_ldev_add_netdev.exit_crit_edge
  %arrayidx = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 0
  %14 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx, align 4
  %tobool2.not = icmp eq ptr %15, null
  br i1 %tobool2.not, label %mlx5_ldev_add_netdev.exit.if.end8_crit_edge, label %for.cond

mlx5_ldev_add_netdev.exit.if.end8_crit_edge:      ; preds = %mlx5_ldev_add_netdev.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end8

for.cond:                                         ; preds = %mlx5_ldev_add_netdev.exit
  %arrayidx.1 = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 1
  %16 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx.1, align 4
  %tobool2.not.1 = icmp eq ptr %17, null
  br i1 %tobool2.not.1, label %for.cond.if.end8_crit_edge, label %for.cond.1

for.cond.if.end8_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end8

for.cond.1:                                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #12
  %18 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %1, align 4
  %20 = or i8 %19, 8
  store i8 %20, ptr %1, align 4
  br label %if.end8

if.end8:                                          ; preds = %for.cond.1, %for.cond.if.end8_crit_edge, %mlx5_ldev_add_netdev.exit.if.end8_crit_edge
  %wq.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 7
  %21 = ptrtoint ptr %wq.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %wq.i, align 4
  %bond_work.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 8
  %call.i.i = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %22, ptr noundef %bond_work.i, i32 noundef 0) #10
  br label %cleanup

cleanup:                                          ; preds = %if.end8, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @mlx5_lag_is_roce(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.land.end_crit_edge, label %land.rhs

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.rhs:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i = icmp ne i8 %4, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry.land.end_crit_edge
  %5 = phi i1 [ false, %entry.land.end_crit_edge ], [ %tobool.i, %land.rhs ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret i1 %5
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @mlx5_lag_is_active(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.land.end_crit_edge, label %land.rhs

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.rhs:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i = icmp ne i8 %4, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry.land.end_crit_edge
  %5 = phi i1 [ false, %entry.land.end_crit_edge ], [ %tobool.i, %land.rhs ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret i1 %5
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @mlx5_lag_is_master(ptr noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.land.end_crit_edge, label %land.lhs.true

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.lhs.true:                                    ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i.not = icmp eq i8 %4, 0
  br i1 %tobool.i.not, label %land.lhs.true.land.end_crit_edge, label %land.rhs

land.lhs.true.land.end_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.rhs:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 5
  %5 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %pf, align 4
  %cmp = icmp eq ptr %6, %dev
  br label %land.end

land.end:                                         ; preds = %land.rhs, %land.lhs.true.land.end_crit_edge, %entry.land.end_crit_edge
  %7 = phi i1 [ false, %land.lhs.true.land.end_crit_edge ], [ false, %entry.land.end_crit_edge ], [ %cmp, %land.rhs ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret i1 %7
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @mlx5_lag_is_sriov(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.land.end_crit_edge, label %land.rhs

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.rhs:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i = icmp ne i8 %4, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry.land.end_crit_edge
  %5 = phi i1 [ false, %entry.land.end_crit_edge ], [ %tobool.i, %land.rhs ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret i1 %5
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i1 @mlx5_lag_is_shared_fdb(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.land.end_crit_edge, label %land.lhs.true

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.lhs.true:                                    ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i.not = icmp eq i8 %4, 0
  br i1 %tobool.i.not, label %land.lhs.true.land.end_crit_edge, label %land.rhs

land.lhs.true.land.end_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end

land.rhs:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  %shared_fdb = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 2
  %5 = ptrtoint ptr %shared_fdb to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %shared_fdb, align 4, !range !141
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool2 = icmp ne i8 %6, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %land.lhs.true.land.end_crit_edge, %entry.land.end_crit_edge
  %7 = phi i1 [ false, %land.lhs.true.land.end_crit_edge ], [ false, %entry.land.end_crit_edge ], [ %tobool2, %land.rhs ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret i1 %7
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_lag_disable_change(ptr nocapture noundef readonly %dev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @mlx5_dev_list_lock() #10
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pf, align 4
  %arrayidx4 = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 1
  %4 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx4, align 4
  %mode_changes_in_progress = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %mode_changes_in_progress to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mode_changes_in_progress, align 4
  %inc = add i32 %7, 1
  store i32 %inc, ptr %mode_changes_in_progress, align 4
  %8 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %1, align 4
  %10 = and i8 %9, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.i.not = icmp eq i8 %10, 0
  br i1 %tobool.i.not, label %if.end.if.end8_crit_edge, label %if.then7

if.end.if.end8_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end8

if.then7:                                         ; preds = %if.end
  %tobool.not.i = icmp eq ptr %3, null
  br i1 %tobool.not.i, label %if.then7.if.end.i_crit_edge, label %if.then.i

if.then7.if.end.i_crit_edge:                      ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i

if.then.i:                                        ; preds = %if.then7
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %3, i32 0, i32 17, i32 28
  %11 = ptrtoint ptr %eswitch.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %eswitch.i, align 4
  tail call void @mlx5_esw_lock(ptr noundef %12) #10
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %if.then7.if.end.i_crit_edge
  %tobool1.not.i = icmp eq ptr %5, null
  br i1 %tobool1.not.i, label %mlx5_lag_lock_eswitches.exit.thread, label %if.then.i20

mlx5_lag_lock_eswitches.exit.thread:              ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  tail call fastcc void @mlx5_disable_lag(ptr noundef nonnull %1)
  br label %if.end.i22

if.then.i20:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch4.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %5, i32 0, i32 17, i32 28
  %13 = ptrtoint ptr %eswitch4.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %eswitch4.i, align 4
  tail call void @mlx5_esw_lock(ptr noundef %14) #10
  tail call fastcc void @mlx5_disable_lag(ptr noundef nonnull %1)
  %15 = ptrtoint ptr %eswitch4.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %eswitch4.i, align 4
  tail call void @mlx5_esw_unlock(ptr noundef %16) #10
  br label %if.end.i22

if.end.i22:                                       ; preds = %if.then.i20, %mlx5_lag_lock_eswitches.exit.thread
  br i1 %tobool.not.i, label %if.end.i22.if.end8_crit_edge, label %if.then2.i24

if.end.i22.if.end8_crit_edge:                     ; preds = %if.end.i22
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end8

if.then2.i24:                                     ; preds = %if.end.i22
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch4.i23 = getelementptr inbounds %struct.mlx5_core_dev, ptr %3, i32 0, i32 17, i32 28
  %17 = ptrtoint ptr %eswitch4.i23 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %eswitch4.i23, align 4
  tail call void @mlx5_esw_unlock(ptr noundef %18) #10
  br label %if.end8

if.end8:                                          ; preds = %if.then2.i24, %if.end.i22.if.end8_crit_edge, %if.end.if.end8_crit_edge
  tail call void @mlx5_dev_list_unlock() #10
  br label %cleanup

cleanup:                                          ; preds = %if.end8, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @mlx5_disable_lag(ptr noundef %ldev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %pf = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 5
  %0 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pf, align 4
  %arrayidx2 = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 5, i32 1
  %2 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx2, align 4
  %shared_fdb4 = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 2
  %4 = ptrtoint ptr %shared_fdb4 to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %shared_fdb4, align 4, !range !141
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  %6 = ptrtoint ptr %ldev to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %ldev, align 4
  %8 = and i8 %7, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool.i = icmp ne i8 %8, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %9 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %pf, align 4
  %tobool.not.i = icmp eq ptr %10, null
  br i1 %tobool.not.i, label %if.then.for.inc.i_crit_edge, label %if.end.i

if.then.for.inc.i_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i

if.end.i:                                         ; preds = %if.then
  %flags.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %10, i32 0, i32 17, i32 31
  %11 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %flags.i, align 8
  %and.i = and i32 %12, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool4.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool4.not.i, label %if.end6.i, label %if.end.i.for.inc.i_crit_edge

if.end.i.for.inc.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i

if.end6.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  %or.i = or i32 %12, 1
  %13 = ptrtoint ptr %flags.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %or.i, ptr %flags.i, align 8
  %14 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %pf, align 4
  %call.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %15) #10
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.end6.i, %if.end.i.for.inc.i_crit_edge, %if.then.for.inc.i_crit_edge
  %16 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx2, align 4
  %tobool.not.1.i = icmp eq ptr %17, null
  br i1 %tobool.not.1.i, label %for.inc.i.if.end16_crit_edge, label %if.end.1.i

for.inc.i.if.end16_crit_edge:                     ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end16

if.end.1.i:                                       ; preds = %for.inc.i
  %flags.1.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %17, i32 0, i32 17, i32 31
  %18 = ptrtoint ptr %flags.1.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %flags.1.i, align 8
  %and.1.i = and i32 %19, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i)
  %tobool4.not.1.i = icmp eq i32 %and.1.i, 0
  br i1 %tobool4.not.1.i, label %if.end6.1.i, label %if.end.1.i.if.end16_crit_edge

if.end.1.i.if.end16_crit_edge:                    ; preds = %if.end.1.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end16

if.end6.1.i:                                      ; preds = %if.end.1.i
  call void @__sanitizer_cov_trace_pc() #12
  %or.1.i = or i32 %19, 1
  %20 = ptrtoint ptr %flags.1.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %or.1.i, ptr %flags.1.i, align 8
  %21 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %arrayidx2, align 4
  %call.1.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %22) #10
  br label %if.end16

if.else:                                          ; preds = %entry
  br i1 %tobool.i, label %if.then8, label %if.else.if.end16_crit_edge

if.else.if.end16_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end16

if.then8:                                         ; preds = %if.else
  %flags = getelementptr inbounds %struct.mlx5_core_dev, ptr %1, i32 0, i32 17, i32 31
  %23 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %flags, align 8
  %and = and i32 %24, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool9.not = icmp eq i32 %and, 0
  br i1 %tobool9.not, label %if.then10, label %if.then8.if.end_crit_edge

if.then8.if.end_crit_edge:                        ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

if.then10:                                        ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #12
  %or = or i32 %24, 1
  %25 = ptrtoint ptr %flags to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %or, ptr %flags, align 8
  %call13 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %1) #10
  br label %if.end

if.end:                                           ; preds = %if.then10, %if.then8.if.end_crit_edge
  %call14 = tail call i32 @mlx5_nic_vport_disable_roce(ptr noundef %3) #10
  br label %if.end16

if.end16:                                         ; preds = %if.end, %if.else.if.end16_crit_edge, %if.end6.1.i, %if.end.1.i.if.end16_crit_edge, %for.inc.i.if.end16_crit_edge
  %call17 = tail call fastcc i32 @mlx5_deactivate_lag(ptr noundef %ldev)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call17)
  %tobool18.not = icmp eq i32 %call17, 0
  br i1 %tobool18.not, label %if.end20, label %if.end16.cleanup_crit_edge

if.end16.cleanup_crit_edge:                       ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.end20:                                         ; preds = %if.end16
  %tobool.not.not = xor i1 %tobool.not, true
  %brmerge = select i1 %tobool.not.not, i1 true, i1 %tobool.i
  br i1 %brmerge, label %if.then23, label %if.end20.if.end24_crit_edge

if.end20.if.end24_crit_edge:                      ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end24

if.then23:                                        ; preds = %if.end20
  %26 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %pf, align 4
  %tobool.not.i65 = icmp eq ptr %27, null
  br i1 %tobool.not.i65, label %if.then23.for.inc.i74_crit_edge, label %if.end.i69

if.then23.for.inc.i74_crit_edge:                  ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i74

if.end.i69:                                       ; preds = %if.then23
  %flags.i66 = getelementptr inbounds %struct.mlx5_core_dev, ptr %27, i32 0, i32 17, i32 31
  %28 = ptrtoint ptr %flags.i66 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %flags.i66, align 8
  %and.i67 = and i32 %29, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i67)
  %tobool4.not.i68 = icmp eq i32 %and.i67, 0
  br i1 %tobool4.not.i68, label %if.end6.i71, label %if.end.i69.for.inc.i74_crit_edge

if.end.i69.for.inc.i74_crit_edge:                 ; preds = %if.end.i69
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i74

if.end6.i71:                                      ; preds = %if.end.i69
  call void @__sanitizer_cov_trace_pc() #12
  %and12.i = and i32 %29, -2
  %30 = ptrtoint ptr %flags.i66 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %and12.i, ptr %flags.i66, align 8
  %31 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %pf, align 4
  %call.i70 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %32) #10
  br label %for.inc.i74

for.inc.i74:                                      ; preds = %if.end6.i71, %if.end.i69.for.inc.i74_crit_edge, %if.then23.for.inc.i74_crit_edge
  %33 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx2, align 4
  %tobool.not.1.i73 = icmp eq ptr %34, null
  br i1 %tobool.not.1.i73, label %for.inc.i74.if.end24_crit_edge, label %if.end.1.i78

for.inc.i74.if.end24_crit_edge:                   ; preds = %for.inc.i74
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end24

if.end.1.i78:                                     ; preds = %for.inc.i74
  %flags.1.i75 = getelementptr inbounds %struct.mlx5_core_dev, ptr %34, i32 0, i32 17, i32 31
  %35 = ptrtoint ptr %flags.1.i75 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %flags.1.i75, align 8
  %and.1.i76 = and i32 %36, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i76)
  %tobool4.not.1.i77 = icmp eq i32 %and.1.i76, 0
  br i1 %tobool4.not.1.i77, label %if.end6.1.i80, label %if.end.1.i78.if.end24_crit_edge

if.end.1.i78.if.end24_crit_edge:                  ; preds = %if.end.1.i78
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end24

if.end6.1.i80:                                    ; preds = %if.end.1.i78
  call void @__sanitizer_cov_trace_pc() #12
  %and12.1.i = and i32 %36, -2
  %37 = ptrtoint ptr %flags.1.i75 to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %and12.1.i, ptr %flags.1.i75, align 8
  %38 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx2, align 4
  %call.1.i79 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %39) #10
  br label %if.end24

if.end24:                                         ; preds = %if.end6.1.i80, %if.end.1.i78.if.end24_crit_edge, %for.inc.i74.if.end24_crit_edge, %if.end20.if.end24_crit_edge
  br i1 %tobool.not, label %if.end24.cleanup_crit_edge, label %if.then26

if.end24.cleanup_crit_edge:                       ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.then26:                                        ; preds = %if.end24
  %flags28 = getelementptr inbounds %struct.mlx5_core_dev, ptr %1, i32 0, i32 17, i32 31
  %40 = ptrtoint ptr %flags28 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %flags28, align 8
  %and29 = and i32 %41, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and29)
  %tobool30.not = icmp eq i32 %and29, 0
  br i1 %tobool30.not, label %if.then31, label %if.then26.if.end34_crit_edge

if.then26.if.end34_crit_edge:                     ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end34

if.then31:                                        ; preds = %if.then26
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch = getelementptr inbounds %struct.mlx5_core_dev, ptr %1, i32 0, i32 17, i32 28
  %42 = ptrtoint ptr %eswitch to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %eswitch, align 4
  %call33 = tail call i32 @mlx5_eswitch_reload_reps(ptr noundef %43) #10
  br label %if.end34

if.end34:                                         ; preds = %if.then31, %if.then26.if.end34_crit_edge
  %flags36 = getelementptr inbounds %struct.mlx5_core_dev, ptr %3, i32 0, i32 17, i32 31
  %44 = ptrtoint ptr %flags36 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %flags36, align 8
  %and37 = and i32 %45, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and37)
  %tobool38.not = icmp eq i32 %and37, 0
  br i1 %tobool38.not, label %if.then39, label %if.end34.cleanup_crit_edge

if.end34.cleanup_crit_edge:                       ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.then39:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch41 = getelementptr inbounds %struct.mlx5_core_dev, ptr %3, i32 0, i32 17, i32 28
  %46 = ptrtoint ptr %eswitch41 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %eswitch41, align 4
  %call42 = tail call i32 @mlx5_eswitch_reload_reps(ptr noundef %47) #10
  br label %cleanup

cleanup:                                          ; preds = %if.then39, %if.end34.cleanup_crit_edge, %if.end24.cleanup_crit_edge, %if.end16.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @mlx5_lag_enable_change(ptr nocapture noundef readonly %dev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @mlx5_dev_list_lock() #10
  %mode_changes_in_progress = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %mode_changes_in_progress to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %mode_changes_in_progress, align 4
  %dec = add i32 %3, -1
  store i32 %dec, ptr %mode_changes_in_progress, align 4
  tail call void @mlx5_dev_list_unlock() #10
  %wq.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 7
  %4 = ptrtoint ptr %wq.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %wq.i, align 4
  %bond_work.i = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 8
  %call.i.i = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %5, ptr noundef %bond_work.i, i32 noundef 0) #10
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @mlx5_lag_get_roce_netdev(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.unlock_crit_edge, label %land.lhs.true

entry.unlock_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

land.lhs.true:                                    ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i.not = icmp eq i8 %4, 0
  br i1 %tobool.i.not, label %land.lhs.true.unlock_crit_edge, label %if.end

land.lhs.true.unlock_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

if.end:                                           ; preds = %land.lhs.true
  %tracker = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 6
  %5 = ptrtoint ptr %tracker to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %tracker, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %6)
  %cmp = icmp eq i32 %6, 4
  br i1 %cmp, label %if.then2, label %if.else

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  %netdev_state = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 6, i32 1
  %7 = ptrtoint ptr %netdev_state to i32
  call void @__asan_load1_noabort(i32 %7)
  %bf.load = load i8, ptr %netdev_state, align 4
  %8 = and i8 %bf.load, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool4.not = icmp eq i8 %8, 0
  %netdev = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 0, i32 1
  %netdev8 = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 1, i32 1
  %cond.in = select i1 %tobool4.not, ptr %netdev8, ptr %netdev
  br label %if.end12

if.else:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  %netdev11 = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 0, i32 1
  br label %if.end12

if.end12:                                         ; preds = %if.else, %if.then2
  %ndev.0.in = phi ptr [ %cond.in, %if.then2 ], [ %netdev11, %if.else ]
  %9 = ptrtoint ptr %ndev.0.in to i32
  call void @__asan_load4_noabort(i32 %9)
  %ndev.0 = load ptr, ptr %ndev.0.in, align 4
  %tobool13.not = icmp eq ptr %ndev.0, null
  br i1 %tobool13.not, label %if.end12.unlock_crit_edge, label %do.body1.i

if.end12.unlock_crit_edge:                        ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

do.body1.i:                                       ; preds = %if.end12
  %10 = tail call i32 asm sideeffect "\09mrs\09$0, cpsr\09@ arch_local_irq_save\0A\09cpsid\09i", "=r,~{memory},~{cc}"() #10, !srcloc !142
  %pcpu_refcnt.i = getelementptr inbounds %struct.net_device, ptr %ndev.0, i32 0, i32 118
  %11 = ptrtoint ptr %pcpu_refcnt.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pcpu_refcnt.i, align 4
  %13 = ptrtoint ptr %12 to i32
  %14 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i = and i32 %14, -16384
  %15 = inttoptr i32 %and.i.i to ptr
  %cpu.i = getelementptr inbounds %struct.thread_info, ptr %15, i32 0, i32 3
  %16 = ptrtoint ptr %cpu.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %cpu.i, align 4
  %arrayidx.i = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %17
  %18 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx.i, align 4
  %add.i = add i32 %19, %13
  %20 = inttoptr i32 %add.i to ptr
  %21 = ptrtoint ptr %20 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %20, align 4
  %add13.i = add i32 %22, 1
  store i32 %add13.i, ptr %20, align 4
  %23 = tail call i32 asm sideeffect "\09mrs\09$0, cpsr\09@ local_save_flags", "=r,~{memory},~{cc}"() #10, !srcloc !143
  %and.i.i.i = and i32 %23, 128
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool24.not.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool24.not.i, label %if.then28.i, label %do.body1.i.dev_hold.exit_crit_edge, !prof !140

do.body1.i.dev_hold.exit_crit_edge:               ; preds = %do.body1.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %dev_hold.exit

if.then28.i:                                      ; preds = %do.body1.i
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @warn_bogus_irq_restore() #10
  br label %dev_hold.exit

dev_hold.exit:                                    ; preds = %if.then28.i, %do.body1.i.dev_hold.exit_crit_edge
  tail call void asm sideeffect "\09msr\09cpsr_c, $0\09@ local_irq_restore", "r,~{memory},~{cc}"(i32 %10) #10, !srcloc !144
  br label %unlock

unlock:                                           ; preds = %dev_hold.exit, %if.end12.unlock_crit_edge, %land.lhs.true.unlock_crit_edge, %entry.unlock_crit_edge
  %ndev.1 = phi ptr [ %ndev.0, %dev_hold.exit ], [ null, %if.end12.unlock_crit_edge ], [ null, %land.lhs.true.unlock_crit_edge ], [ null, %entry.unlock_crit_edge ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret ptr %ndev.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local zeroext i8 @mlx5_lag_get_slave_port(ptr nocapture noundef readonly %dev, ptr noundef readnone %slave) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.unlock_crit_edge, label %land.lhs.true

entry.unlock_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

land.lhs.true:                                    ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %1, align 4
  %4 = and i8 %3, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool.i.not = icmp eq i8 %4, 0
  br i1 %tobool.i.not, label %land.lhs.true.unlock_crit_edge, label %if.end

land.lhs.true.unlock_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

if.end:                                           ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  %netdev = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 0, i32 1
  %5 = ptrtoint ptr %netdev to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %netdev, align 4
  %cmp = icmp ne ptr %6, %slave
  %. = zext i1 %cmp to i32
  %arrayidx4 = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 3, i32 %.
  %7 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %arrayidx4, align 1
  br label %unlock

unlock:                                           ; preds = %if.end, %land.lhs.true.unlock_crit_edge, %entry.unlock_crit_edge
  %port.1 = phi i8 [ %8, %if.end ], [ 0, %land.lhs.true.unlock_crit_edge ], [ 0, %entry.unlock_crit_edge ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret i8 %port.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @mlx5_lag_get_peer_mdev(ptr noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %0 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %lag.i, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.unlock_crit_edge, label %if.end

entry.unlock_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

if.end:                                           ; preds = %entry
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pf, align 4
  %cmp = icmp eq ptr %3, %dev
  br i1 %cmp, label %cond.true, label %if.end.unlock_crit_edge

if.end.unlock_crit_edge:                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  br label %unlock

cond.true:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  %arrayidx3 = getelementptr %struct.mlx5_lag, ptr %1, i32 0, i32 5, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx3, align 4
  br label %unlock

unlock:                                           ; preds = %cond.true, %if.end.unlock_crit_edge, %entry.unlock_crit_edge
  %peer_dev.0 = phi ptr [ null, %entry.unlock_crit_edge ], [ %5, %cond.true ], [ %3, %if.end.unlock_crit_edge ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  ret ptr %peer_dev.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @mlx5_lag_query_cong_counters(ptr noundef %dev, ptr nocapture noundef %values, i32 noundef %num_counters, ptr nocapture noundef readonly %offsets) #0 align 64 {
entry:
  %mdev = alloca [2 x ptr], align 4
  %in = alloca [4 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %mdev) #10
  %0 = getelementptr inbounds [2 x ptr], ptr %mdev, i32 0, i32 1
  %1 = ptrtoint ptr %0 to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr inttoptr (i32 -1 to ptr), ptr %0, align 4, !annotation !145
  %call.i.i = tail call noalias ptr @kvmalloc_node(i32 noundef 272, i32 noundef 3520, i32 noundef -1) #15
  %tobool.not = icmp eq ptr %call.i.i, null
  br i1 %tobool.not, label %entry.cleanup35_crit_edge, label %if.end

entry.cleanup35_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup35

if.end:                                           ; preds = %entry
  %mul = shl i32 %num_counters, 3
  %2 = call ptr @memset(ptr %values, i32 0, i32 %mul)
  tail call void @_raw_spin_lock(ptr noundef nonnull @lag_lock) #10
  %lag.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %dev, i32 0, i32 17, i32 30
  %3 = ptrtoint ptr %lag.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %lag.i, align 4
  %tobool2.not = icmp eq ptr %4, null
  br i1 %tobool2.not, label %if.end.if.else_crit_edge, label %land.lhs.true

if.end.if.else_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.else

land.lhs.true:                                    ; preds = %if.end
  %5 = ptrtoint ptr %4 to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %4, align 4
  %7 = and i8 %6, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.i.not = icmp eq i8 %7, 0
  br i1 %tobool.i.not, label %land.lhs.true.if.else_crit_edge, label %if.then4

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.else

if.then4:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #12
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %4, i32 0, i32 5
  %8 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %pf, align 4
  %10 = ptrtoint ptr %mdev to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %9, ptr %mdev, align 4
  %arrayidx8 = getelementptr %struct.mlx5_lag, ptr %4, i32 0, i32 5, i32 1
  %11 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %arrayidx8, align 4
  %13 = ptrtoint ptr %0 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %12, ptr %0, align 4
  br label %if.end12

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %if.end.if.else_crit_edge
  %14 = ptrtoint ptr %mdev to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %dev, ptr %mdev, align 4
  br label %if.end12

if.end12:                                         ; preds = %if.else, %if.then4
  %exitcond65.not = phi i1 [ true, %if.else ], [ false, %if.then4 ]
  tail call void @_raw_spin_unlock(ptr noundef nonnull @lag_lock) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %num_counters)
  %cmp2660 = icmp sgt i32 %num_counters, 0
  %15 = getelementptr inbounds i8, ptr %in, i32 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in) #10
  %16 = call ptr @memset(ptr %15, i32 0, i32 12)
  %17 = ptrtoint ptr %in to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 136708096, ptr %in, align 4
  %18 = ptrtoint ptr %mdev to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %mdev, align 4
  %call21 = call i32 @mlx5_cmd_exec(ptr noundef %19, ptr noundef nonnull %in, i32 noundef 16, ptr noundef nonnull %call.i.i, i32 noundef 272) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21)
  %tobool22.not = icmp eq i32 %call21, 0
  br i1 %tobool22.not, label %for.cond25.preheader, label %if.end12.cleanup_crit_edge

if.end12.cleanup_crit_edge:                       ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

for.cond25.preheader:                             ; preds = %if.end12
  br i1 %cmp2660, label %for.cond25.preheader.for.body27_crit_edge, label %for.cond25.preheader.for.inc32_crit_edge

for.cond25.preheader.for.inc32_crit_edge:         ; preds = %for.cond25.preheader
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc32

for.cond25.preheader.for.body27_crit_edge:        ; preds = %for.cond25.preheader
  br label %for.body27

for.body27:                                       ; preds = %for.body27.for.body27_crit_edge, %for.cond25.preheader.for.body27_crit_edge
  %j.061 = phi i32 [ %inc, %for.body27.for.body27_crit_edge ], [ 0, %for.cond25.preheader.for.body27_crit_edge ]
  %arrayidx28 = getelementptr i32, ptr %offsets, i32 %j.061
  %20 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx28, align 4
  %add.ptr29 = getelementptr i8, ptr %call.i.i, i32 %21
  %22 = ptrtoint ptr %add.ptr29 to i32
  call void @__asan_load8_noabort(i32 %22)
  %23 = load i64, ptr %add.ptr29, align 8
  %arrayidx31 = getelementptr i64, ptr %values, i32 %j.061
  %24 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load8_noabort(i32 %24)
  %25 = load i64, ptr %arrayidx31, align 8
  %add = add i64 %25, %23
  store i64 %add, ptr %arrayidx31, align 8
  %inc = add nuw nsw i32 %j.061, 1
  %exitcond.not = icmp eq i32 %inc, %num_counters
  br i1 %exitcond.not, label %for.body27.for.inc32_crit_edge, label %for.body27.for.body27_crit_edge

for.body27.for.body27_crit_edge:                  ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.body27

for.body27.for.inc32_crit_edge:                   ; preds = %for.body27
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc32

cleanup:                                          ; preds = %for.body.1.cleanup_crit_edge, %if.end12.cleanup_crit_edge
  %call21.lcssa = phi i32 [ %call21, %if.end12.cleanup_crit_edge ], [ %call21.1, %for.body.1.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in) #10
  br label %free

for.inc32:                                        ; preds = %for.body27.for.inc32_crit_edge, %for.cond25.preheader.for.inc32_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in) #10
  br i1 %exitcond65.not, label %for.inc32.free_crit_edge, label %for.body.1

for.inc32.free_crit_edge:                         ; preds = %for.inc32
  call void @__sanitizer_cov_trace_pc() #12
  br label %free

for.body.1:                                       ; preds = %for.inc32
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in) #10
  %26 = call ptr @memset(ptr %15, i32 0, i32 12)
  %27 = ptrtoint ptr %in to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 136708096, ptr %in, align 4
  %arrayidx19.1 = getelementptr inbounds [2 x ptr], ptr %mdev, i32 0, i32 1
  %28 = ptrtoint ptr %arrayidx19.1 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx19.1, align 4
  %call21.1 = call i32 @mlx5_cmd_exec(ptr noundef %29, ptr noundef nonnull %in, i32 noundef 16, ptr noundef nonnull %call.i.i, i32 noundef 272) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21.1)
  %tobool22.not.1 = icmp eq i32 %call21.1, 0
  br i1 %tobool22.not.1, label %for.cond25.preheader.1, label %for.body.1.cleanup_crit_edge

for.body.1.cleanup_crit_edge:                     ; preds = %for.body.1
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

for.cond25.preheader.1:                           ; preds = %for.body.1
  br i1 %cmp2660, label %for.cond25.preheader.1.for.body27.1_crit_edge, label %for.cond25.preheader.1.for.inc32.1_crit_edge

for.cond25.preheader.1.for.inc32.1_crit_edge:     ; preds = %for.cond25.preheader.1
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc32.1

for.cond25.preheader.1.for.body27.1_crit_edge:    ; preds = %for.cond25.preheader.1
  br label %for.body27.1

for.body27.1:                                     ; preds = %for.body27.1.for.body27.1_crit_edge, %for.cond25.preheader.1.for.body27.1_crit_edge
  %j.061.1 = phi i32 [ %inc.1, %for.body27.1.for.body27.1_crit_edge ], [ 0, %for.cond25.preheader.1.for.body27.1_crit_edge ]
  %arrayidx28.1 = getelementptr i32, ptr %offsets, i32 %j.061.1
  %30 = ptrtoint ptr %arrayidx28.1 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx28.1, align 4
  %add.ptr29.1 = getelementptr i8, ptr %call.i.i, i32 %31
  %32 = ptrtoint ptr %add.ptr29.1 to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %add.ptr29.1, align 8
  %arrayidx31.1 = getelementptr i64, ptr %values, i32 %j.061.1
  %34 = ptrtoint ptr %arrayidx31.1 to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %arrayidx31.1, align 8
  %add.1 = add i64 %35, %33
  store i64 %add.1, ptr %arrayidx31.1, align 8
  %inc.1 = add nuw nsw i32 %j.061.1, 1
  %exitcond.not.1 = icmp eq i32 %inc.1, %num_counters
  br i1 %exitcond.not.1, label %for.body27.1.for.inc32.1_crit_edge, label %for.body27.1.for.body27.1_crit_edge

for.body27.1.for.body27.1_crit_edge:              ; preds = %for.body27.1
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.body27.1

for.body27.1.for.inc32.1_crit_edge:               ; preds = %for.body27.1
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc32.1

for.inc32.1:                                      ; preds = %for.body27.1.for.inc32.1_crit_edge, %for.cond25.preheader.1.for.inc32.1_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in) #10
  br label %free

free:                                             ; preds = %for.inc32.1, %for.inc32.free_crit_edge, %cleanup
  %call2164 = phi i32 [ %call21.lcssa, %cleanup ], [ 0, %for.inc32.1 ], [ 0, %for.inc32.free_crit_edge ]
  call void @kvfree(ptr noundef nonnull %call.i.i) #10
  br label %cleanup35

cleanup35:                                        ; preds = %free, %entry.cleanup35_crit_edge
  %retval.0 = phi i32 [ %call2164, %free ], [ -12, %entry.cleanup35_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %mdev) #10
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @kvfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_lag_port_sel_modify(ptr noundef, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_eswitch_offloads_config_single_fdb(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @refcount_warn_saturate(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.prefetch.p0(ptr nocapture readonly, i32 immarg, i32 immarg, i32) #6

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @unregister_netdevice_notifier_net(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_lag_mp_cleanup(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work_sync(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @destroy_workqueue(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @mlx5_get_next_phys_dev(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @alloc_workqueue(ptr noundef, i32 noundef, i32 noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__init_work(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @mlx5_do_bond_work(ptr noundef %work) #0 align 64 {
entry:
  %tracker.i = alloca %struct.lag_tracker, align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %add.ptr = getelementptr i8, ptr %work, i32 -48
  %pf = getelementptr i8, ptr %work, i32 -32
  %0 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pf, align 4
  %arrayidx2 = getelementptr i8, ptr %work, i32 -24
  %2 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx2, align 4
  %call4 = tail call i32 @mlx5_dev_list_trylock() #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool.not = icmp eq i32 %call4, 0
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  %wq.i = getelementptr i8, ptr %work, i32 -4
  %4 = ptrtoint ptr %wq.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %wq.i, align 4
  %call.i.i = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %5, ptr noundef %work, i32 noundef 100) #10
  br label %cleanup

if.end:                                           ; preds = %entry
  %mode_changes_in_progress = getelementptr i8, ptr %work, i32 -44
  %6 = ptrtoint ptr %mode_changes_in_progress to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mode_changes_in_progress, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool5.not = icmp eq i32 %7, 0
  br i1 %tobool5.not, label %if.end7, label %if.then6

if.then6:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @mlx5_dev_list_unlock() #10
  %wq.i19 = getelementptr i8, ptr %work, i32 -4
  %8 = ptrtoint ptr %wq.i19 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %wq.i19, align 4
  %call.i.i21 = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %9, ptr noundef %work, i32 noundef 100) #10
  br label %cleanup

if.end7:                                          ; preds = %if.end
  %tobool.not.i = icmp eq ptr %1, null
  br i1 %tobool.not.i, label %if.end7.if.end.i_crit_edge, label %if.then.i

if.end7.if.end.i_crit_edge:                       ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i

if.then.i:                                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %1, i32 0, i32 17, i32 28
  %10 = ptrtoint ptr %eswitch.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %eswitch.i, align 4
  tail call void @mlx5_esw_lock(ptr noundef %11) #10
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %if.end7.if.end.i_crit_edge
  %tobool1.not.i = icmp eq ptr %3, null
  br i1 %tobool1.not.i, label %if.end.i.mlx5_lag_lock_eswitches.exit_crit_edge, label %if.then2.i

if.end.i.mlx5_lag_lock_eswitches.exit_crit_edge:  ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_lock_eswitches.exit

if.then2.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch4.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %3, i32 0, i32 17, i32 28
  %12 = ptrtoint ptr %eswitch4.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %eswitch4.i, align 4
  tail call void @mlx5_esw_lock(ptr noundef %13) #10
  br label %mlx5_lag_lock_eswitches.exit

mlx5_lag_lock_eswitches.exit:                     ; preds = %if.then2.i, %if.end.i.mlx5_lag_lock_eswitches.exit_crit_edge
  %14 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %pf, align 4
  %16 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx2, align 4
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %tracker.i) #10
  %18 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %add.ptr, align 4
  %20 = and i8 %19, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool.i.not.i = icmp eq i8 %20, 0
  br i1 %tobool.i.not.i, label %mlx5_lag_lock_eswitches.exit.land.lhs.true92.critedge.i_crit_edge, label %if.else.i

mlx5_lag_lock_eswitches.exit.land.lhs.true92.critedge.i_crit_edge: ; preds = %mlx5_lag_lock_eswitches.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.lhs.true92.critedge.i

if.else.i:                                        ; preds = %mlx5_lag_lock_eswitches.exit
  %call4.i = tail call zeroext i1 @mlx5_lag_is_multipath(ptr noundef %15) #10
  br i1 %call4.i, label %if.else.i.mlx5_do_bond.exit_crit_edge, label %if.end.i23

if.else.i.mlx5_do_bond.exit_crit_edge:            ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.end.i23:                                       ; preds = %if.else.i
  %tracker6.i = getelementptr i8, ptr %work, i32 -16
  %21 = call ptr @memcpy(ptr %tracker.i, ptr %tracker6.i, i32 12)
  %is_bonded.i = getelementptr inbounds %struct.lag_tracker, ptr %tracker.i, i32 0, i32 2
  %22 = ptrtoint ptr %is_bonded.i to i32
  call void @__asan_load1_noabort(i32 %22)
  %bf.load.i = load i8, ptr %is_bonded.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load.i)
  %tobool.not.i22 = icmp sgt i8 %bf.load.i, -1
  br i1 %tobool.not.i22, label %if.end.i23.land.lhs.true92.critedge.i_crit_edge, label %land.rhs.i

if.end.i23.land.lhs.true92.critedge.i_crit_edge:  ; preds = %if.end.i23
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.lhs.true92.critedge.i

land.rhs.i:                                       ; preds = %if.end.i23
  %23 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %pf, align 4
  %tobool.not.i.i = icmp eq ptr %24, null
  br i1 %tobool.not.i.i, label %land.rhs.i.land.lhs.true92.critedge.i_crit_edge, label %lor.lhs.false.i.i

land.rhs.i.land.lhs.true92.critedge.i_crit_edge:  ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.lhs.true92.critedge.i

lor.lhs.false.i.i:                                ; preds = %land.rhs.i
  %25 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %arrayidx2, align 4
  %tobool4.not.i.i = icmp eq ptr %26, null
  br i1 %tobool4.not.i.i, label %lor.lhs.false.i.i.land.lhs.true92.critedge.i_crit_edge, label %mlx5_lag_check_prereq.exit.i

lor.lhs.false.i.i.land.lhs.true92.critedge.i_crit_edge: ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.lhs.true92.critedge.i

mlx5_lag_check_prereq.exit.i:                     ; preds = %lor.lhs.false.i.i
  %call.i.i24 = tail call zeroext i1 @mlx5_esw_lag_prereq(ptr noundef nonnull %24, ptr noundef nonnull %26) #10
  br i1 %call.i.i24, label %land.lhs.true.i, label %mlx5_lag_check_prereq.exit.i.land.lhs.true92.critedge.i_crit_edge

mlx5_lag_check_prereq.exit.i.land.lhs.true92.critedge.i_crit_edge: ; preds = %mlx5_lag_check_prereq.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.lhs.true92.critedge.i

land.lhs.true.i:                                  ; preds = %mlx5_lag_check_prereq.exit.i
  %27 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %add.ptr, align 4
  %29 = and i8 %28, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool.i153.not.i = icmp eq i8 %29, 0
  br i1 %tobool.i153.not.i, label %if.then11.i, label %if.then89.i

if.then11.i:                                      ; preds = %land.lhs.true.i
  %30 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %pf, align 4
  %32 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %arrayidx2, align 4
  %call.i.i.i = tail call zeroext i8 @mlx5_eswitch_mode(ptr noundef %31) #10
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %call.i.i.i)
  %cmp.i.i.i = icmp eq i8 %call.i.i.i, 2
  br i1 %cmp.i.i.i, label %land.lhs.true.i.i, label %if.then11.i.if.end.i157.i_crit_edge

if.then11.i.if.end.i157.i_crit_edge:              ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true.i.i:                                ; preds = %if.then11.i
  %call.i44.i.i = tail call zeroext i8 @mlx5_eswitch_mode(ptr noundef %33) #10
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %call.i44.i.i)
  %cmp.i45.i.i = icmp eq i8 %call.i44.i.i, 2
  br i1 %cmp.i45.i.i, label %land.lhs.true5.i.i, label %land.lhs.true.i.i.if.end.i157.i_crit_edge

land.lhs.true.i.i.if.end.i157.i_crit_edge:        ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true5.i.i:                               ; preds = %land.lhs.true.i.i
  %eswitch.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %31, i32 0, i32 17, i32 28
  %34 = ptrtoint ptr %eswitch.i.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %eswitch.i.i, align 4
  %call6.i.i = tail call zeroext i1 @mlx5_eswitch_vport_match_metadata_enabled(ptr noundef %35) #10
  br i1 %call6.i.i, label %land.lhs.true7.i.i, label %land.lhs.true5.i.i.if.end.i157.i_crit_edge

land.lhs.true5.i.i.if.end.i157.i_crit_edge:       ; preds = %land.lhs.true5.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true7.i.i:                               ; preds = %land.lhs.true5.i.i
  %eswitch9.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %33, i32 0, i32 17, i32 28
  %36 = ptrtoint ptr %eswitch9.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %eswitch9.i.i, align 4
  %call10.i.i = tail call zeroext i1 @mlx5_eswitch_vport_match_metadata_enabled(ptr noundef %37) #10
  br i1 %call10.i.i, label %land.lhs.true11.i.i, label %land.lhs.true7.i.i.if.end.i157.i_crit_edge

land.lhs.true7.i.i.if.end.i157.i_crit_edge:       ; preds = %land.lhs.true7.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true11.i.i:                              ; preds = %land.lhs.true7.i.i
  %devcom.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %31, i32 0, i32 17, i32 32
  %38 = ptrtoint ptr %devcom.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %devcom.i.i, align 4
  %call13.i.i = tail call zeroext i1 @mlx5_devcom_is_paired(ptr noundef %39, i32 noundef 0) #10
  br i1 %call13.i.i, label %land.lhs.true14.i.i, label %land.lhs.true11.i.i.if.end.i157.i_crit_edge

land.lhs.true11.i.i.if.end.i157.i_crit_edge:      ; preds = %land.lhs.true11.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true14.i.i:                              ; preds = %land.lhs.true11.i.i
  %caps.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %33, i32 0, i32 8
  %40 = ptrtoint ptr %caps.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %caps.i.i, align 8
  %add.ptr.i.i = getelementptr i32, ptr %41, i32 19
  %42 = ptrtoint ptr %add.ptr.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %add.ptr.i.i, align 4
  %44 = and i32 %43, 64
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %44)
  %tobool.not.i156.i = icmp eq i32 %44, 0
  br i1 %tobool.not.i156.i, label %land.lhs.true14.i.i.if.end.i157.i_crit_edge, label %land.lhs.true16.i.i

land.lhs.true14.i.i.if.end.i157.i_crit_edge:      ; preds = %land.lhs.true14.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true16.i.i:                              ; preds = %land.lhs.true14.i.i
  %arrayidx19.i.i = getelementptr %struct.mlx5_core_dev, ptr %33, i32 0, i32 8, i32 0, i32 9
  %45 = ptrtoint ptr %arrayidx19.i.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %arrayidx19.i.i, align 4
  %47 = ptrtoint ptr %46 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %46, align 4
  %49 = and i32 %48, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %49)
  %tobool25.not.i.i = icmp eq i32 %49, 0
  br i1 %tobool25.not.i.i, label %land.lhs.true16.i.i.if.end.i157.i_crit_edge, label %land.lhs.true26.i.i

land.lhs.true16.i.i.if.end.i157.i_crit_edge:      ; preds = %land.lhs.true16.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

land.lhs.true26.i.i:                              ; preds = %land.lhs.true16.i.i
  %arrayidx29.i.i = getelementptr %struct.mlx5_core_dev, ptr %31, i32 0, i32 8, i32 0, i32 9
  %50 = ptrtoint ptr %arrayidx29.i.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx29.i.i, align 4
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %51, align 4
  %54 = and i32 %53, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %54)
  %tobool35.not.i.i = icmp eq i32 %54, 0
  br i1 %tobool35.not.i.i, label %land.lhs.true26.i.i.if.end.i157.i_crit_edge, label %land.lhs.true26.i.i.mlx5_shared_fdb_supported.exit.i_crit_edge

land.lhs.true26.i.i.mlx5_shared_fdb_supported.exit.i_crit_edge: ; preds = %land.lhs.true26.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_shared_fdb_supported.exit.i

land.lhs.true26.i.i.if.end.i157.i_crit_edge:      ; preds = %land.lhs.true26.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i157.i

if.end.i157.i:                                    ; preds = %land.lhs.true26.i.i.if.end.i157.i_crit_edge, %land.lhs.true16.i.i.if.end.i157.i_crit_edge, %land.lhs.true14.i.i.if.end.i157.i_crit_edge, %land.lhs.true11.i.i.if.end.i157.i_crit_edge, %land.lhs.true7.i.i.if.end.i157.i_crit_edge, %land.lhs.true5.i.i.if.end.i157.i_crit_edge, %land.lhs.true.i.i.if.end.i157.i_crit_edge, %if.then11.i.if.end.i157.i_crit_edge
  br label %mlx5_shared_fdb_supported.exit.i

mlx5_shared_fdb_supported.exit.i:                 ; preds = %if.end.i157.i, %land.lhs.true26.i.i.mlx5_shared_fdb_supported.exit.i_crit_edge
  %retval.0.i158.i = phi i1 [ false, %if.end.i157.i ], [ true, %land.lhs.true26.i.i.mlx5_shared_fdb_supported.exit.i_crit_edge ]
  %pdev.i.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %15, i32 0, i32 2
  %55 = ptrtoint ptr %pdev.i.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %pdev.i.i, align 8
  %call.i159.i = tail call i32 @pci_num_vf(ptr noundef %56) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i159.i)
  %tobool.i160.not.i = icmp eq i32 %call.i159.i, 0
  br i1 %tobool.i160.not.i, label %land.rhs15.i, label %mlx5_shared_fdb_supported.exit.i.land.end26.i_crit_edge

mlx5_shared_fdb_supported.exit.i.land.end26.i_crit_edge: ; preds = %mlx5_shared_fdb_supported.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end26.i

land.rhs15.i:                                     ; preds = %mlx5_shared_fdb_supported.exit.i
  %pdev.i161.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %17, i32 0, i32 2
  %57 = ptrtoint ptr %pdev.i161.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %pdev.i161.i, align 8
  %call.i162.i = tail call i32 @pci_num_vf(ptr noundef %58) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i162.i)
  %tobool.i163.not.i = icmp eq i32 %call.i162.i, 0
  br i1 %tobool.i163.not.i, label %land.lhs.true20.i, label %land.rhs15.i.land.end26.i_crit_edge

land.rhs15.i.land.end26.i_crit_edge:              ; preds = %land.rhs15.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end26.i

land.lhs.true20.i:                                ; preds = %land.rhs15.i
  %eswitch.i25 = getelementptr inbounds %struct.mlx5_core_dev, ptr %15, i32 0, i32 17, i32 28
  %59 = ptrtoint ptr %eswitch.i25 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %eswitch.i25, align 4
  %mode.i = getelementptr inbounds %struct.mlx5_eswitch, ptr %60, i32 0, i32 16
  %61 = ptrtoint ptr %mode.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %mode.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %62)
  %cmp.i = icmp eq i32 %62, 0
  br i1 %cmp.i, label %land.rhs21.i, label %land.lhs.true20.i.land.end26.i_crit_edge

land.lhs.true20.i.land.end26.i_crit_edge:         ; preds = %land.lhs.true20.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %land.end26.i

land.rhs21.i:                                     ; preds = %land.lhs.true20.i
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch23.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %17, i32 0, i32 17, i32 28
  %63 = ptrtoint ptr %eswitch23.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %eswitch23.i, align 4
  %mode24.i = getelementptr inbounds %struct.mlx5_eswitch, ptr %64, i32 0, i32 16
  %65 = ptrtoint ptr %mode24.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %mode24.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %66)
  %cmp25.i = icmp eq i32 %66, 0
  br label %land.end26.i

land.end26.i:                                     ; preds = %land.rhs21.i, %land.lhs.true20.i.land.end26.i_crit_edge, %land.rhs15.i.land.end26.i_crit_edge, %mlx5_shared_fdb_supported.exit.i.land.end26.i_crit_edge
  %67 = phi i1 [ false, %land.lhs.true20.i.land.end26.i_crit_edge ], [ false, %land.rhs15.i.land.end26.i_crit_edge ], [ %cmp25.i, %land.rhs21.i ], [ false, %mlx5_shared_fdb_supported.exit.i.land.end26.i_crit_edge ]
  %brmerge.i = select i1 %retval.0.i158.i, i1 true, i1 %67
  br i1 %brmerge.i, label %if.end31.i, label %if.end31.thread.i

if.end31.i:                                       ; preds = %land.end26.i
  %68 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %pf, align 4
  %tobool.not.i58 = icmp eq ptr %69, null
  br i1 %tobool.not.i58, label %if.end31.i.for.inc.i68_crit_edge, label %if.end.i62

if.end31.i.for.inc.i68_crit_edge:                 ; preds = %if.end31.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i68

if.end.i62:                                       ; preds = %if.end31.i
  %flags.i59 = getelementptr inbounds %struct.mlx5_core_dev, ptr %69, i32 0, i32 17, i32 31
  %70 = ptrtoint ptr %flags.i59 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %flags.i59, align 8
  %and.i60 = and i32 %71, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i60)
  %tobool4.not.i61 = icmp eq i32 %and.i60, 0
  br i1 %tobool4.not.i61, label %if.end6.i65, label %if.end.i62.for.inc.i68_crit_edge

if.end.i62.for.inc.i68_crit_edge:                 ; preds = %if.end.i62
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i68

if.end6.i65:                                      ; preds = %if.end.i62
  call void @__sanitizer_cov_trace_pc() #12
  %or.i63 = or i32 %71, 1
  %72 = ptrtoint ptr %flags.i59 to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %or.i63, ptr %flags.i59, align 8
  %73 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %pf, align 4
  %call.i64 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %74) #10
  br label %for.inc.i68

for.inc.i68:                                      ; preds = %if.end6.i65, %if.end.i62.for.inc.i68_crit_edge, %if.end31.i.for.inc.i68_crit_edge
  %75 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %arrayidx2, align 4
  %tobool.not.1.i67 = icmp eq ptr %76, null
  br i1 %tobool.not.1.i67, label %for.inc.i68.mlx5_lag_remove_devices.exit_crit_edge, label %if.end.1.i72

for.inc.i68.mlx5_lag_remove_devices.exit_crit_edge: ; preds = %for.inc.i68
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_remove_devices.exit

if.end.1.i72:                                     ; preds = %for.inc.i68
  %flags.1.i69 = getelementptr inbounds %struct.mlx5_core_dev, ptr %76, i32 0, i32 17, i32 31
  %77 = ptrtoint ptr %flags.1.i69 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %flags.1.i69, align 8
  %and.1.i70 = and i32 %78, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i70)
  %tobool4.not.1.i71 = icmp eq i32 %and.1.i70, 0
  br i1 %tobool4.not.1.i71, label %if.end6.1.i74, label %if.end.1.i72.mlx5_lag_remove_devices.exit_crit_edge

if.end.1.i72.mlx5_lag_remove_devices.exit_crit_edge: ; preds = %if.end.1.i72
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_remove_devices.exit

if.end6.1.i74:                                    ; preds = %if.end.1.i72
  call void @__sanitizer_cov_trace_pc() #12
  %or.1.i = or i32 %78, 1
  %79 = ptrtoint ptr %flags.1.i69 to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 %or.1.i, ptr %flags.1.i69, align 8
  %80 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx2, align 4
  %call.1.i73 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %81) #10
  br label %mlx5_lag_remove_devices.exit

mlx5_lag_remove_devices.exit:                     ; preds = %if.end6.1.i74, %if.end.1.i72.mlx5_lag_remove_devices.exit_crit_edge, %for.inc.i68.mlx5_lag_remove_devices.exit_crit_edge
  %conv.i = select i1 %67, i8 1, i8 2
  %call34.i = call i32 @mlx5_activate_lag(ptr noundef %add.ptr, ptr noundef nonnull %tracker.i, i8 noundef zeroext %conv.i, i1 noundef zeroext %retval.0.i158.i) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.i)
  %tobool35.not.i = icmp eq i32 %call34.i, 0
  br i1 %tobool35.not.i, label %mlx5_lag_remove_devices.exit.if.else44.i_crit_edge, label %if.then42.i

mlx5_lag_remove_devices.exit.if.else44.i_crit_edge: ; preds = %mlx5_lag_remove_devices.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.else44.i

if.end31.thread.i:                                ; preds = %land.end26.i
  %call34168.i = call i32 @mlx5_activate_lag(ptr noundef %add.ptr, ptr noundef nonnull %tracker.i, i8 noundef zeroext 2, i1 noundef zeroext false) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34168.i)
  %tobool35.not169.i = icmp eq i32 %call34168.i, 0
  br i1 %tobool35.not169.i, label %if.end31.thread.i.if.else44.i_crit_edge, label %if.end31.thread.i.mlx5_do_bond.exit_crit_edge

if.end31.thread.i.mlx5_do_bond.exit_crit_edge:    ; preds = %if.end31.thread.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.end31.thread.i.if.else44.i_crit_edge:          ; preds = %if.end31.thread.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.else44.i

if.then42.i:                                      ; preds = %mlx5_lag_remove_devices.exit
  %82 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %pf, align 4
  %tobool.not.i38 = icmp eq ptr %83, null
  br i1 %tobool.not.i38, label %if.then42.i.for.inc.i48_crit_edge, label %if.end.i42

if.then42.i.for.inc.i48_crit_edge:                ; preds = %if.then42.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i48

if.end.i42:                                       ; preds = %if.then42.i
  %flags.i39 = getelementptr inbounds %struct.mlx5_core_dev, ptr %83, i32 0, i32 17, i32 31
  %84 = ptrtoint ptr %flags.i39 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %flags.i39, align 8
  %and.i40 = and i32 %85, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i40)
  %tobool4.not.i41 = icmp eq i32 %and.i40, 0
  br i1 %tobool4.not.i41, label %if.end6.i45, label %if.end.i42.for.inc.i48_crit_edge

if.end.i42.for.inc.i48_crit_edge:                 ; preds = %if.end.i42
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i48

if.end6.i45:                                      ; preds = %if.end.i42
  call void @__sanitizer_cov_trace_pc() #12
  %and12.i43 = and i32 %85, -2
  %86 = ptrtoint ptr %flags.i39 to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %and12.i43, ptr %flags.i39, align 8
  %87 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %pf, align 4
  %call.i44 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %88) #10
  br label %for.inc.i48

for.inc.i48:                                      ; preds = %if.end6.i45, %if.end.i42.for.inc.i48_crit_edge, %if.then42.i.for.inc.i48_crit_edge
  %89 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %arrayidx2, align 4
  %tobool.not.1.i47 = icmp eq ptr %90, null
  br i1 %tobool.not.1.i47, label %for.inc.i48.mlx5_do_bond.exit_crit_edge, label %if.end.1.i52

for.inc.i48.mlx5_do_bond.exit_crit_edge:          ; preds = %for.inc.i48
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.end.1.i52:                                     ; preds = %for.inc.i48
  %flags.1.i49 = getelementptr inbounds %struct.mlx5_core_dev, ptr %90, i32 0, i32 17, i32 31
  %91 = ptrtoint ptr %flags.1.i49 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %flags.1.i49, align 8
  %and.1.i50 = and i32 %92, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i50)
  %tobool4.not.1.i51 = icmp eq i32 %and.1.i50, 0
  br i1 %tobool4.not.1.i51, label %if.end6.1.i55, label %if.end.1.i52.mlx5_do_bond.exit_crit_edge

if.end.1.i52.mlx5_do_bond.exit_crit_edge:         ; preds = %if.end.1.i52
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.end6.1.i55:                                    ; preds = %if.end.1.i52
  call void @__sanitizer_cov_trace_pc() #12
  %and12.1.i53 = and i32 %92, -2
  %93 = ptrtoint ptr %flags.1.i49 to i32
  call void @__asan_store4_noabort(i32 %93)
  store i32 %and12.1.i53, ptr %flags.1.i49, align 8
  %94 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx2, align 4
  %call.1.i54 = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %95) #10
  br label %mlx5_do_bond.exit

if.else44.i:                                      ; preds = %if.end31.thread.i.if.else44.i_crit_edge, %mlx5_lag_remove_devices.exit.if.else44.i_crit_edge
  br i1 %67, label %if.then46.i, label %if.else50.i

if.then46.i:                                      ; preds = %if.else44.i
  call void @__sanitizer_cov_trace_pc() #12
  %flags.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %15, i32 0, i32 17, i32 31
  %96 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %flags.i, align 8
  %and.i = and i32 %97, -2
  store i32 %and.i, ptr %flags.i, align 8
  %call48.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %15) #10
  %call49.i = tail call i32 @mlx5_nic_vport_enable_roce(ptr noundef %17) #10
  br label %mlx5_do_bond.exit

if.else50.i:                                      ; preds = %if.else44.i
  br i1 %retval.0.i158.i, label %if.then52.i, label %if.else50.i.mlx5_do_bond.exit_crit_edge

if.else50.i.mlx5_do_bond.exit_crit_edge:          ; preds = %if.else50.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.then52.i:                                      ; preds = %if.else50.i
  %flags54.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %15, i32 0, i32 17, i32 31
  %98 = ptrtoint ptr %flags54.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %flags54.i, align 8
  %and55.i = and i32 %99, -2
  store i32 %and55.i, ptr %flags54.i, align 8
  %call56.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %15) #10
  %eswitch58.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %15, i32 0, i32 17, i32 28
  %100 = ptrtoint ptr %eswitch58.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %eswitch58.i, align 4
  %call59.i = tail call i32 @mlx5_eswitch_reload_reps(ptr noundef %101) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call59.i)
  %tobool60.not.i = icmp eq i32 %call59.i, 0
  br i1 %tobool60.not.i, label %if.end65.i, label %if.then52.i.if.then67.i_crit_edge

if.then52.i.if.then67.i_crit_edge:                ; preds = %if.then52.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then67.i

if.end65.i:                                       ; preds = %if.then52.i
  %eswitch63.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %17, i32 0, i32 17, i32 28
  %102 = ptrtoint ptr %eswitch63.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %eswitch63.i, align 4
  %call64.i = tail call i32 @mlx5_eswitch_reload_reps(ptr noundef %103) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call64.i)
  %tobool66.not.i = icmp eq i32 %call64.i, 0
  br i1 %tobool66.not.i, label %if.end65.i.mlx5_do_bond.exit_crit_edge, label %if.end65.i.if.then67.i_crit_edge

if.end65.i.if.then67.i_crit_edge:                 ; preds = %if.end65.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then67.i

if.end65.i.mlx5_do_bond.exit_crit_edge:           ; preds = %if.end65.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.then67.i:                                      ; preds = %if.end65.i.if.then67.i_crit_edge, %if.then52.i.if.then67.i_crit_edge
  %104 = ptrtoint ptr %flags54.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %flags54.i, align 8
  %or.i = or i32 %105, 1
  store i32 %or.i, ptr %flags54.i, align 8
  %call70.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %15) #10
  %call71.i = tail call fastcc i32 @mlx5_deactivate_lag(ptr noundef %add.ptr) #10
  %106 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %pf, align 4
  %tobool.not.i33 = icmp eq ptr %107, null
  br i1 %tobool.not.i33, label %if.then67.i.for.inc.i_crit_edge, label %if.end.i36

if.then67.i.for.inc.i_crit_edge:                  ; preds = %if.then67.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i

if.end.i36:                                       ; preds = %if.then67.i
  %flags.i34 = getelementptr inbounds %struct.mlx5_core_dev, ptr %107, i32 0, i32 17, i32 31
  %108 = ptrtoint ptr %flags.i34 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %flags.i34, align 8
  %and.i35 = and i32 %109, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i35)
  %tobool4.not.i = icmp eq i32 %and.i35, 0
  br i1 %tobool4.not.i, label %if.end6.i, label %if.end.i36.for.inc.i_crit_edge

if.end.i36.for.inc.i_crit_edge:                   ; preds = %if.end.i36
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i

if.end6.i:                                        ; preds = %if.end.i36
  call void @__sanitizer_cov_trace_pc() #12
  %and12.i = and i32 %109, -2
  %110 = ptrtoint ptr %flags.i34 to i32
  call void @__asan_store4_noabort(i32 %110)
  store i32 %and12.i, ptr %flags.i34, align 8
  %111 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %pf, align 4
  %call.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %112) #10
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.end6.i, %if.end.i36.for.inc.i_crit_edge, %if.then67.i.for.inc.i_crit_edge
  %113 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %arrayidx2, align 4
  %tobool.not.1.i = icmp eq ptr %114, null
  br i1 %tobool.not.1.i, label %for.inc.i.mlx5_lag_add_devices.exit_crit_edge, label %if.end.1.i

for.inc.i.mlx5_lag_add_devices.exit_crit_edge:    ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_add_devices.exit

if.end.1.i:                                       ; preds = %for.inc.i
  %flags.1.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %114, i32 0, i32 17, i32 31
  %115 = ptrtoint ptr %flags.1.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %flags.1.i, align 8
  %and.1.i = and i32 %116, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.1.i)
  %tobool4.not.1.i = icmp eq i32 %and.1.i, 0
  br i1 %tobool4.not.1.i, label %if.end6.1.i, label %if.end.1.i.mlx5_lag_add_devices.exit_crit_edge

if.end.1.i.mlx5_lag_add_devices.exit_crit_edge:   ; preds = %if.end.1.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_add_devices.exit

if.end6.1.i:                                      ; preds = %if.end.1.i
  call void @__sanitizer_cov_trace_pc() #12
  %and12.1.i = and i32 %116, -2
  %117 = ptrtoint ptr %flags.1.i to i32
  call void @__asan_store4_noabort(i32 %117)
  store i32 %and12.1.i, ptr %flags.1.i, align 8
  %118 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %arrayidx2, align 4
  %call.1.i = tail call i32 @mlx5_rescan_drivers_locked(ptr noundef %119) #10
  br label %mlx5_lag_add_devices.exit

mlx5_lag_add_devices.exit:                        ; preds = %if.end6.1.i, %if.end.1.i.mlx5_lag_add_devices.exit_crit_edge, %for.inc.i.mlx5_lag_add_devices.exit_crit_edge
  %120 = ptrtoint ptr %eswitch58.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %eswitch58.i, align 4
  %call74.i = tail call i32 @mlx5_eswitch_reload_reps(ptr noundef %121) #10
  %eswitch76.i = getelementptr inbounds %struct.mlx5_core_dev, ptr %17, i32 0, i32 17, i32 28
  %122 = ptrtoint ptr %eswitch76.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %eswitch76.i, align 4
  %call77.i = tail call i32 @mlx5_eswitch_reload_reps(ptr noundef %123) #10
  %124 = ptrtoint ptr %15 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %15, align 8
  %126 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i = and i32 %126, -16384
  %127 = inttoptr i32 %and.i.i to ptr
  %task.i = getelementptr inbounds %struct.thread_info, ptr %127, i32 0, i32 2
  %128 = ptrtoint ptr %task.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %task.i, align 8
  %pid.i = getelementptr inbounds %struct.task_struct, ptr %129, i32 0, i32 68
  %130 = ptrtoint ptr %pid.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %pid.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %125, ptr noundef nonnull @.str.45, ptr noundef nonnull @.str.46, i32 noundef 547, i32 noundef %131) #13
  br label %mlx5_do_bond.exit

if.then89.i:                                      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #12
  call void @mlx5_modify_lag(ptr noundef %add.ptr, ptr noundef nonnull %tracker.i) #10
  br label %mlx5_do_bond.exit

land.lhs.true92.critedge.i:                       ; preds = %mlx5_lag_check_prereq.exit.i.land.lhs.true92.critedge.i_crit_edge, %lor.lhs.false.i.i.land.lhs.true92.critedge.i_crit_edge, %land.rhs.i.land.lhs.true92.critedge.i_crit_edge, %if.end.i23.land.lhs.true92.critedge.i_crit_edge, %mlx5_lag_lock_eswitches.exit.land.lhs.true92.critedge.i_crit_edge
  %132 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load1_noabort(i32 %132)
  %133 = load i8, ptr %add.ptr, align 4
  %134 = and i8 %133, 23
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %134)
  %tobool.i165.not.i = icmp eq i8 %134, 0
  br i1 %tobool.i165.not.i, label %land.lhs.true92.critedge.i.mlx5_do_bond.exit_crit_edge, label %if.then95.i

land.lhs.true92.critedge.i.mlx5_do_bond.exit_crit_edge: ; preds = %land.lhs.true92.critedge.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_do_bond.exit

if.then95.i:                                      ; preds = %land.lhs.true92.critedge.i
  call void @__sanitizer_cov_trace_pc() #12
  tail call fastcc void @mlx5_disable_lag(ptr noundef %add.ptr) #10
  br label %mlx5_do_bond.exit

mlx5_do_bond.exit:                                ; preds = %if.then95.i, %land.lhs.true92.critedge.i.mlx5_do_bond.exit_crit_edge, %if.then89.i, %mlx5_lag_add_devices.exit, %if.end65.i.mlx5_do_bond.exit_crit_edge, %if.else50.i.mlx5_do_bond.exit_crit_edge, %if.then46.i, %if.end6.1.i55, %if.end.1.i52.mlx5_do_bond.exit_crit_edge, %for.inc.i48.mlx5_do_bond.exit_crit_edge, %if.end31.thread.i.mlx5_do_bond.exit_crit_edge, %if.else.i.mlx5_do_bond.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %tracker.i) #10
  br i1 %tobool1.not.i, label %mlx5_do_bond.exit.if.end.i30_crit_edge, label %if.then.i28

mlx5_do_bond.exit.if.end.i30_crit_edge:           ; preds = %mlx5_do_bond.exit
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i30

if.then.i28:                                      ; preds = %mlx5_do_bond.exit
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch.i27 = getelementptr inbounds %struct.mlx5_core_dev, ptr %3, i32 0, i32 17, i32 28
  %135 = ptrtoint ptr %eswitch.i27 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %eswitch.i27, align 4
  tail call void @mlx5_esw_unlock(ptr noundef %136) #10
  br label %if.end.i30

if.end.i30:                                       ; preds = %if.then.i28, %mlx5_do_bond.exit.if.end.i30_crit_edge
  br i1 %tobool.not.i, label %if.end.i30.mlx5_lag_unlock_eswitches.exit_crit_edge, label %if.then2.i32

if.end.i30.mlx5_lag_unlock_eswitches.exit_crit_edge: ; preds = %if.end.i30
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_unlock_eswitches.exit

if.then2.i32:                                     ; preds = %if.end.i30
  call void @__sanitizer_cov_trace_pc() #12
  %eswitch4.i31 = getelementptr inbounds %struct.mlx5_core_dev, ptr %1, i32 0, i32 17, i32 28
  %137 = ptrtoint ptr %eswitch4.i31 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %eswitch4.i31, align 4
  tail call void @mlx5_esw_unlock(ptr noundef %138) #10
  br label %mlx5_lag_unlock_eswitches.exit

mlx5_lag_unlock_eswitches.exit:                   ; preds = %if.then2.i32, %if.end.i30.mlx5_lag_unlock_eswitches.exit_crit_edge
  tail call void @mlx5_dev_list_unlock() #10
  br label %cleanup

cleanup:                                          ; preds = %mlx5_lag_unlock_eswitches.exit, %if.then6, %if.then
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @init_timer_key(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @delayed_work_timer_fn(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @mlx5_lag_netdev_event(ptr noundef %this, i32 noundef %event, ptr nocapture noundef readonly %ptr) #0 align 64 {
entry:
  %tracker = alloca %struct.lag_tracker, align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ptr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ptr, align 4
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %tracker) #10
  %2 = zext i32 %event to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values)
  switch i32 %event, label %entry.cleanup_crit_edge [
    i32 21, label %entry.if.end_crit_edge
    i32 27, label %entry.if.end_crit_edge45
  ]

entry.if.end_crit_edge45:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.end:                                           ; preds = %entry.if.end_crit_edge, %entry.if.end_crit_edge45
  %add.ptr = getelementptr i8, ptr %this, i32 -148
  %tracker2 = getelementptr i8, ptr %this, i32 -116
  %3 = call ptr @memcpy(ptr %tracker, ptr %tracker2, i32 12)
  %4 = zext i32 %event to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values.57)
  switch i32 %event, label %if.end.sw.epilog.thread_crit_edge [
    i32 21, label %sw.bb
    i32 27, label %sw.bb4
  ]

if.end.sw.epilog.thread_crit_edge:                ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog.thread

sw.bb:                                            ; preds = %if.end
  %upper_dev.i = getelementptr inbounds %struct.netdev_notifier_changeupper_info, ptr %ptr, i32 0, i32 1
  %5 = ptrtoint ptr %upper_dev.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %upper_dev.i, align 4
  %flags.i.i.i = getelementptr inbounds %struct.net_device, ptr %6, i32 0, i32 14
  %7 = ptrtoint ptr %flags.i.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %flags.i.i.i, align 8
  %and.i.i.i = and i32 %8, 1024
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i)
  %tobool.not.i.i.i = icmp eq i32 %and.i.i.i, 0
  br i1 %tobool.not.i.i.i, label %sw.bb.netif_is_lag_master.exit.i_crit_edge, label %netif_is_bond_master.exit.i.i

sw.bb.netif_is_lag_master.exit.i_crit_edge:       ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #12
  br label %netif_is_lag_master.exit.i

netif_is_bond_master.exit.i.i:                    ; preds = %sw.bb
  %priv_flags.i.i.i = getelementptr inbounds %struct.net_device, ptr %6, i32 0, i32 15
  %9 = ptrtoint ptr %priv_flags.i.i.i to i32
  call void @__asan_load8_noabort(i32 %9)
  %10 = load i64, ptr %priv_flags.i.i.i, align 16
  %and1.i.i.i = and i64 %10, 4
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and1.i.i.i)
  %tobool2.i.not.i.i = icmp eq i64 %and1.i.i.i, 0
  br i1 %tobool2.i.not.i.i, label %netif_is_bond_master.exit.i.i.netif_is_lag_master.exit.i_crit_edge, label %netif_is_bond_master.exit.i.i.if.end.i_crit_edge

netif_is_bond_master.exit.i.i.if.end.i_crit_edge: ; preds = %netif_is_bond_master.exit.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i

netif_is_bond_master.exit.i.i.netif_is_lag_master.exit.i_crit_edge: ; preds = %netif_is_bond_master.exit.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %netif_is_lag_master.exit.i

netif_is_lag_master.exit.i:                       ; preds = %netif_is_bond_master.exit.i.i.netif_is_lag_master.exit.i_crit_edge, %sw.bb.netif_is_lag_master.exit.i_crit_edge
  %priv_flags.i3.i.i = getelementptr inbounds %struct.net_device, ptr %6, i32 0, i32 15
  %11 = ptrtoint ptr %priv_flags.i3.i.i to i32
  call void @__asan_load8_noabort(i32 %11)
  %12 = load i64, ptr %priv_flags.i3.i.i, align 16
  %and.i4.i.i = and i64 %12, 4194304
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and.i4.i.i)
  %tobool.i.i.not.i = icmp eq i64 %and.i4.i.i, 0
  br i1 %tobool.i.i.not.i, label %netif_is_lag_master.exit.i.sw.epilog.thread_crit_edge, label %netif_is_lag_master.exit.i.if.end.i_crit_edge

netif_is_lag_master.exit.i.if.end.i_crit_edge:    ; preds = %netif_is_lag_master.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i

netif_is_lag_master.exit.i.sw.epilog.thread_crit_edge: ; preds = %netif_is_lag_master.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog.thread

if.end.i:                                         ; preds = %netif_is_lag_master.exit.i.if.end.i_crit_edge, %netif_is_bond_master.exit.i.i.if.end.i_crit_edge
  %linking.i = getelementptr inbounds %struct.netdev_notifier_changeupper_info, ptr %ptr, i32 0, i32 3
  %13 = ptrtoint ptr %linking.i to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %linking.i, align 1, !range !141
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %tobool.not.i = icmp eq i8 %14, 0
  br i1 %tobool.not.i, label %if.end.i.if.end2.i_crit_edge, label %if.then1.i

if.end.i.if.end2.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end2.i

if.then1.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #12
  %upper_info.i = getelementptr inbounds %struct.netdev_notifier_changeupper_info, ptr %ptr, i32 0, i32 4
  %15 = ptrtoint ptr %upper_info.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %upper_info.i, align 4
  br label %if.end2.i

if.end2.i:                                        ; preds = %if.then1.i, %if.end.i.if.end2.i_crit_edge
  %lag_upper_info.0.i = phi ptr [ %16, %if.then1.i ], [ null, %if.end.i.if.end2.i_crit_edge ]
  %17 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i.i.i.i.i = and i32 %17, -16384
  %18 = inttoptr i32 %and.i.i.i.i.i.i to ptr
  %preempt_count.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %18, i32 0, i32 1
  %19 = ptrtoint ptr %preempt_count.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load volatile i32, ptr %preempt_count.i.i.i.i.i, align 4
  %add.i.i.i.i = add i32 %20, 1
  store volatile i32 %add.i.i.i.i, ptr %preempt_count.i.i.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #10, !srcloc !146
  tail call fastcc void @rcu_lock_acquire(ptr noundef nonnull @rcu_lock_map) #10
  %call.i.i = tail call zeroext i1 @rcu_is_watching() #10
  br i1 %call.i.i, label %if.end2.i.rcu_read_lock.exit.i_crit_edge, label %land.lhs.true.i.i

if.end2.i.rcu_read_lock.exit.i_crit_edge:         ; preds = %if.end2.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %rcu_read_lock.exit.i

land.lhs.true.i.i:                                ; preds = %if.end2.i
  %call1.i.i = tail call i32 @debug_lockdep_rcu_enabled() #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i.i)
  %tobool.not.i.i = icmp eq i32 %call1.i.i, 0
  br i1 %tobool.not.i.i, label %land.lhs.true.i.i.rcu_read_lock.exit.i_crit_edge, label %land.lhs.true2.i.i

land.lhs.true.i.i.rcu_read_lock.exit.i_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %rcu_read_lock.exit.i

land.lhs.true2.i.i:                               ; preds = %land.lhs.true.i.i
  %.b4.i.i = load i1, ptr @rcu_read_lock.__warned, align 1
  br i1 %.b4.i.i, label %land.lhs.true2.i.i.rcu_read_lock.exit.i_crit_edge, label %if.then.i.i

land.lhs.true2.i.i.rcu_read_lock.exit.i_crit_edge: ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %rcu_read_lock.exit.i

if.then.i.i:                                      ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #12
  store i1 true, ptr @rcu_read_lock.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.53, i32 noundef 696, ptr noundef nonnull @.str.54) #10
  br label %rcu_read_lock.exit.i

rcu_read_lock.exit.i:                             ; preds = %if.then.i.i, %land.lhs.true2.i.i.rcu_read_lock.exit.i_crit_edge, %land.lhs.true.i.i.rcu_read_lock.exit.i_crit_edge, %if.end2.i.rcu_read_lock.exit.i_crit_edge
  %call3.i = tail call i32 @rcu_read_lock_any_held() #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i)
  %tobool4.not.i = icmp eq i32 %call3.i, 0
  br i1 %tobool4.not.i, label %land.lhs.true.i, label %rcu_read_lock.exit.i.do.end.i_crit_edge

rcu_read_lock.exit.i.do.end.i_crit_edge:          ; preds = %rcu_read_lock.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %do.end.i

land.lhs.true.i:                                  ; preds = %rcu_read_lock.exit.i
  %call5.i = tail call i32 @debug_lockdep_rcu_enabled() #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %land.lhs.true.i.do.end.i_crit_edge, label %land.lhs.true7.i

land.lhs.true.i.do.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %do.end.i

land.lhs.true7.i:                                 ; preds = %land.lhs.true.i
  %.b1.i = load i1, ptr @mlx5_handle_changeupper_event.__warned, align 1
  br i1 %.b1.i, label %land.lhs.true7.i.do.end.i_crit_edge, label %if.then9.i

land.lhs.true7.i.do.end.i_crit_edge:              ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %do.end.i

if.then9.i:                                       ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #12
  store i1 true, ptr @mlx5_handle_changeupper_event.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.2, i32 noundef 633, ptr noundef nonnull @.str.51) #10
  br label %do.end.i

do.end.i:                                         ; preds = %if.then9.i, %land.lhs.true7.i.do.end.i_crit_edge, %land.lhs.true.i.do.end.i_crit_edge, %rcu_read_lock.exit.i.do.end.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.net, ptr @init_net, i32 0, i32 16) to i32))
  %.pn17.i = load volatile ptr, ptr getelementptr inbounds (%struct.net, ptr @init_net, i32 0, i32 16), align 4
  %cmp.not19.i = icmp eq ptr %.pn17.i, getelementptr inbounds (%struct.net, ptr @init_net, i32 0, i32 16)
  br i1 %cmp.not19.i, label %do.end.i.for.end.i_crit_edge, label %for.body.lr.ph.i

do.end.i.for.end.i_crit_edge:                     ; preds = %do.end.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.end.i

for.body.lr.ph.i:                                 ; preds = %do.end.i
  %netdev.i.i = getelementptr i8, ptr %this, i32 -128
  %netdev.1.i.i = getelementptr i8, ptr %this, i32 -120
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %.pn23.i = phi ptr [ %.pn17.i, %for.body.lr.ph.i ], [ %.pn.i, %for.inc.i.for.body.i_crit_edge ]
  %num_slaves.022.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %num_slaves.1.i, %for.inc.i.for.body.i_crit_edge ]
  %bond_status.020.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %bond_status.2.i, %for.inc.i.for.body.i_crit_edge ]
  %ndev_tmp.024.i = getelementptr i8, ptr %.pn23.i, i32 -40
  %call15.i = tail call ptr @netdev_master_upper_dev_get_rcu(ptr noundef %ndev_tmp.024.i) #10
  %cmp16.i = icmp eq ptr %call15.i, %6
  br i1 %cmp16.i, label %if.then17.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.inc.i

if.then17.i:                                      ; preds = %for.body.i
  %21 = ptrtoint ptr %netdev.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %netdev.i.i, align 4
  %cmp1.i.i = icmp eq ptr %22, %ndev_tmp.024.i
  br i1 %cmp1.i.i, label %if.then17.i.select.unfold.i_crit_edge, label %for.inc.i.i

if.then17.i.select.unfold.i_crit_edge:            ; preds = %if.then17.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %select.unfold.i

for.inc.i.i:                                      ; preds = %if.then17.i
  %23 = ptrtoint ptr %netdev.1.i.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %netdev.1.i.i, align 4
  %cmp1.1.i.i = icmp eq ptr %24, %ndev_tmp.024.i
  br i1 %cmp1.1.i.i, label %for.inc.i.i.select.unfold.i_crit_edge, label %for.inc.i.i.mlx5_lag_dev_get_netdev_idx.exit.i_crit_edge

for.inc.i.i.mlx5_lag_dev_get_netdev_idx.exit.i_crit_edge: ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %mlx5_lag_dev_get_netdev_idx.exit.i

for.inc.i.i.select.unfold.i_crit_edge:            ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %select.unfold.i

select.unfold.i:                                  ; preds = %for.inc.i.i.select.unfold.i_crit_edge, %if.then17.i.select.unfold.i_crit_edge
  %retval.0.i.ph.i = phi i32 [ 0, %if.then17.i.select.unfold.i_crit_edge ], [ 1, %for.inc.i.i.select.unfold.i_crit_edge ]
  %shl14.i = shl nuw nsw i32 1, %retval.0.i.ph.i
  %or15.i = or i32 %shl14.i, %bond_status.020.i
  br label %mlx5_lag_dev_get_netdev_idx.exit.i

mlx5_lag_dev_get_netdev_idx.exit.i:               ; preds = %select.unfold.i, %for.inc.i.i.mlx5_lag_dev_get_netdev_idx.exit.i_crit_edge
  %25 = phi i32 [ %or15.i, %select.unfold.i ], [ %bond_status.020.i, %for.inc.i.i.mlx5_lag_dev_get_netdev_idx.exit.i_crit_edge ]
  %inc.i = add i32 %num_slaves.022.i, 1
  br label %for.inc.i

for.inc.i:                                        ; preds = %mlx5_lag_dev_get_netdev_idx.exit.i, %for.body.i.for.inc.i_crit_edge
  %bond_status.2.i = phi i32 [ %25, %mlx5_lag_dev_get_netdev_idx.exit.i ], [ %bond_status.020.i, %for.body.i.for.inc.i_crit_edge ]
  %num_slaves.1.i = phi i32 [ %inc.i, %mlx5_lag_dev_get_netdev_idx.exit.i ], [ %num_slaves.022.i, %for.body.i.for.inc.i_crit_edge ]
  %26 = ptrtoint ptr %.pn23.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %.pn.i = load volatile ptr, ptr %.pn23.i, align 4
  %cmp.not.i = icmp eq ptr %.pn.i, getelementptr inbounds (%struct.net, ptr @init_net, i32 0, i32 16)
  br i1 %cmp.not.i, label %for.inc.i.for.end.i_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.body.i

for.inc.i.for.end.i_crit_edge:                    ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %for.end.i

for.end.i:                                        ; preds = %for.inc.i.for.end.i_crit_edge, %do.end.i.for.end.i_crit_edge
  %bond_status.0.lcssa.i = phi i32 [ 0, %do.end.i.for.end.i_crit_edge ], [ %bond_status.2.i, %for.inc.i.for.end.i_crit_edge ]
  %num_slaves.0.lcssa.i = phi i32 [ 0, %do.end.i.for.end.i_crit_edge ], [ %num_slaves.1.i, %for.inc.i.for.end.i_crit_edge ]
  %call.i3.i = tail call zeroext i1 @rcu_is_watching() #10
  br i1 %call.i3.i, label %for.end.i.rcu_read_unlock.exit.i_crit_edge, label %land.lhs.true.i6.i

for.end.i.rcu_read_unlock.exit.i_crit_edge:       ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %rcu_read_unlock.exit.i

land.lhs.true.i6.i:                               ; preds = %for.end.i
  %call1.i4.i = tail call i32 @debug_lockdep_rcu_enabled() #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i4.i)
  %tobool.not.i5.i = icmp eq i32 %call1.i4.i, 0
  br i1 %tobool.not.i5.i, label %land.lhs.true.i6.i.rcu_read_unlock.exit.i_crit_edge, label %land.lhs.true2.i8.i

land.lhs.true.i6.i.rcu_read_unlock.exit.i_crit_edge: ; preds = %land.lhs.true.i6.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %rcu_read_unlock.exit.i

land.lhs.true2.i8.i:                              ; preds = %land.lhs.true.i6.i
  %.b4.i7.i = load i1, ptr @rcu_read_unlock.__warned, align 1
  br i1 %.b4.i7.i, label %land.lhs.true2.i8.i.rcu_read_unlock.exit.i_crit_edge, label %if.then.i9.i

land.lhs.true2.i8.i.rcu_read_unlock.exit.i_crit_edge: ; preds = %land.lhs.true2.i8.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %rcu_read_unlock.exit.i

if.then.i9.i:                                     ; preds = %land.lhs.true2.i8.i
  call void @__sanitizer_cov_trace_pc() #12
  store i1 true, ptr @rcu_read_unlock.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.53, i32 noundef 724, ptr noundef nonnull @.str.55) #10
  br label %rcu_read_unlock.exit.i

rcu_read_unlock.exit.i:                           ; preds = %if.then.i9.i, %land.lhs.true2.i8.i.rcu_read_unlock.exit.i_crit_edge, %land.lhs.true.i6.i.rcu_read_unlock.exit.i_crit_edge, %for.end.i.rcu_read_unlock.exit.i_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #10, !srcloc !147
  %27 = tail call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i.i.i.i.i10.i = and i32 %27, -16384
  %28 = inttoptr i32 %and.i.i.i.i.i10.i to ptr
  %preempt_count.i.i.i.i11.i = getelementptr inbounds %struct.thread_info, ptr %28, i32 0, i32 1
  %29 = ptrtoint ptr %preempt_count.i.i.i.i11.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %preempt_count.i.i.i.i11.i, align 4
  %sub.i.i.i.i = add i32 %30, -1
  store volatile i32 %sub.i.i.i.i, ptr %preempt_count.i.i.i.i11.i, align 4
  tail call void @rcu_read_unlock_strict() #10
  tail call fastcc void @rcu_lock_release(ptr noundef nonnull @rcu_lock_map) #10
  %and.i = and i32 %bond_status.0.lcssa.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool31.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool31.not.i, label %rcu_read_unlock.exit.i.sw.epilog.thread_crit_edge, label %if.end33.i

rcu_read_unlock.exit.i.sw.epilog.thread_crit_edge: ; preds = %rcu_read_unlock.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog.thread

if.end33.i:                                       ; preds = %rcu_read_unlock.exit.i
  %tobool34.not.i = icmp eq ptr %lag_upper_info.0.i, null
  br i1 %tobool34.not.i, label %if.end33.i.if.end38.i_crit_edge, label %if.then35.i

if.end33.i.if.end38.i_crit_edge:                  ; preds = %if.end33.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end38.i

if.then35.i:                                      ; preds = %if.end33.i
  call void @__sanitizer_cov_trace_pc() #12
  %31 = ptrtoint ptr %lag_upper_info.0.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %lag_upper_info.0.i, align 4
  %33 = ptrtoint ptr %tracker to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %32, ptr %tracker, align 4
  %hash_type.i = getelementptr inbounds %struct.netdev_lag_upper_info, ptr %lag_upper_info.0.i, i32 0, i32 1
  %34 = ptrtoint ptr %hash_type.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %hash_type.i, align 4
  %hash_type37.i = getelementptr inbounds %struct.lag_tracker, ptr %tracker, i32 0, i32 3
  %36 = ptrtoint ptr %hash_type37.i to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %35, ptr %hash_type37.i, align 4
  br label %if.end38.i

if.end38.i:                                       ; preds = %if.then35.i, %if.end33.i.if.end38.i_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %num_slaves.0.lcssa.i)
  %cmp39.i = icmp eq i32 %num_slaves.0.lcssa.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %bond_status.0.lcssa.i)
  %cmp40.i = icmp eq i32 %bond_status.0.lcssa.i, 3
  %spec.select.i = select i1 %cmp39.i, i1 %cmp40.i, i1 false
  %37 = ptrtoint ptr %tracker to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %tracker, align 4
  %39 = and i32 %38, -2
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %39)
  %40 = icmp eq i32 %39, 4
  %spec.select2.i = select i1 %spec.select.i, i1 %40, i1 false
  %is_bonded51.i = getelementptr inbounds %struct.lag_tracker, ptr %tracker, i32 0, i32 2
  %41 = ptrtoint ptr %is_bonded51.i to i32
  call void @__asan_load1_noabort(i32 %41)
  %bf.load.i = load i8, ptr %is_bonded51.i, align 2
  %bf.lshr.i = lshr i8 %bf.load.i, 7
  %42 = zext i1 %spec.select2.i to i8
  call void @__sanitizer_cov_trace_cmp1(i8 %bf.lshr.i, i8 %42)
  %cmp53.not.i = icmp eq i8 %bf.lshr.i, %42
  br i1 %cmp53.not.i, label %if.end38.i.if.end60.i_crit_edge, label %if.then55.i

if.end38.i.if.end60.i_crit_edge:                  ; preds = %if.end38.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end60.i

if.then55.i:                                      ; preds = %if.end38.i
  call void @__sanitizer_cov_trace_pc() #12
  %bf.shl.i = select i1 %spec.select2.i, i8 -128, i8 0
  %bf.clear.i = and i8 %bf.load.i, 127
  %bf.set.i = or i8 %bf.shl.i, %bf.clear.i
  %43 = ptrtoint ptr %is_bonded51.i to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %bf.set.i, ptr %is_bonded51.i, align 2
  br label %if.end60.i

if.end60.i:                                       ; preds = %if.then55.i, %if.end38.i.if.end60.i_crit_edge
  br i1 %spec.select.i, label %if.end63.i, label %if.end60.i.sw.epilog_crit_edge

if.end60.i.sw.epilog_crit_edge:                   ; preds = %if.end60.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog

if.end63.i:                                       ; preds = %if.end60.i
  %44 = ptrtoint ptr %add.ptr to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %add.ptr, align 4
  %46 = and i8 %45, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %46)
  %tobool.i.not.i = icmp eq i8 %46, 0
  br i1 %tobool.i.not.i, label %do.body66.i, label %if.else.i

do.body66.i:                                      ; preds = %if.end63.i
  %extack.i = getelementptr inbounds %struct.netdev_notifier_info, ptr %ptr, i32 0, i32 1
  %47 = ptrtoint ptr %extack.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %extack.i, align 4
  tail call void @do_trace_netlink_extack(ptr noundef nonnull @mlx5_handle_changeupper_event.__msg) #10
  %tobool68.not.i = icmp eq ptr %48, null
  br i1 %tobool68.not.i, label %do.body66.i.sw.epilog_crit_edge, label %if.then69.i

do.body66.i.sw.epilog_crit_edge:                  ; preds = %do.body66.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog

if.then69.i:                                      ; preds = %do.body66.i
  call void @__sanitizer_cov_trace_pc() #12
  %49 = ptrtoint ptr %48 to i32
  call void @__asan_store4_noabort(i32 %49)
  store ptr @mlx5_handle_changeupper_event.__msg, ptr %48, align 4
  br label %sw.epilog

if.else.i:                                        ; preds = %if.end63.i
  br i1 %40, label %if.else.i.sw.epilog_crit_edge, label %do.body75.i

if.else.i.sw.epilog_crit_edge:                    ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog

do.body75.i:                                      ; preds = %if.else.i
  %extack78.i = getelementptr inbounds %struct.netdev_notifier_info, ptr %ptr, i32 0, i32 1
  %50 = ptrtoint ptr %extack78.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %extack78.i, align 4
  tail call void @do_trace_netlink_extack(ptr noundef nonnull @mlx5_handle_changeupper_event.__msg.52) #10
  %tobool79.not.i = icmp eq ptr %51, null
  br i1 %tobool79.not.i, label %do.body75.i.sw.epilog_crit_edge, label %if.then80.i

do.body75.i.sw.epilog_crit_edge:                  ; preds = %do.body75.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog

if.then80.i:                                      ; preds = %do.body75.i
  call void @__sanitizer_cov_trace_pc() #12
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_store4_noabort(i32 %52)
  store ptr @mlx5_handle_changeupper_event.__msg.52, ptr %51, align 4
  br label %sw.epilog

sw.bb4:                                           ; preds = %if.end
  %flags.i.i.i21 = getelementptr inbounds %struct.net_device, ptr %1, i32 0, i32 14
  %53 = ptrtoint ptr %flags.i.i.i21 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %flags.i.i.i21, align 8
  %and.i.i.i22 = and i32 %54, 2048
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i.i22)
  %tobool.not.i.i.i23 = icmp eq i32 %and.i.i.i22, 0
  br i1 %tobool.not.i.i.i23, label %sw.bb4.netif_is_lag_port.exit.i_crit_edge, label %netif_is_bond_slave.exit.i.i

sw.bb4.netif_is_lag_port.exit.i_crit_edge:        ; preds = %sw.bb4
  call void @__sanitizer_cov_trace_pc() #12
  br label %netif_is_lag_port.exit.i

netif_is_bond_slave.exit.i.i:                     ; preds = %sw.bb4
  %priv_flags.i.i.i24 = getelementptr inbounds %struct.net_device, ptr %1, i32 0, i32 15
  %55 = ptrtoint ptr %priv_flags.i.i.i24 to i32
  call void @__asan_load8_noabort(i32 %55)
  %56 = load i64, ptr %priv_flags.i.i.i24, align 16
  %and1.i.i.i25 = and i64 %56, 4
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and1.i.i.i25)
  %tobool2.i.not.i.i26 = icmp eq i64 %and1.i.i.i25, 0
  br i1 %tobool2.i.not.i.i26, label %netif_is_bond_slave.exit.i.i.netif_is_lag_port.exit.i_crit_edge, label %netif_is_bond_slave.exit.i.i.if.end.i32_crit_edge

netif_is_bond_slave.exit.i.i.if.end.i32_crit_edge: ; preds = %netif_is_bond_slave.exit.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i32

netif_is_bond_slave.exit.i.i.netif_is_lag_port.exit.i_crit_edge: ; preds = %netif_is_bond_slave.exit.i.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %netif_is_lag_port.exit.i

netif_is_lag_port.exit.i:                         ; preds = %netif_is_bond_slave.exit.i.i.netif_is_lag_port.exit.i_crit_edge, %sw.bb4.netif_is_lag_port.exit.i_crit_edge
  %priv_flags.i3.i.i27 = getelementptr inbounds %struct.net_device, ptr %1, i32 0, i32 15
  %57 = ptrtoint ptr %priv_flags.i3.i.i27 to i32
  call void @__asan_load8_noabort(i32 %57)
  %58 = load i64, ptr %priv_flags.i3.i.i27, align 16
  %and.i4.i.i28 = and i64 %58, 8192
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and.i4.i.i28)
  %tobool.i.i.not.i29 = icmp eq i64 %and.i4.i.i28, 0
  br i1 %tobool.i.i.not.i29, label %netif_is_lag_port.exit.i.sw.epilog.thread_crit_edge, label %netif_is_lag_port.exit.i.if.end.i32_crit_edge

netif_is_lag_port.exit.i.if.end.i32_crit_edge:    ; preds = %netif_is_lag_port.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end.i32

netif_is_lag_port.exit.i.sw.epilog.thread_crit_edge: ; preds = %netif_is_lag_port.exit.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog.thread

if.end.i32:                                       ; preds = %netif_is_lag_port.exit.i.if.end.i32_crit_edge, %netif_is_bond_slave.exit.i.i.if.end.i32_crit_edge
  %netdev.i.i30 = getelementptr i8, ptr %this, i32 -128
  %59 = ptrtoint ptr %netdev.i.i30 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %netdev.i.i30, align 4
  %cmp1.i.i31 = icmp eq ptr %60, %1
  br i1 %cmp1.i.i31, label %if.end.i32.if.end3.i_crit_edge, label %for.inc.i.i35

if.end.i32.if.end3.i_crit_edge:                   ; preds = %if.end.i32
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end3.i

for.inc.i.i35:                                    ; preds = %if.end.i32
  %netdev.1.i.i33 = getelementptr i8, ptr %this, i32 -120
  %61 = ptrtoint ptr %netdev.1.i.i33 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %netdev.1.i.i33, align 4
  %cmp1.1.i.i34 = icmp eq ptr %62, %1
  br i1 %cmp1.1.i.i34, label %for.inc.i.i35.if.end3.i_crit_edge, label %for.inc.i.i35.sw.epilog.thread_crit_edge

for.inc.i.i35.sw.epilog.thread_crit_edge:         ; preds = %for.inc.i.i35
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog.thread

for.inc.i.i35.if.end3.i_crit_edge:                ; preds = %for.inc.i.i35
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end3.i

if.end3.i:                                        ; preds = %for.inc.i.i35.if.end3.i_crit_edge, %if.end.i32.if.end3.i_crit_edge
  %retval.0.i.ph.i36 = phi i32 [ 0, %if.end.i32.if.end3.i_crit_edge ], [ 1, %for.inc.i.i35.if.end3.i_crit_edge ]
  %lower_state_info.i = getelementptr inbounds %struct.netdev_notifier_changelowerstate_info, ptr %ptr, i32 0, i32 1
  %63 = ptrtoint ptr %lower_state_info.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %lower_state_info.i, align 4
  %tobool.not.i37 = icmp eq ptr %64, null
  br i1 %tobool.not.i37, label %if.end3.i.sw.epilog.thread_crit_edge, label %sw.epilog.thread42

if.end3.i.sw.epilog.thread_crit_edge:             ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #12
  br label %sw.epilog.thread

sw.epilog.thread42:                               ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #12
  %arrayidx.i = getelementptr %struct.lag_tracker, ptr %tracker, i32 0, i32 1, i32 %retval.0.i.ph.i36
  %65 = ptrtoint ptr %64 to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %64, align 1
  %67 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store1_noabort(i32 %67)
  store i8 %66, ptr %arrayidx.i, align 1
  %68 = call ptr @memcpy(ptr %tracker2, ptr %tracker, i32 12)
  br label %if.then7

sw.epilog.thread:                                 ; preds = %if.end3.i.sw.epilog.thread_crit_edge, %for.inc.i.i35.sw.epilog.thread_crit_edge, %netif_is_lag_port.exit.i.sw.epilog.thread_crit_edge, %rcu_read_unlock.exit.i.sw.epilog.thread_crit_edge, %netif_is_lag_master.exit.i.sw.epilog.thread_crit_edge, %if.end.sw.epilog.thread_crit_edge
  %69 = call ptr @memcpy(ptr %tracker2, ptr %tracker, i32 12)
  br label %cleanup

sw.epilog:                                        ; preds = %if.then80.i, %do.body75.i.sw.epilog_crit_edge, %if.else.i.sw.epilog_crit_edge, %if.then69.i, %do.body66.i.sw.epilog_crit_edge, %if.end60.i.sw.epilog_crit_edge
  %70 = call ptr @memcpy(ptr %tracker2, ptr %tracker, i32 12)
  br i1 %cmp53.not.i, label %sw.epilog.cleanup_crit_edge, label %sw.epilog.if.then7_crit_edge

sw.epilog.if.then7_crit_edge:                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.then7

sw.epilog.cleanup_crit_edge:                      ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #12
  br label %cleanup

if.then7:                                         ; preds = %sw.epilog.if.then7_crit_edge, %sw.epilog.thread42
  %wq.i = getelementptr i8, ptr %this, i32 -104
  %71 = ptrtoint ptr %wq.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %wq.i, align 4
  %bond_work.i = getelementptr i8, ptr %this, i32 -100
  %call.i.i39 = tail call zeroext i1 @queue_delayed_work_on(i32 noundef 4, ptr noundef %72, ptr noundef %bond_work.i, i32 noundef 0) #10
  br label %cleanup

cleanup:                                          ; preds = %if.then7, %sw.epilog.cleanup_crit_edge, %sw.epilog.thread, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %tracker) #10
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @register_netdevice_notifier_net(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_lag_mp_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #7

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_init_map_type(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_dev_list_trylock() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @mlx5_lag_is_multipath(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_rescan_drivers_locked(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_nic_vport_enable_roce(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_eswitch_reload_reps(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @mlx5_deactivate_lag(ptr noundef %ldev) unnamed_addr #0 align 64 {
entry:
  %in = alloca [4 x i32], align 4
  %_out = alloca [4 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #12
  call void @llvm.arm.gnu.eabi.mcount()
  %pf = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 5
  %0 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pf, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %in) #10
  %2 = call ptr @memset(ptr %in, i32 0, i32 16)
  %3 = ptrtoint ptr %ldev to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %ldev, align 4
  %5 = and i8 %4, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.i.not = icmp eq i8 %5, 0
  %and = and i8 %4, -24
  %6 = ptrtoint ptr %ldev to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 %and, ptr %ldev, align 4
  tail call void @mlx5_lag_mp_reset(ptr noundef %ldev) #10
  %shared_fdb = getelementptr inbounds %struct.mlx5_lag, ptr %ldev, i32 0, i32 2
  %7 = ptrtoint ptr %shared_fdb to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %shared_fdb, align 4, !range !141
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool.not = icmp eq i8 %8, 0
  br i1 %tobool.not, label %entry.do.body_crit_edge, label %if.then

entry.do.body_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  br label %do.body

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  %9 = ptrtoint ptr %pf to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %pf, align 4
  %eswitch = getelementptr inbounds %struct.mlx5_core_dev, ptr %10, i32 0, i32 17, i32 28
  %11 = ptrtoint ptr %eswitch to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %eswitch, align 4
  %arrayidx8 = getelementptr %struct.mlx5_lag, ptr %ldev, i32 0, i32 5, i32 1
  %13 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %arrayidx8, align 4
  %eswitch11 = getelementptr inbounds %struct.mlx5_core_dev, ptr %14, i32 0, i32 17, i32 28
  %15 = ptrtoint ptr %eswitch11 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %eswitch11, align 4
  tail call void @mlx5_eswitch_offloads_destroy_single_fdb(ptr noundef %12, ptr noundef %16) #10
  %17 = ptrtoint ptr %shared_fdb to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 0, ptr %shared_fdb, align 4
  br label %do.body

do.body:                                          ; preds = %if.then, %entry.do.body_crit_edge
  %18 = ptrtoint ptr %in to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %in, align 4
  %and14 = and i32 %19, 65535
  %or = or i32 %and14, 138608640
  store i32 %or, ptr %in, align 4
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %_out) #10
  %20 = call ptr @memset(ptr %_out, i32 0, i32 16)
  %call23 = call i32 @mlx5_cmd_exec(ptr noundef %1, ptr noundef nonnull %in, i32 noundef 16, ptr noundef nonnull %_out, i32 noundef 16) #10
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %_out) #10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call23)
  %tobool24.not = icmp eq i32 %call23, 0
  br i1 %tobool24.not, label %if.else40, label %if.then25

if.then25:                                        ; preds = %do.body
  %21 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %1, align 8
  %23 = call i32 @llvm.read_register.i32(metadata !125) #10
  %and.i59 = and i32 %23, -16384
  %24 = inttoptr i32 %and.i59 to ptr
  %task37 = getelementptr inbounds %struct.thread_info, ptr %24, i32 0, i32 2
  %25 = ptrtoint ptr %task37 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %task37, align 8
  %pid38 = getelementptr inbounds %struct.task_struct, ptr %26, i32 0, i32 68
  %27 = ptrtoint ptr %pid38 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %pid38, align 8
  br i1 %tobool.i.not, label %do.end34, label %do.end30

do.end30:                                         ; preds = %if.then25
  call void @__sanitizer_cov_trace_pc() #12
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %22, ptr noundef nonnull @.str.29, ptr noundef nonnull @.str.47, i32 noundef 369, i32 noundef %28) #13
  br label %if.end46

do.end34:                                         ; preds = %if.then25
  call void @__sanitizer_cov_trace_pc() #12
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %22, ptr noundef nonnull @.str.49, ptr noundef nonnull @.str.47, i32 noundef 373, i32 noundef %28) #13
  br label %if.end46

if.else40:                                        ; preds = %do.body
  %29 = and i8 %4, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool43.not = icmp eq i8 %29, 0
  br i1 %tobool43.not, label %if.else40.if.end46_crit_edge, label %if.then44

if.else40.if.end46_crit_edge:                     ; preds = %if.else40
  call void @__sanitizer_cov_trace_pc() #12
  br label %if.end46

if.then44:                                        ; preds = %if.else40
  call void @__sanitizer_cov_trace_pc() #12
  call void @mlx5_lag_port_sel_destroy(ptr noundef %ldev) #10
  br label %if.end46

if.end46:                                         ; preds = %if.then44, %if.else40.if.end46_crit_edge, %do.end34, %do.end30
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %in) #10
  ret i32 %call23
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @mlx5_esw_lag_prereq(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @mlx5_eswitch_vport_match_metadata_enabled(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @mlx5_devcom_is_paired(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i8 @mlx5_eswitch_mode(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pci_num_vf(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_lag_mp_reset(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_eswitch_offloads_destroy_single_fdb(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @rcu_read_lock_any_held() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @debug_lockdep_rcu_enabled() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_rcu_suspicious(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @netdev_master_upper_dev_get_rcu(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @do_trace_netlink_extack(ptr noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @rcu_lock_acquire(ptr nocapture noundef readnone %map) #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @lock_acquire(ptr noundef nonnull @rcu_lock_map, i32 noundef 0, i32 noundef 0, i32 noundef 2, i32 noundef 0, ptr noundef null, i32 noundef ptrtoint (ptr blockaddress(@rcu_lock_acquire, %__here) to i32)) #10
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @rcu_is_watching() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lock_acquire(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @rcu_lock_release(ptr nocapture noundef readnone %map) #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #12
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #12
  tail call void @lock_release(ptr noundef nonnull @rcu_lock_map, i32 noundef ptrtoint (ptr blockaddress(@rcu_lock_release, %__here) to i32)) #10
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @rcu_read_unlock_strict() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lock_release(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_delayed_work_on(i32 noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_esw_lock(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @mlx5_nic_vport_disable_roce(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mlx5_esw_unlock(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_bogus_irq_restore() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid allocsize(0)
declare dso_local noalias ptr @kvmalloc_node(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #9

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #10

declare void @__sanitizer_cov_trace_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #11 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 57)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #11 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 57)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { argmemonly nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #5 = { nounwind readonly }
attributes #6 = { inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn }
attributes #7 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #8 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { null_pointer_is_valid allocsize(0) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #10 = { nounwind }
attributes #11 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #12 = { nomerge }
attributes #13 = { cold nounwind }
attributes #14 = { nounwind allocsize(2) }
attributes #15 = { nounwind allocsize(0) }

!llvm.asan.globals = !{!0, !2, !4, !6, !7, !8, !9, !10, !11, !12, !14, !15, !16, !17, !19, !20, !21, !22, !24, !25, !26, !28, !29, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !51, !52, !53, !55, !56, !57, !59, !60, !61, !63, !64, !65, !67, !68, !69, !71, !73, !75, !76, !77, !78, !80, !81, !83, !84, !85, !86, !88, !89, !90, !91, !93, !94, !95, !97, !98, !99, !100, !102, !103, !104, !106, !107, !108, !110, !111, !113, !115, !117, !118, !119, !121, !122, !124}
!llvm.named.register.sp = !{!125}
!llvm.module.flags = !{!126, !127, !128, !129, !130, !131, !132, !133}
!llvm.ident = !{!134}

!0 = !{ptr @__ksymtab_mlx5_cmd_create_vport_lag, !1, !"__ksymtab_mlx5_cmd_create_vport_lag", i1 false, i1 false}
!1 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 92, i32 1}
!2 = !{ptr @__ksymtab_mlx5_cmd_destroy_vport_lag, !3, !"__ksymtab_mlx5_cmd_destroy_vport_lag", i1 false, i1 false}
!3 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 102, i32 1}
!4 = !{ptr @.str, !5, !"<string literal>", i1 false, i1 false}
!5 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 230, i32 4}
!6 = !{ptr @.str.1, !5, !"<string literal>", i1 false, i1 false}
!7 = !{ptr @.str.2, !5, !"<string literal>", i1 false, i1 false}
!8 = !{ptr @.str.3, !5, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @.str.4, !5, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @mlx5_modify_lag._entry, !5, !"_entry", i1 false, i1 false}
!11 = !{ptr @mlx5_modify_lag._entry_ptr, !5, !"_entry_ptr", i1 false, i1 false}
!12 = !{ptr @.str.6, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 237, i32 3}
!14 = !{ptr @.str.7, !13, !"<string literal>", i1 false, i1 false}
!15 = !{ptr @mlx5_modify_lag._entry.5, !13, !"_entry", i1 false, i1 false}
!16 = !{ptr @mlx5_modify_lag._entry_ptr.8, !13, !"_entry_ptr", i1 false, i1 false}
!17 = !{ptr @.str.9, !18, !"<string literal>", i1 false, i1 false}
!18 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 321, i32 4}
!19 = !{ptr @.str.10, !18, !"<string literal>", i1 false, i1 false}
!20 = !{ptr @mlx5_activate_lag._entry, !18, !"_entry", i1 false, i1 false}
!21 = !{ptr @mlx5_activate_lag._entry_ptr, !18, !"_entry_ptr", i1 false, i1 false}
!22 = !{ptr @.str.12, !23, !"<string literal>", i1 false, i1 false}
!23 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 333, i32 4}
!24 = !{ptr @mlx5_activate_lag._entry.11, !23, !"_entry", i1 false, i1 false}
!25 = !{ptr @mlx5_activate_lag._entry_ptr.13, !23, !"_entry_ptr", i1 false, i1 false}
!26 = !{ptr @.str.15, !27, !"<string literal>", i1 false, i1 false}
!27 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 336, i32 4}
!28 = !{ptr @mlx5_activate_lag._entry.14, !27, !"_entry", i1 false, i1 false}
!29 = !{ptr @mlx5_activate_lag._entry_ptr.16, !27, !"_entry_ptr", i1 false, i1 false}
!30 = !{ptr @__ksymtab_mlx5_lag_is_roce, !31, !"__ksymtab_mlx5_lag_is_roce", i1 false, i1 false}
!31 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 919, i32 1}
!32 = !{ptr @__ksymtab_mlx5_lag_is_active, !33, !"__ksymtab_mlx5_lag_is_active", i1 false, i1 false}
!33 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 933, i32 1}
!34 = !{ptr @__ksymtab_mlx5_lag_is_master, !35, !"__ksymtab_mlx5_lag_is_master", i1 false, i1 false}
!35 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 948, i32 1}
!36 = !{ptr @__ksymtab_mlx5_lag_is_sriov, !37, !"__ksymtab_mlx5_lag_is_sriov", i1 false, i1 false}
!37 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 962, i32 1}
!38 = !{ptr @__ksymtab_mlx5_lag_is_shared_fdb, !39, !"__ksymtab_mlx5_lag_is_shared_fdb", i1 false, i1 false}
!39 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 976, i32 1}
!40 = !{ptr @__ksymtab_mlx5_lag_get_roce_netdev, !41, !"__ksymtab_mlx5_lag_get_roce_netdev", i1 false, i1 false}
!41 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 1042, i32 1}
!42 = !{ptr @__ksymtab_mlx5_lag_get_slave_port, !43, !"__ksymtab_mlx5_lag_get_slave_port", i1 false, i1 false}
!43 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 1066, i32 1}
!44 = !{ptr @__ksymtab_mlx5_lag_get_peer_mdev, !45, !"__ksymtab_mlx5_lag_get_peer_mdev", i1 false, i1 false}
!45 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 1086, i32 1}
!46 = !{ptr @__ksymtab_mlx5_lag_query_cong_counters, !47, !"__ksymtab_mlx5_lag_query_cong_counters", i1 false, i1 false}
!47 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 1136, i32 1}
!48 = !{ptr @.str.17, !49, !"<string literal>", i1 false, i1 false}
!49 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 272, i32 2}
!50 = !{ptr @.str.18, !49, !"<string literal>", i1 false, i1 false}
!51 = !{ptr @mlx5_create_lag._entry, !49, !"_entry", i1 false, i1 false}
!52 = !{ptr @mlx5_create_lag._entry_ptr, !49, !"_entry_ptr", i1 false, i1 false}
!53 = !{ptr @.str.20, !54, !"<string literal>", i1 false, i1 false}
!54 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 279, i32 3}
!55 = !{ptr @mlx5_create_lag._entry.19, !54, !"_entry", i1 false, i1 false}
!56 = !{ptr @mlx5_create_lag._entry_ptr.21, !54, !"_entry_ptr", i1 false, i1 false}
!57 = !{ptr @.str.23, !58, !"<string literal>", i1 false, i1 false}
!58 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 289, i32 4}
!59 = !{ptr @mlx5_create_lag._entry.22, !58, !"_entry", i1 false, i1 false}
!60 = !{ptr @mlx5_create_lag._entry_ptr.24, !58, !"_entry_ptr", i1 false, i1 false}
!61 = !{ptr @.str.26, !62, !"<string literal>", i1 false, i1 false}
!62 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 291, i32 4}
!63 = !{ptr @mlx5_create_lag._entry.25, !62, !"_entry", i1 false, i1 false}
!64 = !{ptr @mlx5_create_lag._entry_ptr.27, !62, !"_entry_ptr", i1 false, i1 false}
!65 = !{ptr @.str.29, !66, !"<string literal>", i1 false, i1 false}
!66 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 297, i32 4}
!67 = !{ptr @mlx5_create_lag._entry.28, !66, !"_entry", i1 false, i1 false}
!68 = !{ptr @mlx5_create_lag._entry_ptr.30, !66, !"_entry_ptr", i1 false, i1 false}
!69 = !{ptr @.str.31, !70, !"<string literal>", i1 false, i1 false}
!70 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 259, i32 10}
!71 = !{ptr @.str.32, !72, !"<string literal>", i1 false, i1 false}
!72 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 260, i32 9}
!73 = !{ptr @.str.33, !74, !"<string literal>", i1 false, i1 false}
!74 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 819, i32 4}
!75 = !{ptr @.str.34, !74, !"<string literal>", i1 false, i1 false}
!76 = !{ptr @__mlx5_lag_dev_add_mdev._entry, !74, !"_entry", i1 false, i1 false}
!77 = !{ptr @__mlx5_lag_dev_add_mdev._entry_ptr, !74, !"_entry_ptr", i1 false, i1 false}
!78 = !{ptr @.str.35, !79, !"<string literal>", i1 false, i1 false}
!79 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 139, i32 13}
!80 = !{ptr @.str.36, !79, !"<string literal>", i1 false, i1 false}
!81 = !{ptr @mlx5_lag_dev_alloc.__key, !82, !"__key", i1 false, i1 false}
!82 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 146, i32 2}
!83 = !{ptr @.str.37, !82, !"<string literal>", i1 false, i1 false}
!84 = !{ptr @mlx5_lag_dev_alloc.__key.38, !82, !"__key", i1 false, i1 false}
!85 = !{ptr @.str.39, !82, !"<string literal>", i1 false, i1 false}
!86 = !{ptr @.str.40, !87, !"<string literal>", i1 false, i1 false}
!87 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 151, i32 3}
!88 = !{ptr @.str.41, !87, !"<string literal>", i1 false, i1 false}
!89 = !{ptr @mlx5_lag_dev_alloc._entry, !87, !"_entry", i1 false, i1 false}
!90 = !{ptr @mlx5_lag_dev_alloc._entry_ptr, !87, !"_entry_ptr", i1 false, i1 false}
!91 = !{ptr @.str.43, !92, !"<string literal>", i1 false, i1 false}
!92 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 156, i32 3}
!93 = !{ptr @mlx5_lag_dev_alloc._entry.42, !92, !"_entry", i1 false, i1 false}
!94 = !{ptr @mlx5_lag_dev_alloc._entry_ptr.44, !92, !"_entry_ptr", i1 false, i1 false}
!95 = !{ptr @.str.45, !96, !"<string literal>", i1 false, i1 false}
!96 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 547, i32 5}
!97 = !{ptr @.str.46, !96, !"<string literal>", i1 false, i1 false}
!98 = !{ptr @mlx5_do_bond._entry, !96, !"_entry", i1 false, i1 false}
!99 = !{ptr @mlx5_do_bond._entry_ptr, !96, !"_entry_ptr", i1 false, i1 false}
!100 = !{ptr @.str.47, !101, !"<string literal>", i1 false, i1 false}
!101 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 368, i32 4}
!102 = !{ptr @mlx5_deactivate_lag._entry, !101, !"_entry", i1 false, i1 false}
!103 = !{ptr @mlx5_deactivate_lag._entry_ptr, !101, !"_entry_ptr", i1 false, i1 false}
!104 = !{ptr @.str.49, !105, !"<string literal>", i1 false, i1 false}
!105 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 371, i32 4}
!106 = !{ptr @mlx5_deactivate_lag._entry.48, !105, !"_entry", i1 false, i1 false}
!107 = !{ptr @mlx5_deactivate_lag._entry_ptr.50, !105, !"_entry_ptr", i1 false, i1 false}
!108 = distinct !{null, !109, !"__warned", i1 false, i1 false}
!109 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 633, i32 2}
!110 = !{ptr @.str.51, !109, !"<string literal>", i1 false, i1 false}
!111 = !{ptr @mlx5_handle_changeupper_event.__msg, !112, !"__msg", i1 false, i1 false}
!112 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 671, i32 3}
!113 = !{ptr @mlx5_handle_changeupper_event.__msg.52, !114, !"__msg", i1 false, i1 false}
!114 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 674, i32 3}
!115 = distinct !{null, !116, !"__warned", i1 false, i1 false}
!116 = !{!"../include/linux/rcupdate.h", i32 695, i32 2}
!117 = !{ptr @.str.53, !116, !"<string literal>", i1 false, i1 false}
!118 = !{ptr @.str.54, !116, !"<string literal>", i1 false, i1 false}
!119 = distinct !{null, !120, !"__warned", i1 false, i1 false}
!120 = !{!"../include/linux/rcupdate.h", i32 723, i32 2}
!121 = !{ptr @.str.55, !120, !"<string literal>", i1 false, i1 false}
!122 = !{ptr @.str.56, !123, !"<string literal>", i1 false, i1 false}
!123 = !{!"../drivers/net/ethernet/mellanox/mlx5/core/lag/lag.c", i32 47, i32 8}
!124 = !{ptr @lag_lock, !123, !"lag_lock", i1 false, i1 false}
!125 = !{!"sp"}
!126 = !{i32 1, !"wchar_size", i32 2}
!127 = !{i32 1, !"min_enum_size", i32 4}
!128 = !{i32 8, !"branch-target-enforcement", i32 0}
!129 = !{i32 8, !"sign-return-address", i32 0}
!130 = !{i32 8, !"sign-return-address-all", i32 0}
!131 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!132 = !{i32 7, !"uwtable", i32 1}
!133 = !{i32 7, !"frame-pointer", i32 2}
!134 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!135 = !{i64 2148597948}
!136 = !{i64 2148512388, i64 2148512420, i64 2148512449, i64 2148512483, i64 2148512514, i64 2148512537}
!137 = !{!"branch_weights", i32 2000, i32 1}
!138 = !{i64 2149832168}
!139 = !{i64 2148509923, i64 2148509955, i64 2148509984, i64 2148510018, i64 2148510049, i64 2148510072}
!140 = !{!"branch_weights", i32 1, i32 2000}
!141 = !{i8 0, i8 2}
!142 = !{i64 912093, i64 912154}
!143 = !{i64 914825}
!144 = !{i64 915110}
!145 = !{!"auto-init"}
!146 = !{i64 2149614418}
!147 = !{i64 2149614684}
