<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/TargetSchedule.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TargetSchedule.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="TargetSchedule_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- llvm/Target/TargetSchedule.cpp - Sched Machine Model ---------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file implements a wrapper around MCSchedModel that allows the interface</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// to benefit from information currently only available in TargetInstrInfo.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrItineraries_8h.html">llvm/MC/MCInstrItineraries.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a55c6dc9a8968eb907f6fa1310c968bea">   33</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="TargetSchedule_8cpp.html#a55c6dc9a8968eb907f6fa1310c968bea">EnableSchedModel</a>(<span class="stringliteral">&quot;schedmodel&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use TargetSchedModel for latency lookup&quot;</span>));</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#ad34cc79b63d7e8cf5d89e49d31609913">   36</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="TargetSchedule_8cpp.html#ad34cc79b63d7e8cf5d89e49d31609913">EnableSchedItins</a>(<span class="stringliteral">&quot;scheditins&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use InstrItineraryData for latency lookup&quot;</span>));</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">   39</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">TargetSchedModel::hasInstrSchedModel</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="TargetSchedule_8cpp.html#a55c6dc9a8968eb907f6fa1310c968bea">EnableSchedModel</a> &amp;&amp; SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>();</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>}</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">   43</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">TargetSchedModel::hasInstrItineraries</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="TargetSchedule_8cpp.html#ad34cc79b63d7e8cf5d89e49d31609913">EnableSchedItins</a> &amp;&amp; !InstrItins.<a class="code hl_function" href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">isEmpty</a>();</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>}</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a228b4c336376bde569f5089b29f9f9de">   47</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="ScalarEvolution_8cpp.html#a139eacd669113b3a982b9c3a6240b3bd">gcd</a>(<span class="keywordtype">unsigned</span> Dividend, <span class="keywordtype">unsigned</span> Divisor) {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="comment">// Dividend and Divisor will be naturally swapped as needed.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="keywordflow">while</span> (Divisor) {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keywordtype">unsigned</span> Rem = Dividend % Divisor;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    Dividend = Divisor;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    Divisor = Rem;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  };</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordflow">return</span> Dividend;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>}</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">   57</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keywordtype">unsigned</span> LCM = (uint64_t(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>) * <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) / <a class="code hl_function" href="ScalarEvolution_8cpp.html#a139eacd669113b3a982b9c3a6240b3bd">gcd</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((LCM &gt;= <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> &amp;&amp; LCM &gt;= <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) &amp;&amp; <span class="stringliteral">&quot;LCM overflow&quot;</span>);</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keywordflow">return</span> LCM;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>}</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#ab357b39c47df52a19882a831feda1b6f">   63</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1Statistic.html#ac65ea5cb0bdcf0245798f1e0cba5bc9c">TargetSchedModel::init</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *TSInfo) {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  STI = TSInfo;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  SchedModel = TSInfo-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#af907ecc18c1f4f0bce8a9e2eb449ffb8">getSchedModel</a>();</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  TII = TSInfo-&gt;<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">getInstrInfo</a>();</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#af1487bf00f68f02583117ffa23d79619">initInstrItins</a>(InstrItins);</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keywordtype">unsigned</span> NumRes = SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">getNumProcResourceKinds</a>();</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  ResourceFactors.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(NumRes);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  ResourceLCM = SchedModel.<a class="code hl_variable" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumRes; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keywordtype">unsigned</span> NumUnits = SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)-&gt;<a class="code hl_variable" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keywordflow">if</span> (NumUnits &gt; 0)</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>      ResourceLCM = <a class="code hl_function" href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a>(ResourceLCM, NumUnits);</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  }</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  MicroOpFactor = ResourceLCM / SchedModel.<a class="code hl_variable" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumRes; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="keywordtype">unsigned</span> NumUnits = SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)-&gt;<a class="code hl_variable" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    ResourceFactors[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = NumUnits ? (ResourceLCM / NumUnits) : 0;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>}</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"></span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/// Returns true only if instruction is specified as single issue.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a731c9c6fb702cf7ea6ae592e2d30126b">   85</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a731c9c6fb702cf7ea6ae592e2d30126b">TargetSchedModel::mustBeginGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                                     <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="keywordflow">if</span> (!SC)</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>      SC = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="keywordflow">if</span> (SC-&gt;isValid())</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      <span class="keywordflow">return</span> SC-&gt;BeginGroup;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  }</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>}</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a1de64b19d5863e1dbbdd3c0ae81ecdb3">   96</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a1de64b19d5863e1dbbdd3c0ae81ecdb3">TargetSchedModel::mustEndGroup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>                                     <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keywordflow">if</span> (!SC)</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>      SC = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="keywordflow">if</span> (SC-&gt;isValid())</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>      <span class="keywordflow">return</span> SC-&gt;EndGroup;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>}</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">  107</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">TargetSchedModel::getNumMicroOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>()) {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordtype">int</span> UOps = InstrItins.<a class="code hl_function" href="classllvm_1_1InstrItineraryData.html#a035351039a05ded742d1958d3d63d92b">getNumMicroOps</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().getSchedClass());</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="keywordflow">return</span> (UOps &gt;= 0) ? UOps : TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">getNumMicroOps</a>(&amp;InstrItins, *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keywordflow">if</span> (!SC)</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>      SC = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordflow">if</span> (SC-&gt;isValid())</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>      <span class="keywordflow">return</span> SC-&gt;NumMicroOps;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  }</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isTransient() ? 0 : 1;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>}</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// The machine model may explicitly specify an invalid latency, which</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// effectively means infinite latency. Since users of the TargetSchedule API</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// don&#39;t know how to handle this, we convert it to a very large latency that is</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// easy to distinguish when debugging the DAG but won&#39;t induce overflow.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">  126</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(<span class="keywordtype">int</span> Cycles) {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keywordflow">return</span> Cycles &gt;= 0 ? Cycles : 1000;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>}</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"></span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/// Return the MCSchedClassDesc for this instruction. Some SchedClasses require</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/// evaluation of predicates that depend on instruction operands or flags.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">  132</a></span><span class="comment"></span><span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">TargetSchedModel::</a></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">// Get the definition&#39;s scheduling class descriptor from this machine model.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keywordtype">unsigned</span> SchedClass = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().getSchedClass();</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a3837bacedb8dfa32c6a3b949bfdd6877">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="keywordflow">if</span> (!SCDesc-&gt;<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">isValid</a>())</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="keywordflow">return</span> SCDesc;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="keywordtype">unsigned</span> NIter = 0;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordflow">while</span> (SCDesc-&gt;<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">isVariant</a>()) {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(++NIter &lt; 6 &amp;&amp; <span class="stringliteral">&quot;Variants are nested deeper than the magic number&quot;</span>);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    SchedClass = STI-&gt;<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">resolveSchedClass</a>(SchedClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">this</span>);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    SCDesc = SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a3837bacedb8dfa32c6a3b949bfdd6877">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  }</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordflow">return</span> SCDesc;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>}</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"></span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/// Find the def index of this operand. This index maps to the machine model and</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/// is independent of use operands. Def operands may be reordered with uses or</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/// merged with uses without affecting the def index (e.g. before/after</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/// regalloc). However, an instruction&#39;s def operands must never be reordered</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/// with respect to each other.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">  157</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefOperIdx) {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="keywordtype">unsigned</span> DefIdx = 0;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != DefOperIdx; ++i) {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(i);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>      ++DefIdx;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  }</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordflow">return</span> DefIdx;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>}</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"></span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/// Find the use index of this operand. This is independent of the instruction&#39;s</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/// def operands.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">///</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/// Note that uses are not determined by the operand&#39;s isUse property, which</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/// is simply the inverse of isDef. Here we consider any readsReg operand to be</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/// a &quot;use&quot;. The machine model allows an operand to be both a Def and Use.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">  173</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> UseOperIdx) {</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keywordtype">unsigned</span> UseIdx = 0;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseOperIdx; ++i) {</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(i);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">readsReg</a>() &amp;&amp; !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>      ++UseIdx;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  }</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordflow">return</span> UseIdx;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>}</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// Top-level API for clients that know the operand indices.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">  184</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">TargetSchedModel::computeOperandLatency</a>(</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefOperIdx,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <span class="keywordtype">unsigned</span> UseOperIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>() &amp;&amp; !<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>())</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="keywordflow">return</span> TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(SchedModel, *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>()) {</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="keywordtype">int</span> OperLatency = 0;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>) {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      OperLatency = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">getOperandLatency</a>(&amp;InstrItins, *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, DefOperIdx,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                                           *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseOperIdx);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    }</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      <span class="keywordtype">unsigned</span> DefClass = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a75a5f7e3b3d4ec79610b4e556d2f35ce">getDesc</a>().<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      OperLatency = InstrItins.<a class="code hl_function" href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">getOperandCycle</a>(DefClass, DefOperIdx);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keywordflow">if</span> (OperLatency &gt;= 0)</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>      <span class="keywordflow">return</span> OperLatency;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="comment">// No operand latency was found.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="keywordtype">unsigned</span> InstrLatency = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(&amp;InstrItins, *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="comment">// Expected latency is the max of the stage latency and itinerary props.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="comment">// Rather than directly querying InstrItins stage latency, we call a TII</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="comment">// hook to allow subtargets to specialize latency. This hook is only</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="comment">// applicable to the InstrItins model. InstrSchedModel should model all</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="comment">// special cases without TII hooks.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    InstrLatency =</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        std::max(InstrLatency, TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(SchedModel, *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>));</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <span class="keywordflow">return</span> InstrLatency;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  }</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">// hasInstrSchedModel()</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordtype">unsigned</span> DefIdx = <a class="code hl_function" href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, DefOperIdx);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="keywordflow">if</span> (DefIdx &lt; SCDesc-&gt;NumWriteLatencyEntries) {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="comment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WLEntry =</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a36abba0bcbba153c7227e631eae79e7a">getWriteLatencyEntry</a>(SCDesc, DefIdx);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordtype">unsigned</span> WriteID = WLEntry-&gt;<a class="code hl_variable" href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = <a class="code hl_function" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(WLEntry-&gt;<a class="code hl_variable" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a>);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="comment">// Lookup the use&#39;s latency adjustment in SubtargetInfo.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *UseDesc = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="keywordflow">if</span> (UseDesc-&gt;<a class="code hl_variable" href="structllvm_1_1MCSchedClassDesc.html#aaf852a03b56b36b08ed6b0d0bd221f1c">NumReadAdvanceEntries</a> == 0)</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <span class="keywordtype">unsigned</span> UseIdx = <a class="code hl_function" href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseOperIdx);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordtype">int</span> Advance = STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a1060a7c37903fcc791a20d9d0c994c25">getReadAdvanceCycles</a>(UseDesc, UseIdx, WriteID);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keywordflow">if</span> (Advance &gt; 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)Advance &gt; <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>) <span class="comment">// unsigned wrap</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> - Advance;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  }</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="comment">// If DefIdx does not exist in the model (e.g. implicit defs), then return</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="comment">// unit latency (defaultDefLatency may be too conservative).</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">isValid</a>() &amp;&amp; !<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(DefOperIdx).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>      &amp;&amp; !<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a75a5f7e3b3d4ec79610b4e556d2f35ce">getDesc</a>().<a class="code hl_variable" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[DefOperIdx].<a class="code hl_function" href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">isOptionalDef</a>()</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      &amp;&amp; SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#af541a495f189de322fedcb22bb236124">isComplete</a>()) {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <a class="code hl_function" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;DefIdx &quot;</span> &lt;&lt; DefIdx &lt;&lt; <span class="stringliteral">&quot; exceeds machine model writes for &quot;</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>           &lt;&lt; *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> &lt;&lt; <span class="stringliteral">&quot; (Try with MCSchedModel.CompleteModel set to false)&quot;</span>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;incomplete machine model&quot;</span>);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">// FIXME: Automatically giving all implicit defs defaultDefLatency is</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="comment">// undesirable. We should only do it for defs that are known to the MC</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">// desc like flags. Truly implicit defs should get 1 cycle latency.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">isTransient</a>() ? 0 : TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(SchedModel, *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>}</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>TargetSchedModel::computeInstrLatency(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a87b307b08bc0acbbf95fab6bca87983c">MCSchedModel::computeInstrLatency</a>(*STI, SCDesc));</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>}</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#af994c9d46caf44087197e86bb1be0f31">  260</a></span><span class="keywordtype">unsigned</span> TargetSchedModel::computeInstrLatency(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>() &amp;&amp; <span class="stringliteral">&quot;Only call this function with a SchedModel&quot;</span>);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordtype">unsigned</span> SCIdx = TII-&gt;<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(Opcode).<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a87b307b08bc0acbbf95fab6bca87983c">computeInstrLatency</a>(*STI, SCIdx));</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>}</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#adb6e223c45e270c5b14fbdc934d059c4">  266</a></span><span class="keywordtype">unsigned</span> TargetSchedModel::computeInstrLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>())</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a87b307b08bc0acbbf95fab6bca87983c">computeInstrLatency</a>(*STI, *TII, Inst));</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordflow">return</span> computeInstrLatency(Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>}</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a486f9d8524dbb66766ea27c02709d3c7">  273</a></span>TargetSchedModel::computeInstrLatency(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                                      <span class="keywordtype">bool</span> UseDefaultDefLatency)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">// For the itinerary model, fall back to the old subtarget hook.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="comment">// Allow subtargets to compute Bundle latencies outside the machine model.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isBundle() ||</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>      (!<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>() &amp;&amp; !UseDefaultDefLatency))</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="keywordflow">return</span> TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(&amp;InstrItins, *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">isValid</a>())</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>      <span class="keywordflow">return</span> computeInstrLatency(*SCDesc);</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  }</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keywordflow">return</span> TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(SchedModel, *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>}</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">  289</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">TargetSchedModel::</a></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">computeOutputLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefOperIdx,</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DepMI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keywordflow">if</span> (!SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a17c82641b0ce9632ce1baaf54a71db6e">isOutOfOrder</a>())</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="comment">// Out-of-order processor can dispatch WAW dependencies in the same cycle.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="comment">// Treat predication as a data dependency for out-of-order cpus. In-order</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="comment">// cpus do not need to treat predicated writes specially.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="comment">// TODO: The following hack exists because predication passes do not</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="comment">// correctly append imp-use operands, and readsReg() strangely returns false</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="comment">// for predicated defs.</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="keywordtype">unsigned</span> Reg = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(DefOperIdx).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">if</span> (!DepMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">readsRegister</a>(Reg, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &amp;&amp; TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(*DepMI))</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="keywordflow">return</span> computeInstrLatency(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="comment">// If we have a per operand scheduling model, check if this def is writing</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="comment">// an unbuffered resource. If so, it treated like an in-order cpu.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">isValid</a>()) {</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *PRI = STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#af31aa7690c77c36f2ffeb083b9917804">getWriteProcResBegin</a>(SCDesc),</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>             *PRE = STI-&gt;<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a08d8cf817aece246e6f804227cfbea77">getWriteProcResEnd</a>(SCDesc); PRI != PRE; ++PRI) {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>        <span class="keywordflow">if</span> (!SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">getProcResource</a>(PRI-&gt;ProcResourceIdx)-&gt;<a class="code hl_variable" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>)</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>          <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>      }</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>}</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="keywordtype">double</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">  325</a></span><a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">TargetSchedModel::computeReciprocalThroughput</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>()) {</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="keywordtype">unsigned</span> SchedClass = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDesc().getSchedClass();</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ae119a8f604442c5d6b0abb586d6aa03e">MCSchedModel::getReciprocalThroughput</a>(SchedClass,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                                                 *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">getInstrItineraries</a>());</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  }</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>())</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ae119a8f604442c5d6b0abb586d6aa03e">MCSchedModel::getReciprocalThroughput</a>(*STI, *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordflow">return</span> 0.0;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>}</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="keywordtype">double</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a1b043aa01b559cc6f27b63a85332884b">  339</a></span><a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">TargetSchedModel::computeReciprocalThroughput</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keywordtype">unsigned</span> SchedClass = TII-&gt;<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(Opcode).<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">hasInstrItineraries</a>())</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ae119a8f604442c5d6b0abb586d6aa03e">MCSchedModel::getReciprocalThroughput</a>(SchedClass,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                                                 *<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">getInstrItineraries</a>());</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>()) {</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc = *SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#a3837bacedb8dfa32c6a3b949bfdd6877">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="keywordflow">if</span> (SCDesc.<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">isValid</a>() &amp;&amp; !SCDesc.<a class="code hl_function" href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">isVariant</a>())</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ae119a8f604442c5d6b0abb586d6aa03e">MCSchedModel::getReciprocalThroughput</a>(*STI, SCDesc);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  }</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordflow">return</span> 0.0;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>}</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="keywordtype">double</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#aed578032bbe3df337204c7557ec687f1">  354</a></span><a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">TargetSchedModel::computeReciprocalThroughput</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>())</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">return</span> SchedModel.<a class="code hl_function" href="structllvm_1_1MCSchedModel.html#ae119a8f604442c5d6b0abb586d6aa03e">getReciprocalThroughput</a>(*STI, *TII, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">computeReciprocalThroughput</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>}</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a3545a9491d4dcf823feb79f6eb37e3ee"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aMCInstrItineraries_8h_html"><div class="ttname"><a href="MCInstrItineraries_8h.html">MCInstrItineraries.h</a></div></div>
<div class="ttc" id="aMCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aScalarEvolution_8cpp_html_a139eacd669113b3a982b9c3a6240b3bd"><div class="ttname"><a href="ScalarEvolution_8cpp.html#a139eacd669113b3a982b9c3a6240b3bd">gcd</a></div><div class="ttdeci">static const APInt gcd(const SCEVConstant *C1, const SCEVConstant *C2)</div><div class="ttdef"><b>Definition:</b> <a href="ScalarEvolution_8cpp_source.html#l03315">ScalarEvolution.cpp:3315</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSchedule_8cpp_html_a0402c8e75bccfb666de451d465cd0ac5"><div class="ttname"><a href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a></div><div class="ttdeci">static unsigned findUseIdx(const MachineInstr *MI, unsigned UseOperIdx)</div><div class="ttdoc">Find the use index of this operand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00173">TargetSchedule.cpp:173</a></div></div>
<div class="ttc" id="aTargetSchedule_8cpp_html_a53077df79c9287854b0082944955b854"><div class="ttname"><a href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a></div><div class="ttdeci">static unsigned capLatency(int Cycles)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00126">TargetSchedule.cpp:126</a></div></div>
<div class="ttc" id="aTargetSchedule_8cpp_html_a55c6dc9a8968eb907f6fa1310c968bea"><div class="ttname"><a href="TargetSchedule_8cpp.html#a55c6dc9a8968eb907f6fa1310c968bea">EnableSchedModel</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSchedModel(&quot;schedmodel&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Use TargetSchedModel for latency lookup&quot;))</div></div>
<div class="ttc" id="aTargetSchedule_8cpp_html_a59ae110735f7370384bca779e21b67df"><div class="ttname"><a href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a></div><div class="ttdeci">static unsigned lcm(unsigned A, unsigned B)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00057">TargetSchedule.cpp:57</a></div></div>
<div class="ttc" id="aTargetSchedule_8cpp_html_a7ee47bba7fdfe2b4de0b767f6d493c26"><div class="ttname"><a href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a></div><div class="ttdeci">static unsigned findDefIdx(const MachineInstr *MI, unsigned DefOperIdx)</div><div class="ttdoc">Find the def index of this operand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00157">TargetSchedule.cpp:157</a></div></div>
<div class="ttc" id="aTargetSchedule_8cpp_html_ad34cc79b63d7e8cf5d89e49d31609913"><div class="ttname"><a href="TargetSchedule_8cpp.html#ad34cc79b63d7e8cf5d89e49d31609913">EnableSchedItins</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSchedItins(&quot;scheditins&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Use InstrItineraryData for latency lookup&quot;))</div></div>
<div class="ttc" id="aTargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html_a035351039a05ded742d1958d3d63d92b"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a035351039a05ded742d1958d3d63d92b">llvm::InstrItineraryData::getNumMicroOps</a></div><div class="ttdeci">int getNumMicroOps(unsigned ItinClassIndx) const</div><div class="ttdoc">Return the number of micro-ops that the given class decodes to.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00225">MCInstrItineraries.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html_a70cf5735a63513dea34475b5812d520a"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">llvm::InstrItineraryData::getOperandCycle</a></div><div class="ttdeci">int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const</div><div class="ttdoc">Return the cycle for the given class and operand.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00164">MCInstrItineraries.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html_affe6bc9136f849e9b46fbccf620b3409"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">llvm::InstrItineraryData::isEmpty</a></div><div class="ttdeci">bool isEmpty() const</div><div class="ttdoc">Returns true if there are no itineraries.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00123">MCInstrItineraries.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a03a564c2840cb8d27314596549fc04b8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const</div><div class="ttdoc">Return the scheduling class for this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00582">MCInstrDesc.h:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00175">MCInstrDesc.h:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html_a176ca2c9108a997dcfd8aadf4c0f0fa0"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a560b9033e7d2c267cf51dbf4244ecf10"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const</div><div class="ttdoc">Set if this operand is a optional def.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00095">MCInstrDesc.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a08d8cf817aece246e6f804227cfbea77"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a08d8cf817aece246e6f804227cfbea77">llvm::MCSubtargetInfo::getWriteProcResEnd</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResEnd(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00164">MCSubtargetInfo.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a1060a7c37903fcc791a20d9d0c994c25"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a1060a7c37903fcc791a20d9d0c994c25">llvm::MCSubtargetInfo::getReadAdvanceCycles</a></div><div class="ttdeci">int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, unsigned WriteResID) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00177">MCSubtargetInfo.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a36abba0bcbba153c7227e631eae79e7a"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a36abba0bcbba153c7227e631eae79e7a">llvm::MCSubtargetInfo::getWriteLatencyEntry</a></div><div class="ttdeci">const MCWriteLatencyEntry * getWriteLatencyEntry(const MCSchedClassDesc *SC, unsigned DefIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00169">MCSubtargetInfo.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_af1487bf00f68f02583117ffa23d79619"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af1487bf00f68f02583117ffa23d79619">llvm::MCSubtargetInfo::initInstrItins</a></div><div class="ttdeci">void initInstrItins(InstrItineraryData &amp;InstrItins) const</div><div class="ttdoc">Initialize an InstrItineraryData instance.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8cpp_source.html#l00314">MCSubtargetInfo.cpp:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_af31aa7690c77c36f2ffeb083b9917804"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af31aa7690c77c36f2ffeb083b9917804">llvm::MCSubtargetInfo::getWriteProcResBegin</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResBegin(const MCSchedClassDesc *SC) const</div><div class="ttdoc">Return an iterator at the first process resource consumed by the given scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00160">MCSubtargetInfo.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_af907ecc18c1f4f0bce8a9e2eb449ffb8"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af907ecc18c1f4f0bce8a9e2eb449ffb8">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel &amp; getSchedModel() const</div><div class="ttdoc">Get the machine model for this subtarget's CPU.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00156">MCSubtargetInfo.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a6878ab58973ee157b7fdc2ca4cfff886"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6878ab58973ee157b7fdc2ca4cfff886">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01169">MachineInstr.h:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a75a5f7e3b3d4ec79610b4e556d2f35ce"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a75a5f7e3b3d4ec79610b4e556d2f35ce">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00424">MachineInstr.h:424</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_acaeaa72d4f5f8423ebade5ac38060b42"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">llvm::MachineInstr::isTransient</a></div><div class="ttdeci">bool isTransient() const</div><div class="ttdoc">Return true if this is a transient instruction that is either very likely to be eliminated during reg...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01142">MachineInstr.h:1142</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3be9857a09c82046b77a71918b5e214f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const</div><div class="ttdoc">readsReg - Returns true if this operand reads the previous value of its register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00447">MachineOperand.h:447</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00364">MachineOperand.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00344">SmallVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1Statistic_html_ac65ea5cb0bdcf0245798f1e0cba5bc9c"><div class="ttname"><a href="classllvm_1_1Statistic.html#ac65ea5cb0bdcf0245798f1e0cba5bc9c">llvm::Statistic::init</a></div><div class="ttdeci">Statistic &amp; init()</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8h_source.html#l00157">Statistic.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a16bf43322793449e23ced7810ac16ecb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the number of u-operations the given machine instruction will be decoded to on the target cpu.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01069">TargetInstrInfo.cpp:1069</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a40b007b7655df2b53760e67a557cb876"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01038">TargetInstrInfo.cpp:1038</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01205">TargetInstrInfo.h:1205</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac45af359a246cde99ce09578e3998985"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const</div><div class="ttdoc">Compute the instruction latency of a given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01100">TargetInstrInfo.cpp:1100</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae5424d7c9e608bd5b2087f1021908a08"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI) const</div><div class="ttdoc">Return the default expected latency for a def based on its opcode.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01085">TargetInstrInfo.cpp:1085</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a1de64b19d5863e1dbbdd3c0ae81ecdb3"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a1de64b19d5863e1dbbdd3c0ae81ecdb3">llvm::TargetSchedModel::mustEndGroup</a></div><div class="ttdeci">bool mustEndGroup(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return true if current group must end.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00096">TargetSchedule.cpp:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a572a0c9d17306d9414106ad1cf4c8052"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00039">TargetSchedule.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a5a00ff1e3eb19fe4001d742d93f8fade"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a5a00ff1e3eb19fe4001d742d93f8fade">llvm::TargetSchedModel::computeOutputLatency</a></div><div class="ttdeci">unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *DepMI) const</div><div class="ttdoc">Output dependency latency of a pair of defs of the same register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00289">TargetSchedule.cpp:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a731c9c6fb702cf7ea6ae592e2d30126b"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a731c9c6fb702cf7ea6ae592e2d30126b">llvm::TargetSchedModel::mustBeginGroup</a></div><div class="ttdeci">bool mustBeginGroup(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return true if new group must begin.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00085">TargetSchedule.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_aad3a46af0e50906ff7193aa923b80c65"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const</div><div class="ttdoc">Return the MCSchedClassDesc for this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00132">TargetSchedule.cpp:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_abe764852febe90b22412f1acf299fb9e"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#abe764852febe90b22412f1acf299fb9e">llvm::TargetSchedModel::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const</div><div class="ttdoc">Compute operand latency based on the available machine model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00184">TargetSchedule.cpp:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_ace4f0c2aacc5c769605f6af20cbb91f3"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#ace4f0c2aacc5c769605f6af20cbb91f3">llvm::TargetSchedModel::computeReciprocalThroughput</a></div><div class="ttdeci">double computeReciprocalThroughput(const MachineInstr *MI) const</div><div class="ttdoc">Compute the reciprocal throughput of the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00325">TargetSchedule.cpp:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_adc6870d8a702ca4f480785afd7a1eba7"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">llvm::TargetSchedModel::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return the number of issue slots required for this MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00107">TargetSchedule.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_af1cd45c8a7d602373b7da7b5e00527d1"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af1cd45c8a7d602373b7da7b5e00527d1">llvm::TargetSchedModel::getInstrItineraries</a></div><div class="ttdeci">const InstrItineraryData * getInstrItineraries() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00079">TargetSchedule.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_afbb7dc7a2944d22184b4b57a56a167d6"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#afbb7dc7a2944d22184b4b57a56a167d6">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const</div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00043">TargetSchedule.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_acd858ed72f11db9444617740c3622608"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd858ed72f11db9444617740c3622608">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ae7cda8924c60f445e822e54c32c42314"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">llvm::TargetSubtargetInfo::resolveSchedClass</a></div><div class="ttdeci">virtual unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const</div><div class="ttdoc">Resolve a SchedClass at runtime, where SchedClass identifies an MCSchedClassDesc with the isVariant p...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00141">TargetSubtargetInfo.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01331">CommandLine.h:1333</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00145">CommandLine.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdeci">@ Latency</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00853">raw_ostream.cpp:853</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00049">MCSchedule.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1MCProcResourceDesc_html_a9d4d0cc34fcce4779dc4445d8265fffc"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">llvm::MCProcResourceDesc::NumUnits</a></div><div class="ttdeci">unsigned NumUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00034">MCSchedule.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html_a03f7e8be243cde4843e2854d91bfa082"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a03f7e8be243cde4843e2854d91bfa082">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00127">MCSchedule.h:127</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html_a4a9a1303240e655d7c3efb1057b8e7a6"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">llvm::MCSchedClassDesc::isVariant</a></div><div class="ttdeci">bool isVariant() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00130">MCSchedule.h:130</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html_aaf852a03b56b36b08ed6b0d0bd221f1c"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#aaf852a03b56b36b08ed6b0d0bd221f1c">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a></div><div class="ttdeci">uint16_t NumReadAdvanceEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00125">MCSchedule.h:125</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a17c82641b0ce9632ce1baaf54a71db6e"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a17c82641b0ce9632ce1baaf54a71db6e">llvm::MCSchedModel::isOutOfOrder</a></div><div class="ttdeci">bool isOutOfOrder() const</div><div class="ttdoc">Return true if machine supports out of order execution.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00333">MCSchedule.h:333</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a3837bacedb8dfa32c6a3b949bfdd6877"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a3837bacedb8dfa32c6a3b949bfdd6877">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00346">MCSchedule.h:346</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a5268bc4b5673e84a8f75df74b024d374"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00335">MCSchedule.h:335</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a68fa67076e0244cf21e80f2c43b6fa02"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">llvm::MCSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Does this machine model include instruction-level scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00320">MCSchedule.h:320</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_a87b307b08bc0acbbf95fab6bca87983c"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a87b307b08bc0acbbf95fab6bca87983c">llvm::MCSchedModel::computeInstrLatency</a></div><div class="ttdeci">static int computeInstrLatency(const MCSubtargetInfo &amp;STI, const MCSchedClassDesc &amp;SCDesc)</div><div class="ttdoc">Returns the latency value for the scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8cpp_source.html#l00040">MCSchedule.cpp:40</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00256">MCSchedule.h:256</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_ac7376c4db05cd0fbb107dd0b1fecc9ba"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac7376c4db05cd0fbb107dd0b1fecc9ba">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00339">MCSchedule.h:339</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_ae119a8f604442c5d6b0abb586d6aa03e"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ae119a8f604442c5d6b0abb586d6aa03e">llvm::MCSchedModel::getReciprocalThroughput</a></div><div class="ttdeci">static double getReciprocalThroughput(const MCSubtargetInfo &amp;STI, const MCSchedClassDesc &amp;SCDesc)</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8cpp_source.html#l00088">MCSchedule.cpp:88</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html_af541a495f189de322fedcb22bb236124"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#af541a495f189de322fedcb22bb236124">llvm::MCSchedModel::isComplete</a></div><div class="ttdeci">bool isComplete() const</div><div class="ttdoc">Return true if this machine model data for all instructions with a scheduling class (itinerary class ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00330">MCSchedule.h:330</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdoc">Specify the latency in cpu cycles for a particular scheduling class and def index.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00078">MCSchedule.h:78</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteLatencyEntry_html_a1f528c20ab89b1480b820d3001a10a8f"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">llvm::MCWriteLatencyEntry::WriteResourceID</a></div><div class="ttdeci">uint16_t WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00080">MCSchedule.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteLatencyEntry_html_acb109cb600fa4c75a40124a9dafd85cc"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int16_t Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00079">MCSchedule.h:79</a></div></div>
<div class="ttc" id="astructllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00403">CommandLine.h:403</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:43 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
