// Seed: 2900810545
module module_0 (
    input tri id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2
    , id_5,
    input  tri  id_3
);
  wire id_6 = id_3, id_7;
  parameter id_8 = 1'b0;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  integer id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : -1] id_27;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  xor primCall (id_12, id_4, id_13, id_14, id_5, id_3, id_9, id_6, id_1, id_10);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout reg id_6;
  inout wire id_5;
  module_2 modCall_1 (
      id_8,
      id_4,
      id_13,
      id_7,
      id_5,
      id_9,
      id_12,
      id_5,
      id_12,
      id_3,
      id_13,
      id_3,
      id_4,
      id_3,
      id_12,
      id_13,
      id_12,
      id_3,
      id_14,
      id_3,
      id_1,
      id_13,
      id_13,
      id_1,
      id_13,
      id_12
  );
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_6 = @(id_14) id_6++;
endmodule
