<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonRegisterInfo.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonRegisterInfo.cpp.html'>HexagonRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- HexagonRegisterInfo.cpp - Hexagon Register Information ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Hexagon implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonMachineFunctionInfo.h.html">"HexagonMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="HexagonTargetMachine.h.html">"HexagonTargetMachine.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MachineLocation.h.html">"llvm/MC/MachineLocation.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html">"HexagonGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm19HexagonRegisterInfoC1Ej" title='llvm::HexagonRegisterInfo::HexagonRegisterInfo' data-ref="_ZN4llvm19HexagonRegisterInfoC1Ej" data-ref-filename="_ZN4llvm19HexagonRegisterInfoC1Ej">HexagonRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1HwMode" title='HwMode' data-type='unsigned int' data-ref="1HwMode" data-ref-filename="1HwMode">HwMode</dfn>)</td></tr>
<tr><th id="45">45</th><td>    : <a class="type" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::HexagonGenRegisterInfo" title='llvm::HexagonGenRegisterInfo' data-ref="llvm::HexagonGenRegisterInfo" data-ref-filename="llvm..HexagonGenRegisterInfo">HexagonGenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#_ZN4llvm22HexagonGenRegisterInfoC1Ejjjjj" title='llvm::HexagonGenRegisterInfo::HexagonGenRegisterInfo' data-ref="_ZN4llvm22HexagonGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm22HexagonGenRegisterInfoC1Ejjjjj">(</a><span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R31" title='llvm::Hexagon::R31' data-ref="llvm::Hexagon::R31" data-ref-filename="llvm..Hexagon..R31">R31</a>, <var>0</var><i>/*DwarfFlavor*/</i>, <var>0</var><i>/*EHFlavor*/</i>,</td></tr>
<tr><th id="46">46</th><td>                             <var>0</var><i>/*PC*/</i>, <a class="local col1 ref" href="#1HwMode" title='HwMode' data-ref="1HwMode" data-ref-filename="1HwMode">HwMode</a>) {}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>bool</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj" title='llvm::HexagonRegisterInfo::isEHReturnCalleeSaveReg' data-ref="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj">isEHReturnCalleeSaveReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2R" title='R' data-type='unsigned int' data-ref="2R" data-ref-filename="2R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R0" title='llvm::Hexagon::R0' data-ref="llvm::Hexagon::R0" data-ref-filename="llvm..Hexagon..R0">R0</a> || <a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R1" title='llvm::Hexagon::R1' data-ref="llvm::Hexagon::R1" data-ref-filename="llvm..Hexagon..R1">R1</a> || <a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R2" title='llvm::Hexagon::R2' data-ref="llvm::Hexagon::R2" data-ref-filename="llvm..Hexagon..R2">R2</a> ||</td></tr>
<tr><th id="51">51</th><td>         <a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R3" title='llvm::Hexagon::R3' data-ref="llvm::Hexagon::R3" data-ref-filename="llvm..Hexagon..R3">R3</a> || <a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D0" title='llvm::Hexagon::D0' data-ref="llvm::Hexagon::D0" data-ref-filename="llvm..Hexagon..D0">D0</a> || <a class="local col2 ref" href="#2R" title='R' data-ref="2R" data-ref-filename="2R">R</a> == <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D1" title='llvm::Hexagon::D1' data-ref="llvm::Hexagon::D1" data-ref-filename="llvm..Hexagon..D1">D1</a>;</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="55">55</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::HexagonRegisterInfo::getCallerSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getCallerSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="3MF" data-ref-filename="3MF">MF</dfn>,</td></tr>
<tr><th id="56">56</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC" data-ref-filename="4RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="57">57</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="5Int32" title='Int32' data-type='const llvm::MCPhysReg [17]' data-ref="5Int32" data-ref-filename="5Int32">Int32</dfn>[] = {</td></tr>
<tr><th id="60">60</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R0" title='llvm::Hexagon::R0' data-ref="llvm::Hexagon::R0" data-ref-filename="llvm..Hexagon..R0">R0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R1" title='llvm::Hexagon::R1' data-ref="llvm::Hexagon::R1" data-ref-filename="llvm..Hexagon..R1">R1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R2" title='llvm::Hexagon::R2' data-ref="llvm::Hexagon::R2" data-ref-filename="llvm..Hexagon..R2">R2</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R3" title='llvm::Hexagon::R3' data-ref="llvm::Hexagon::R3" data-ref-filename="llvm..Hexagon..R3">R3</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R4" title='llvm::Hexagon::R4' data-ref="llvm::Hexagon::R4" data-ref-filename="llvm..Hexagon..R4">R4</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R5" title='llvm::Hexagon::R5' data-ref="llvm::Hexagon::R5" data-ref-filename="llvm..Hexagon..R5">R5</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R6" title='llvm::Hexagon::R6' data-ref="llvm::Hexagon::R6" data-ref-filename="llvm..Hexagon..R6">R6</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R7" title='llvm::Hexagon::R7' data-ref="llvm::Hexagon::R7" data-ref-filename="llvm..Hexagon..R7">R7</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R8" title='llvm::Hexagon::R8' data-ref="llvm::Hexagon::R8" data-ref-filename="llvm..Hexagon..R8">R8</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R9" title='llvm::Hexagon::R9' data-ref="llvm::Hexagon::R9" data-ref-filename="llvm..Hexagon..R9">R9</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R10" title='llvm::Hexagon::R10' data-ref="llvm::Hexagon::R10" data-ref-filename="llvm..Hexagon..R10">R10</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R11" title='llvm::Hexagon::R11' data-ref="llvm::Hexagon::R11" data-ref-filename="llvm..Hexagon..R11">R11</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R12" title='llvm::Hexagon::R12' data-ref="llvm::Hexagon::R12" data-ref-filename="llvm..Hexagon..R12">R12</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R13" title='llvm::Hexagon::R13' data-ref="llvm::Hexagon::R13" data-ref-filename="llvm..Hexagon..R13">R13</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R14" title='llvm::Hexagon::R14' data-ref="llvm::Hexagon::R14" data-ref-filename="llvm..Hexagon..R14">R14</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R15" title='llvm::Hexagon::R15' data-ref="llvm::Hexagon::R15" data-ref-filename="llvm..Hexagon..R15">R15</a>, <var>0</var></td></tr>
<tr><th id="61">61</th><td>  };</td></tr>
<tr><th id="62">62</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="6Int64" title='Int64' data-type='const llvm::MCPhysReg [9]' data-ref="6Int64" data-ref-filename="6Int64">Int64</dfn>[] = {</td></tr>
<tr><th id="63">63</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D0" title='llvm::Hexagon::D0' data-ref="llvm::Hexagon::D0" data-ref-filename="llvm..Hexagon..D0">D0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D1" title='llvm::Hexagon::D1' data-ref="llvm::Hexagon::D1" data-ref-filename="llvm..Hexagon..D1">D1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D2" title='llvm::Hexagon::D2' data-ref="llvm::Hexagon::D2" data-ref-filename="llvm..Hexagon..D2">D2</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D3" title='llvm::Hexagon::D3' data-ref="llvm::Hexagon::D3" data-ref-filename="llvm..Hexagon..D3">D3</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D4" title='llvm::Hexagon::D4' data-ref="llvm::Hexagon::D4" data-ref-filename="llvm..Hexagon..D4">D4</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D5" title='llvm::Hexagon::D5' data-ref="llvm::Hexagon::D5" data-ref-filename="llvm..Hexagon..D5">D5</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D6" title='llvm::Hexagon::D6' data-ref="llvm::Hexagon::D6" data-ref-filename="llvm..Hexagon..D6">D6</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D7" title='llvm::Hexagon::D7' data-ref="llvm::Hexagon::D7" data-ref-filename="llvm..Hexagon..D7">D7</a>, <var>0</var></td></tr>
<tr><th id="64">64</th><td>  };</td></tr>
<tr><th id="65">65</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="7Pred" title='Pred' data-type='const llvm::MCPhysReg [5]' data-ref="7Pred" data-ref-filename="7Pred">Pred</dfn>[] = {</td></tr>
<tr><th id="66">66</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::P0" title='llvm::Hexagon::P0' data-ref="llvm::Hexagon::P0" data-ref-filename="llvm..Hexagon..P0">P0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::P1" title='llvm::Hexagon::P1' data-ref="llvm::Hexagon::P1" data-ref-filename="llvm..Hexagon..P1">P1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::P2" title='llvm::Hexagon::P2' data-ref="llvm::Hexagon::P2" data-ref-filename="llvm..Hexagon..P2">P2</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::P3" title='llvm::Hexagon::P3' data-ref="llvm::Hexagon::P3" data-ref-filename="llvm..Hexagon..P3">P3</a>, <var>0</var></td></tr>
<tr><th id="67">67</th><td>  };</td></tr>
<tr><th id="68">68</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="8VecSgl" title='VecSgl' data-type='const llvm::MCPhysReg [33]' data-ref="8VecSgl" data-ref-filename="8VecSgl">VecSgl</dfn>[] = {</td></tr>
<tr><th id="69">69</th><td>     <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V0" title='llvm::Hexagon::V0' data-ref="llvm::Hexagon::V0" data-ref-filename="llvm..Hexagon..V0">V0</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V1" title='llvm::Hexagon::V1' data-ref="llvm::Hexagon::V1" data-ref-filename="llvm..Hexagon..V1">V1</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V2" title='llvm::Hexagon::V2' data-ref="llvm::Hexagon::V2" data-ref-filename="llvm..Hexagon..V2">V2</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V3" title='llvm::Hexagon::V3' data-ref="llvm::Hexagon::V3" data-ref-filename="llvm..Hexagon..V3">V3</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V4" title='llvm::Hexagon::V4' data-ref="llvm::Hexagon::V4" data-ref-filename="llvm..Hexagon..V4">V4</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V5" title='llvm::Hexagon::V5' data-ref="llvm::Hexagon::V5" data-ref-filename="llvm..Hexagon..V5">V5</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V6" title='llvm::Hexagon::V6' data-ref="llvm::Hexagon::V6" data-ref-filename="llvm..Hexagon..V6">V6</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V7" title='llvm::Hexagon::V7' data-ref="llvm::Hexagon::V7" data-ref-filename="llvm..Hexagon..V7">V7</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V8" title='llvm::Hexagon::V8' data-ref="llvm::Hexagon::V8" data-ref-filename="llvm..Hexagon..V8">V8</a>,  <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V9" title='llvm::Hexagon::V9' data-ref="llvm::Hexagon::V9" data-ref-filename="llvm..Hexagon..V9">V9</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V10" title='llvm::Hexagon::V10' data-ref="llvm::Hexagon::V10" data-ref-filename="llvm..Hexagon..V10">V10</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V11" title='llvm::Hexagon::V11' data-ref="llvm::Hexagon::V11" data-ref-filename="llvm..Hexagon..V11">V11</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V12" title='llvm::Hexagon::V12' data-ref="llvm::Hexagon::V12" data-ref-filename="llvm..Hexagon..V12">V12</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V13" title='llvm::Hexagon::V13' data-ref="llvm::Hexagon::V13" data-ref-filename="llvm..Hexagon..V13">V13</a>,</td></tr>
<tr><th id="70">70</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V14" title='llvm::Hexagon::V14' data-ref="llvm::Hexagon::V14" data-ref-filename="llvm..Hexagon..V14">V14</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V15" title='llvm::Hexagon::V15' data-ref="llvm::Hexagon::V15" data-ref-filename="llvm..Hexagon..V15">V15</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V16" title='llvm::Hexagon::V16' data-ref="llvm::Hexagon::V16" data-ref-filename="llvm..Hexagon..V16">V16</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V17" title='llvm::Hexagon::V17' data-ref="llvm::Hexagon::V17" data-ref-filename="llvm..Hexagon..V17">V17</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V18" title='llvm::Hexagon::V18' data-ref="llvm::Hexagon::V18" data-ref-filename="llvm..Hexagon..V18">V18</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V19" title='llvm::Hexagon::V19' data-ref="llvm::Hexagon::V19" data-ref-filename="llvm..Hexagon..V19">V19</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V20" title='llvm::Hexagon::V20' data-ref="llvm::Hexagon::V20" data-ref-filename="llvm..Hexagon..V20">V20</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V21" title='llvm::Hexagon::V21' data-ref="llvm::Hexagon::V21" data-ref-filename="llvm..Hexagon..V21">V21</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V22" title='llvm::Hexagon::V22' data-ref="llvm::Hexagon::V22" data-ref-filename="llvm..Hexagon..V22">V22</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V23" title='llvm::Hexagon::V23' data-ref="llvm::Hexagon::V23" data-ref-filename="llvm..Hexagon..V23">V23</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V24" title='llvm::Hexagon::V24' data-ref="llvm::Hexagon::V24" data-ref-filename="llvm..Hexagon..V24">V24</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V25" title='llvm::Hexagon::V25' data-ref="llvm::Hexagon::V25" data-ref-filename="llvm..Hexagon..V25">V25</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V26" title='llvm::Hexagon::V26' data-ref="llvm::Hexagon::V26" data-ref-filename="llvm..Hexagon..V26">V26</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V27" title='llvm::Hexagon::V27' data-ref="llvm::Hexagon::V27" data-ref-filename="llvm..Hexagon..V27">V27</a>,</td></tr>
<tr><th id="71">71</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V28" title='llvm::Hexagon::V28' data-ref="llvm::Hexagon::V28" data-ref-filename="llvm..Hexagon..V28">V28</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V29" title='llvm::Hexagon::V29' data-ref="llvm::Hexagon::V29" data-ref-filename="llvm..Hexagon..V29">V29</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V30" title='llvm::Hexagon::V30' data-ref="llvm::Hexagon::V30" data-ref-filename="llvm..Hexagon..V30">V30</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::V31" title='llvm::Hexagon::V31' data-ref="llvm::Hexagon::V31" data-ref-filename="llvm..Hexagon..V31">V31</a>,   <var>0</var></td></tr>
<tr><th id="72">72</th><td>  };</td></tr>
<tr><th id="73">73</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="9VecDbl" title='VecDbl' data-type='const llvm::MCPhysReg [17]' data-ref="9VecDbl" data-ref-filename="9VecDbl">VecDbl</dfn>[] = {</td></tr>
<tr><th id="74">74</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W0" title='llvm::Hexagon::W0' data-ref="llvm::Hexagon::W0" data-ref-filename="llvm..Hexagon..W0">W0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W1" title='llvm::Hexagon::W1' data-ref="llvm::Hexagon::W1" data-ref-filename="llvm..Hexagon..W1">W1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W2" title='llvm::Hexagon::W2' data-ref="llvm::Hexagon::W2" data-ref-filename="llvm..Hexagon..W2">W2</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W3" title='llvm::Hexagon::W3' data-ref="llvm::Hexagon::W3" data-ref-filename="llvm..Hexagon..W3">W3</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W4" title='llvm::Hexagon::W4' data-ref="llvm::Hexagon::W4" data-ref-filename="llvm..Hexagon..W4">W4</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W5" title='llvm::Hexagon::W5' data-ref="llvm::Hexagon::W5" data-ref-filename="llvm..Hexagon..W5">W5</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W6" title='llvm::Hexagon::W6' data-ref="llvm::Hexagon::W6" data-ref-filename="llvm..Hexagon..W6">W6</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W7" title='llvm::Hexagon::W7' data-ref="llvm::Hexagon::W7" data-ref-filename="llvm..Hexagon..W7">W7</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W8" title='llvm::Hexagon::W8' data-ref="llvm::Hexagon::W8" data-ref-filename="llvm..Hexagon..W8">W8</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W9" title='llvm::Hexagon::W9' data-ref="llvm::Hexagon::W9" data-ref-filename="llvm..Hexagon..W9">W9</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W10" title='llvm::Hexagon::W10' data-ref="llvm::Hexagon::W10" data-ref-filename="llvm..Hexagon..W10">W10</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W11" title='llvm::Hexagon::W11' data-ref="llvm::Hexagon::W11" data-ref-filename="llvm..Hexagon..W11">W11</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W12" title='llvm::Hexagon::W12' data-ref="llvm::Hexagon::W12" data-ref-filename="llvm..Hexagon..W12">W12</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W13" title='llvm::Hexagon::W13' data-ref="llvm::Hexagon::W13" data-ref-filename="llvm..Hexagon..W13">W13</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W14" title='llvm::Hexagon::W14' data-ref="llvm::Hexagon::W14" data-ref-filename="llvm..Hexagon..W14">W14</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::W15" title='llvm::Hexagon::W15' data-ref="llvm::Hexagon::W15" data-ref-filename="llvm..Hexagon..W15">W15</a>, <var>0</var></td></tr>
<tr><th id="75">75</th><td>  };</td></tr>
<tr><th id="76">76</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="10VecPred" title='VecPred' data-type='const llvm::MCPhysReg [5]' data-ref="10VecPred" data-ref-filename="10VecPred">VecPred</dfn>[] = {</td></tr>
<tr><th id="77">77</th><td>    <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::Q0" title='llvm::Hexagon::Q0' data-ref="llvm::Hexagon::Q0" data-ref-filename="llvm..Hexagon..Q0">Q0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::Q1" title='llvm::Hexagon::Q1' data-ref="llvm::Hexagon::Q1" data-ref-filename="llvm..Hexagon..Q1">Q1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::Q2" title='llvm::Hexagon::Q2' data-ref="llvm::Hexagon::Q2" data-ref-filename="llvm..Hexagon..Q2">Q2</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::Q3" title='llvm::Hexagon::Q3' data-ref="llvm::Hexagon::Q3" data-ref-filename="llvm..Hexagon..Q3">Q3</a>, <var>0</var></td></tr>
<tr><th id="78">78</th><td>  };</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC" data-ref-filename="4RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="81">81</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClassID" title='llvm::Hexagon::IntRegsRegClassID' data-ref="llvm::Hexagon::IntRegsRegClassID" data-ref-filename="llvm..Hexagon..IntRegsRegClassID">IntRegsRegClassID</a>:</td></tr>
<tr><th id="82">82</th><td>      <b>return</b> <a class="local col5 ref" href="#5Int32" title='Int32' data-ref="5Int32" data-ref-filename="5Int32">Int32</a>;</td></tr>
<tr><th id="83">83</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClassID" title='llvm::Hexagon::DoubleRegsRegClassID' data-ref="llvm::Hexagon::DoubleRegsRegClassID" data-ref-filename="llvm..Hexagon..DoubleRegsRegClassID">DoubleRegsRegClassID</a>:</td></tr>
<tr><th id="84">84</th><td>      <b>return</b> <a class="local col6 ref" href="#6Int64" title='Int64' data-ref="6Int64" data-ref-filename="6Int64">Int64</a>;</td></tr>
<tr><th id="85">85</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClassID" title='llvm::Hexagon::PredRegsRegClassID' data-ref="llvm::Hexagon::PredRegsRegClassID" data-ref-filename="llvm..Hexagon..PredRegsRegClassID">PredRegsRegClassID</a>:</td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <a class="local col7 ref" href="#7Pred" title='Pred' data-ref="7Pred" data-ref-filename="7Pred">Pred</a>;</td></tr>
<tr><th id="87">87</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClassID" title='llvm::Hexagon::HvxVRRegClassID' data-ref="llvm::Hexagon::HvxVRRegClassID" data-ref-filename="llvm..Hexagon..HvxVRRegClassID">HvxVRRegClassID</a>:</td></tr>
<tr><th id="88">88</th><td>      <b>return</b> <a class="local col8 ref" href="#8VecSgl" title='VecSgl' data-ref="8VecSgl" data-ref-filename="8VecSgl">VecSgl</a>;</td></tr>
<tr><th id="89">89</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClassID" title='llvm::Hexagon::HvxWRRegClassID' data-ref="llvm::Hexagon::HvxWRRegClassID" data-ref-filename="llvm..Hexagon..HvxWRRegClassID">HvxWRRegClassID</a>:</td></tr>
<tr><th id="90">90</th><td>      <b>return</b> <a class="local col9 ref" href="#9VecDbl" title='VecDbl' data-ref="9VecDbl" data-ref-filename="9VecDbl">VecDbl</a>;</td></tr>
<tr><th id="91">91</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxQRRegClassID" title='llvm::Hexagon::HvxQRRegClassID' data-ref="llvm::Hexagon::HvxQRRegClassID" data-ref-filename="llvm..Hexagon..HvxQRRegClassID">HvxQRRegClassID</a>:</td></tr>
<tr><th id="92">92</th><td>      <b>return</b> <a class="local col0 ref" href="#10VecPred" title='VecPred' data-ref="10VecPred" data-ref-filename="10VecPred">VecPred</a>;</td></tr>
<tr><th id="93">93</th><td>    <b>default</b>:</td></tr>
<tr><th id="94">94</th><td>      <b>break</b>;</td></tr>
<tr><th id="95">95</th><td>  }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="11Empty" title='Empty' data-type='const llvm::MCPhysReg [1]' data-ref="11Empty" data-ref-filename="11Empty">Empty</dfn>[] = { <var>0</var> };</td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="98">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="99">99</th><td>  dbgs() &lt;&lt; <q>"Register class: "</q> &lt;&lt; getRegClassName(RC) &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="98">endif</span></u></td></tr>
<tr><th id="101">101</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="102">102</th><td>  <b>return</b> <a class="local col1 ref" href="#11Empty" title='Empty' data-ref="11Empty" data-ref-filename="11Empty">Empty</a>;</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="107">107</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="12MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="12MF" data-ref-filename="12MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="108">108</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="13CalleeSavedRegsV3" title='CalleeSavedRegsV3' data-type='const llvm::MCPhysReg [13]' data-ref="13CalleeSavedRegsV3" data-ref-filename="13CalleeSavedRegsV3">CalleeSavedRegsV3</dfn>[] = {</td></tr>
<tr><th id="109">109</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R16" title='llvm::Hexagon::R16' data-ref="llvm::Hexagon::R16" data-ref-filename="llvm..Hexagon..R16">R16</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R17" title='llvm::Hexagon::R17' data-ref="llvm::Hexagon::R17" data-ref-filename="llvm..Hexagon..R17">R17</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R18" title='llvm::Hexagon::R18' data-ref="llvm::Hexagon::R18" data-ref-filename="llvm..Hexagon..R18">R18</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R19" title='llvm::Hexagon::R19' data-ref="llvm::Hexagon::R19" data-ref-filename="llvm..Hexagon..R19">R19</a>,</td></tr>
<tr><th id="110">110</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R20" title='llvm::Hexagon::R20' data-ref="llvm::Hexagon::R20" data-ref-filename="llvm..Hexagon..R20">R20</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R21" title='llvm::Hexagon::R21' data-ref="llvm::Hexagon::R21" data-ref-filename="llvm..Hexagon..R21">R21</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R22" title='llvm::Hexagon::R22' data-ref="llvm::Hexagon::R22" data-ref-filename="llvm..Hexagon..R22">R22</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R23" title='llvm::Hexagon::R23' data-ref="llvm::Hexagon::R23" data-ref-filename="llvm..Hexagon..R23">R23</a>,</td></tr>
<tr><th id="111">111</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R24" title='llvm::Hexagon::R24' data-ref="llvm::Hexagon::R24" data-ref-filename="llvm..Hexagon..R24">R24</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R25" title='llvm::Hexagon::R25' data-ref="llvm::Hexagon::R25" data-ref-filename="llvm..Hexagon..R25">R25</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R26" title='llvm::Hexagon::R26' data-ref="llvm::Hexagon::R26" data-ref-filename="llvm..Hexagon..R26">R26</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R27" title='llvm::Hexagon::R27' data-ref="llvm::Hexagon::R27" data-ref-filename="llvm..Hexagon..R27">R27</a>, <var>0</var></td></tr>
<tr><th id="112">112</th><td>  };</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i>// Functions that contain a call to __builtin_eh_return also save the first 4</i></td></tr>
<tr><th id="115">115</th><td><i>  // parameter registers.</i></td></tr>
<tr><th id="116">116</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="14CalleeSavedRegsV3EHReturn" title='CalleeSavedRegsV3EHReturn' data-type='const llvm::MCPhysReg [17]' data-ref="14CalleeSavedRegsV3EHReturn" data-ref-filename="14CalleeSavedRegsV3EHReturn">CalleeSavedRegsV3EHReturn</dfn>[] = {</td></tr>
<tr><th id="117">117</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R0" title='llvm::Hexagon::R0' data-ref="llvm::Hexagon::R0" data-ref-filename="llvm..Hexagon..R0">R0</a>,    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R1" title='llvm::Hexagon::R1' data-ref="llvm::Hexagon::R1" data-ref-filename="llvm..Hexagon..R1">R1</a>,    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R2" title='llvm::Hexagon::R2' data-ref="llvm::Hexagon::R2" data-ref-filename="llvm..Hexagon..R2">R2</a>,    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R3" title='llvm::Hexagon::R3' data-ref="llvm::Hexagon::R3" data-ref-filename="llvm..Hexagon..R3">R3</a>,</td></tr>
<tr><th id="118">118</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R16" title='llvm::Hexagon::R16' data-ref="llvm::Hexagon::R16" data-ref-filename="llvm..Hexagon..R16">R16</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R17" title='llvm::Hexagon::R17' data-ref="llvm::Hexagon::R17" data-ref-filename="llvm..Hexagon..R17">R17</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R18" title='llvm::Hexagon::R18' data-ref="llvm::Hexagon::R18" data-ref-filename="llvm..Hexagon..R18">R18</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R19" title='llvm::Hexagon::R19' data-ref="llvm::Hexagon::R19" data-ref-filename="llvm..Hexagon..R19">R19</a>,</td></tr>
<tr><th id="119">119</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R20" title='llvm::Hexagon::R20' data-ref="llvm::Hexagon::R20" data-ref-filename="llvm..Hexagon..R20">R20</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R21" title='llvm::Hexagon::R21' data-ref="llvm::Hexagon::R21" data-ref-filename="llvm..Hexagon..R21">R21</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R22" title='llvm::Hexagon::R22' data-ref="llvm::Hexagon::R22" data-ref-filename="llvm..Hexagon..R22">R22</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R23" title='llvm::Hexagon::R23' data-ref="llvm::Hexagon::R23" data-ref-filename="llvm..Hexagon..R23">R23</a>,</td></tr>
<tr><th id="120">120</th><td>    <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R24" title='llvm::Hexagon::R24' data-ref="llvm::Hexagon::R24" data-ref-filename="llvm..Hexagon..R24">R24</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R25" title='llvm::Hexagon::R25' data-ref="llvm::Hexagon::R25" data-ref-filename="llvm..Hexagon..R25">R25</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R26" title='llvm::Hexagon::R26' data-ref="llvm::Hexagon::R26" data-ref-filename="llvm..Hexagon..R26">R26</a>,   <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R27" title='llvm::Hexagon::R27' data-ref="llvm::Hexagon::R27" data-ref-filename="llvm..Hexagon..R27">R27</a>, <var>0</var></td></tr>
<tr><th id="121">121</th><td>  };</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <dfn class="local col5 decl" id="15HasEHReturn" title='HasEHReturn' data-type='bool' data-ref="15HasEHReturn" data-ref-filename="15HasEHReturn">HasEHReturn</dfn> = <a class="local col2 ref" href="#12MF" title='MF' data-ref="12MF" data-ref-filename="12MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo" data-ref-filename="llvm..HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="HexagonMachineFunctionInfo.h.html#_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv" title='llvm::HexagonMachineFunctionInfo::hasEHReturn' data-ref="_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv" data-ref-filename="_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv">hasEHReturn</a>();</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <a class="local col5 ref" href="#15HasEHReturn" title='HasEHReturn' data-ref="15HasEHReturn" data-ref-filename="15HasEHReturn">HasEHReturn</a> ? <a class="local col4 ref" href="#14CalleeSavedRegsV3EHReturn" title='CalleeSavedRegsV3EHReturn' data-ref="14CalleeSavedRegsV3EHReturn" data-ref-filename="14CalleeSavedRegsV3EHReturn">CalleeSavedRegsV3EHReturn</a> : <a class="local col3 ref" href="#13CalleeSavedRegsV3" title='CalleeSavedRegsV3' data-ref="13CalleeSavedRegsV3" data-ref-filename="13CalleeSavedRegsV3">CalleeSavedRegsV3</a>;</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::HexagonRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(</td></tr>
<tr><th id="130">130</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="16MF" data-ref-filename="16MF">MF</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a>) <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::HexagonCSR_RegMask" title='llvm::HexagonCSR_RegMask' data-ref="llvm::HexagonCSR_RegMask" data-ref-filename="llvm..HexagonCSR_RegMask">HexagonCSR_RegMask</a>;</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="17MF" data-ref-filename="17MF">MF</dfn>)</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> {</td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col8 decl" id="18Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="138">138</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R29" title='llvm::Hexagon::R29' data-ref="llvm::Hexagon::R29" data-ref-filename="llvm..Hexagon..R29">R29</a>);</td></tr>
<tr><th id="139">139</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R30" title='llvm::Hexagon::R30' data-ref="llvm::Hexagon::R30" data-ref-filename="llvm..Hexagon..R30">R30</a>);</td></tr>
<tr><th id="140">140</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R31" title='llvm::Hexagon::R31' data-ref="llvm::Hexagon::R31" data-ref-filename="llvm..Hexagon..R31">R31</a>);</td></tr>
<tr><th id="141">141</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::VTMP" title='llvm::Hexagon::VTMP' data-ref="llvm::Hexagon::VTMP" data-ref-filename="llvm..Hexagon..VTMP">VTMP</a>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i>// Guest registers.</i></td></tr>
<tr><th id="144">144</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::GELR" title='llvm::Hexagon::GELR' data-ref="llvm::Hexagon::GELR" data-ref-filename="llvm..Hexagon..GELR">GELR</a>);        <i>// G0</i></td></tr>
<tr><th id="145">145</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::GSR" title='llvm::Hexagon::GSR' data-ref="llvm::Hexagon::GSR" data-ref-filename="llvm..Hexagon..GSR">GSR</a>);         <i>// G1</i></td></tr>
<tr><th id="146">146</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::GOSP" title='llvm::Hexagon::GOSP' data-ref="llvm::Hexagon::GOSP" data-ref-filename="llvm..Hexagon..GOSP">GOSP</a>);        <i>// G2</i></td></tr>
<tr><th id="147">147</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::G3" title='llvm::Hexagon::G3' data-ref="llvm::Hexagon::G3" data-ref-filename="llvm..Hexagon..G3">G3</a>);          <i>// G3</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i>// Control registers.</i></td></tr>
<tr><th id="150">150</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::SA0" title='llvm::Hexagon::SA0' data-ref="llvm::Hexagon::SA0" data-ref-filename="llvm..Hexagon..SA0">SA0</a>);         <i>// C0</i></td></tr>
<tr><th id="151">151</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::LC0" title='llvm::Hexagon::LC0' data-ref="llvm::Hexagon::LC0" data-ref-filename="llvm..Hexagon..LC0">LC0</a>);         <i>// C1</i></td></tr>
<tr><th id="152">152</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::SA1" title='llvm::Hexagon::SA1' data-ref="llvm::Hexagon::SA1" data-ref-filename="llvm..Hexagon..SA1">SA1</a>);         <i>// C2</i></td></tr>
<tr><th id="153">153</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::LC1" title='llvm::Hexagon::LC1' data-ref="llvm::Hexagon::LC1" data-ref-filename="llvm..Hexagon..LC1">LC1</a>);         <i>// C3</i></td></tr>
<tr><th id="154">154</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::P3_0" title='llvm::Hexagon::P3_0' data-ref="llvm::Hexagon::P3_0" data-ref-filename="llvm..Hexagon..P3_0">P3_0</a>);        <i>// C4</i></td></tr>
<tr><th id="155">155</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::USR" title='llvm::Hexagon::USR' data-ref="llvm::Hexagon::USR" data-ref-filename="llvm..Hexagon..USR">USR</a>);         <i>// C8</i></td></tr>
<tr><th id="156">156</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PC" title='llvm::Hexagon::PC' data-ref="llvm::Hexagon::PC" data-ref-filename="llvm..Hexagon..PC">PC</a>);          <i>// C9</i></td></tr>
<tr><th id="157">157</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::UGP" title='llvm::Hexagon::UGP' data-ref="llvm::Hexagon::UGP" data-ref-filename="llvm..Hexagon..UGP">UGP</a>);         <i>// C10</i></td></tr>
<tr><th id="158">158</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::GP" title='llvm::Hexagon::GP' data-ref="llvm::Hexagon::GP" data-ref-filename="llvm..Hexagon..GP">GP</a>);          <i>// C11</i></td></tr>
<tr><th id="159">159</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::CS0" title='llvm::Hexagon::CS0' data-ref="llvm::Hexagon::CS0" data-ref-filename="llvm..Hexagon..CS0">CS0</a>);         <i>// C12</i></td></tr>
<tr><th id="160">160</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::CS1" title='llvm::Hexagon::CS1' data-ref="llvm::Hexagon::CS1" data-ref-filename="llvm..Hexagon..CS1">CS1</a>);         <i>// C13</i></td></tr>
<tr><th id="161">161</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::UPCYCLELO" title='llvm::Hexagon::UPCYCLELO' data-ref="llvm::Hexagon::UPCYCLELO" data-ref-filename="llvm..Hexagon..UPCYCLELO">UPCYCLELO</a>);   <i>// C14</i></td></tr>
<tr><th id="162">162</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::UPCYCLEHI" title='llvm::Hexagon::UPCYCLEHI' data-ref="llvm::Hexagon::UPCYCLEHI" data-ref-filename="llvm..Hexagon..UPCYCLEHI">UPCYCLEHI</a>);   <i>// C15</i></td></tr>
<tr><th id="163">163</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::FRAMELIMIT" title='llvm::Hexagon::FRAMELIMIT' data-ref="llvm::Hexagon::FRAMELIMIT" data-ref-filename="llvm..Hexagon..FRAMELIMIT">FRAMELIMIT</a>);  <i>// C16</i></td></tr>
<tr><th id="164">164</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::FRAMEKEY" title='llvm::Hexagon::FRAMEKEY' data-ref="llvm::Hexagon::FRAMEKEY" data-ref-filename="llvm..Hexagon..FRAMEKEY">FRAMEKEY</a>);    <i>// C17</i></td></tr>
<tr><th id="165">165</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PKTCOUNTLO" title='llvm::Hexagon::PKTCOUNTLO' data-ref="llvm::Hexagon::PKTCOUNTLO" data-ref-filename="llvm..Hexagon..PKTCOUNTLO">PKTCOUNTLO</a>);  <i>// C18</i></td></tr>
<tr><th id="166">166</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PKTCOUNTHI" title='llvm::Hexagon::PKTCOUNTHI' data-ref="llvm::Hexagon::PKTCOUNTHI" data-ref-filename="llvm..Hexagon..PKTCOUNTHI">PKTCOUNTHI</a>);  <i>// C19</i></td></tr>
<tr><th id="167">167</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::UTIMERLO" title='llvm::Hexagon::UTIMERLO' data-ref="llvm::Hexagon::UTIMERLO" data-ref-filename="llvm..Hexagon..UTIMERLO">UTIMERLO</a>);    <i>// C30</i></td></tr>
<tr><th id="168">168</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::UTIMERHI" title='llvm::Hexagon::UTIMERHI' data-ref="llvm::Hexagon::UTIMERHI" data-ref-filename="llvm..Hexagon..UTIMERHI">UTIMERHI</a>);    <i>// C31</i></td></tr>
<tr><th id="169">169</th><td>  <i>// Out of the control registers, only C8 is explicitly defined in</i></td></tr>
<tr><th id="170">170</th><td><i>  // HexagonRegisterInfo.td. If others are defined, make sure to add</i></td></tr>
<tr><th id="171">171</th><td><i>  // them here as well.</i></td></tr>
<tr><th id="172">172</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::C8" title='llvm::Hexagon::C8' data-ref="llvm::Hexagon::C8" data-ref-filename="llvm..Hexagon..C8">C8</a>);</td></tr>
<tr><th id="173">173</th><td>  <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::USR_OVF" title='llvm::Hexagon::USR_OVF' data-ref="llvm::Hexagon::USR_OVF" data-ref-filename="llvm..Hexagon..USR_OVF">USR_OVF</a>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Leveraging these registers will require more work to recognize</i></td></tr>
<tr><th id="176">176</th><td><i>  // the new semantics posed, Hi/LoVec patterns, etc.</i></td></tr>
<tr><th id="177">177</th><td><i>  // Note well: if enabled, they should be restricted to only</i></td></tr>
<tr><th id="178">178</th><td><i>  // where `HST.useHVXOps() &amp;&amp; HST.hasV67Ops()` is true.</i></td></tr>
<tr><th id="179">179</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned short' data-ref="19Reg" data-ref-filename="19Reg">Reg</dfn> : <span class="namespace">Hexagon_MC::</span><a class="ref fn" href="MCTargetDesc/HexagonMCTargetDesc.h.html#_ZN4llvm10Hexagon_MC13GetVectRegRevEv" title='llvm::Hexagon_MC::GetVectRegRev' data-ref="_ZN4llvm10Hexagon_MC13GetVectRegRevEv" data-ref-filename="_ZN4llvm10Hexagon_MC13GetVectRegRevEv">GetVectRegRev</a>())</td></tr>
<tr><th id="180">180</th><td>    <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg" data-ref-filename="19Reg">Reg</a>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF" data-ref-filename="17MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget14hasReservedR19Ev" title='llvm::HexagonSubtarget::hasReservedR19' data-ref="_ZNK4llvm16HexagonSubtarget14hasReservedR19Ev" data-ref-filename="_ZNK4llvm16HexagonSubtarget14hasReservedR19Ev">hasReservedR19</a>())</td></tr>
<tr><th id="183">183</th><td>    <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R19" title='llvm::Hexagon::R19' data-ref="llvm::Hexagon::R19" data-ref-filename="llvm..Hexagon..R19">R19</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="20x" title='x' data-type='int' data-ref="20x" data-ref-filename="20x">x</dfn> = <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv" data-ref-filename="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col0 ref" href="#20x" title='x' data-ref="20x" data-ref-filename="20x">x</a> &gt;= <var>0</var>; <a class="local col0 ref" href="#20x" title='x' data-ref="20x" data-ref-filename="20x">x</a> = <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj" data-ref-filename="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col0 ref" href="#20x" title='x' data-ref="20x" data-ref-filename="20x">x</a>))</td></tr>
<tr><th id="186">186</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#20x" title='x' data-ref="20x" data-ref-filename="20x">x</a>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <b>return</b> <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>void</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::HexagonRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="21II" title='II' data-type='MachineBasicBlock::iterator' data-ref="21II" data-ref-filename="21II">II</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                              <em>int</em> <dfn class="local col2 decl" id="22SPAdj" title='SPAdj' data-type='int' data-ref="22SPAdj" data-ref-filename="22SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23FIOp" title='FIOp' data-type='unsigned int' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="24RS" title='RS' data-type='llvm::RegScavenger *' data-ref="24RS" data-ref-filename="24RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="195">195</th><td>  <i>//</i></td></tr>
<tr><th id="196">196</th><td><i>  // Hexagon_TODO: Do we need to enforce this for Hexagon?</i></td></tr>
<tr><th id="197">197</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI" data-ref-filename="25MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#21II" title='II' data-ref="21II" data-ref-filename="21II">II</a>;</td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MB" title='MB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MB" data-ref-filename="26MB">MB</dfn> = *<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="27MF" data-ref-filename="27MF">MF</dfn> = *<a class="local col6 ref" href="#26MB" title='MB' data-ref="26MB" data-ref-filename="26MB">MB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="202">202</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="28HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="28HST" data-ref-filename="28HST">HST</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="203">203</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="29HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="29HII" data-ref-filename="29HII">HII</dfn> = *<a class="local col8 ref" href="#28HST" title='HST' data-ref="28HST" data-ref-filename="28HST">HST</a>.<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="204">204</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="30HFI" title='HFI' data-type='const llvm::HexagonFrameLowering &amp;' data-ref="30HFI" data-ref-filename="30HFI">HFI</dfn> = *<a class="local col8 ref" href="#28HST" title='HST' data-ref="28HST" data-ref-filename="28HST">HST</a>.<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="31BP" title='BP' data-type='llvm::Register' data-ref="31BP" data-ref-filename="31BP">BP</dfn>;</td></tr>
<tr><th id="207">207</th><td>  <em>int</em> <dfn class="local col2 decl" id="32FI" title='FI' data-type='int' data-ref="32FI" data-ref-filename="32FI">FI</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23FIOp" title='FIOp' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="208">208</th><td>  <i>// Select the base pointer (BP) and calculate the actual offset from BP</i></td></tr>
<tr><th id="209">209</th><td><i>  // to the beginning of the object at index FI.</i></td></tr>
<tr><th id="210">210</th><td>  <em>int</em> <dfn class="local col3 decl" id="33Offset" title='Offset' data-type='int' data-ref="33Offset" data-ref-filename="33Offset">Offset</dfn> = <a class="local col0 ref" href="#30HFI" title='HFI' data-ref="30HFI" data-ref-filename="30HFI">HFI</a>.<a class="virtual ref fn" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" title='llvm::HexagonFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" data-ref-filename="_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE">getFrameIndexReference</a>(<a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>, <a class="local col2 ref" href="#32FI" title='FI' data-ref="32FI" data-ref-filename="32FI">FI</a>, <span class='refarg'><a class="local col1 ref" href="#31BP" title='BP' data-ref="31BP" data-ref-filename="31BP">BP</a></span>).<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="211">211</th><td>  <i>// Add the offset from the instruction.</i></td></tr>
<tr><th id="212">212</th><td>  <em>int</em> <dfn class="local col4 decl" id="34RealOffset" title='RealOffset' data-type='int' data-ref="34RealOffset" data-ref-filename="34RealOffset">RealOffset</dfn> = <a class="local col3 ref" href="#33Offset" title='Offset' data-ref="33Offset" data-ref-filename="33Offset">Offset</a> + <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23FIOp" title='FIOp' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <dfn class="local col5 decl" id="35IsKill" title='IsKill' data-type='bool' data-ref="35IsKill" data-ref-filename="35IsKill">IsKill</dfn> = <b>false</b>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36Opc" title='Opc' data-type='unsigned int' data-ref="36Opc" data-ref-filename="36Opc">Opc</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="216">216</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36Opc" title='Opc' data-ref="36Opc" data-ref-filename="36Opc">Opc</a>) {</td></tr>
<tr><th id="217">217</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_fia" title='llvm::Hexagon::PS_fia' data-ref="llvm::Hexagon::PS_fia" data-ref-filename="llvm..Hexagon..PS_fia">PS_fia</a>:</td></tr>
<tr><th id="218">218</th><td>      <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col9 ref" href="#29HII" title='HII' data-ref="29HII" data-ref-filename="29HII">HII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_addi" title='llvm::Hexagon::A2_addi' data-ref="llvm::Hexagon::A2_addi" data-ref-filename="llvm..Hexagon..A2_addi">A2_addi</a>));</td></tr>
<tr><th id="219">219</th><td>      <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23FIOp" title='FIOp' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col4 ref" href="#34RealOffset" title='RealOffset' data-ref="34RealOffset" data-ref-filename="34RealOffset">RealOffset</a>);</td></tr>
<tr><th id="220">220</th><td>      <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#23FIOp" title='FIOp' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</a>+<var>1</var>);</td></tr>
<tr><th id="221">221</th><td>      <b>return</b>;</td></tr>
<tr><th id="222">222</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_fi" title='llvm::Hexagon::PS_fi' data-ref="llvm::Hexagon::PS_fi" data-ref-filename="llvm..Hexagon..PS_fi">PS_fi</a>:</td></tr>
<tr><th id="223">223</th><td>      <i>// Set up the instruction for updating below.</i></td></tr>
<tr><th id="224">224</th><td>      <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col9 ref" href="#29HII" title='HII' data-ref="29HII" data-ref-filename="29HII">HII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_addi" title='llvm::Hexagon::A2_addi' data-ref="llvm::Hexagon::A2_addi" data-ref-filename="llvm..Hexagon..A2_addi">A2_addi</a>));</td></tr>
<tr><th id="225">225</th><td>      <b>break</b>;</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29HII" title='HII' data-ref="29HII" data-ref-filename="29HII">HII</a>.<a class="ref fn" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb" title='llvm::HexagonInstrInfo::isValidOffset' data-ref="_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb">isValidOffset</a>(<a class="local col6 ref" href="#36Opc" title='Opc' data-ref="36Opc" data-ref-filename="36Opc">Opc</a>, <a class="local col4 ref" href="#34RealOffset" title='RealOffset' data-ref="34RealOffset" data-ref-filename="34RealOffset">RealOffset</a>, <b>this</b>)) {</td></tr>
<tr><th id="229">229</th><td>    <i>// If the offset is not valid, calculate the address in a temporary</i></td></tr>
<tr><th id="230">230</th><td><i>    // register and use it with offset 0.</i></td></tr>
<tr><th id="231">231</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="37MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="37MRI" data-ref-filename="37MRI">MRI</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF" data-ref-filename="27MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38TmpR" title='TmpR' data-type='llvm::Register' data-ref="38TmpR" data-ref-filename="38TmpR">TmpR</dfn> = <a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI" data-ref-filename="37MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>);</td></tr>
<tr><th id="233">233</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL" data-ref-filename="39DL">DL</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="234">234</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#26MB" title='MB' data-ref="26MB" data-ref-filename="26MB">MB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#21II" title='II' data-ref="21II" data-ref-filename="21II">II</a>, <a class="local col9 ref" href="#39DL" title='DL' data-ref="39DL" data-ref-filename="39DL">DL</a>, <a class="local col9 ref" href="#29HII" title='HII' data-ref="29HII" data-ref-filename="29HII">HII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_addi" title='llvm::Hexagon::A2_addi' data-ref="llvm::Hexagon::A2_addi" data-ref-filename="llvm..Hexagon..A2_addi">A2_addi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#38TmpR" title='TmpR' data-ref="38TmpR" data-ref-filename="38TmpR">TmpR</a>)</td></tr>
<tr><th id="235">235</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31BP" title='BP' data-ref="31BP" data-ref-filename="31BP">BP</a>)</td></tr>
<tr><th id="236">236</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#34RealOffset" title='RealOffset' data-ref="34RealOffset" data-ref-filename="34RealOffset">RealOffset</a>);</td></tr>
<tr><th id="237">237</th><td>    <a class="local col1 ref" href="#31BP" title='BP' data-ref="31BP" data-ref-filename="31BP">BP</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#38TmpR" title='TmpR' data-ref="38TmpR" data-ref-filename="38TmpR">TmpR</a>;</td></tr>
<tr><th id="238">238</th><td>    <a class="local col4 ref" href="#34RealOffset" title='RealOffset' data-ref="34RealOffset" data-ref-filename="34RealOffset">RealOffset</a> = <var>0</var>;</td></tr>
<tr><th id="239">239</th><td>    <a class="local col5 ref" href="#35IsKill" title='IsKill' data-ref="35IsKill" data-ref-filename="35IsKill">IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23FIOp" title='FIOp' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31BP" title='BP' data-ref="31BP" data-ref-filename="31BP">BP</a>, <b>false</b>, <b>false</b>, <a class="local col5 ref" href="#35IsKill" title='IsKill' data-ref="35IsKill" data-ref-filename="35IsKill">IsKill</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#23FIOp" title='FIOp' data-ref="23FIOp" data-ref-filename="23FIOp">FIOp</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col4 ref" href="#34RealOffset" title='RealOffset' data-ref="34RealOffset" data-ref-filename="34RealOffset">RealOffset</a>);</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>bool</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::HexagonRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr *' data-ref="40MI" data-ref-filename="40MI">MI</dfn>,</td></tr>
<tr><th id="248">248</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="41SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="41SrcRC" data-ref-filename="41SrcRC">SrcRC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42SubReg" title='SubReg' data-type='unsigned int' data-ref="42SubReg" data-ref-filename="42SubReg">SubReg</dfn>,</td></tr>
<tr><th id="249">249</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="43DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="43DstRC" data-ref-filename="43DstRC">DstRC</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="44DstSubReg" data-ref-filename="44DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="250">250</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="45NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="45NewRC" data-ref-filename="45NewRC">NewRC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col6 decl" id="46LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="46LIS" data-ref-filename="46LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="251">251</th><td>  <i>// Coalescing will extend the live interval of the destination register.</i></td></tr>
<tr><th id="252">252</th><td><i>  // If the destination register is a vector pair, avoid introducing function</i></td></tr>
<tr><th id="253">253</th><td><i>  // calls into the interval, since it could result in a spilling of a pair</i></td></tr>
<tr><th id="254">254</th><td><i>  // instead of a single vector.</i></td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn> = *<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a> &amp;<dfn class="local col8 decl" id="48HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="48HST" data-ref-filename="48HST">HST</dfn> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="257">257</th><td>  <b>if</b> (!<a class="local col8 ref" href="#48HST" title='HST' data-ref="48HST" data-ref-filename="48HST">HST</a>.<a class="ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" title='llvm::HexagonSubtarget::useHVXOps' data-ref="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv">useHVXOps</a>() || <a class="local col5 ref" href="#45NewRC" title='NewRC' data-ref="45NewRC" data-ref-filename="45NewRC">NewRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() != <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClass" title='llvm::Hexagon::HvxWRRegClass' data-ref="llvm::Hexagon::HvxWRRegClass" data-ref-filename="llvm..Hexagon..HvxWRRegClass">HvxWRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>())</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>  <em>bool</em> <dfn class="local col9 decl" id="49SmallSrc" title='SmallSrc' data-type='bool' data-ref="49SmallSrc" data-ref-filename="49SmallSrc">SmallSrc</dfn> = <a class="local col1 ref" href="#41SrcRC" title='SrcRC' data-ref="41SrcRC" data-ref-filename="41SrcRC">SrcRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClass" title='llvm::Hexagon::HvxVRRegClass' data-ref="llvm::Hexagon::HvxVRRegClass" data-ref-filename="llvm..Hexagon..HvxVRRegClass">HvxVRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="260">260</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50SmallDst" title='SmallDst' data-type='bool' data-ref="50SmallDst" data-ref-filename="50SmallDst">SmallDst</dfn> = <a class="local col3 ref" href="#43DstRC" title='DstRC' data-ref="43DstRC" data-ref-filename="43DstRC">DstRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClass" title='llvm::Hexagon::HvxVRRegClass' data-ref="llvm::Hexagon::HvxVRRegClass" data-ref-filename="llvm..Hexagon..HvxVRRegClass">HvxVRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (!<a class="local col9 ref" href="#49SmallSrc" title='SmallSrc' data-ref="49SmallSrc" data-ref-filename="49SmallSrc">SmallSrc</a> &amp;&amp; !<a class="local col0 ref" href="#50SmallDst" title='SmallDst' data-ref="50SmallDst" data-ref-filename="50SmallDst">SmallDst</a>)</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="51DstReg" title='DstReg' data-type='llvm::Register' data-ref="51DstReg" data-ref-filename="51DstReg">DstReg</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="265">265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="52SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="52SrcReg" data-ref-filename="52SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="266">266</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes" data-ref-filename="llvm..SlotIndexes">SlotIndexes</a> &amp;<dfn class="local col3 decl" id="53Indexes" title='Indexes' data-type='const llvm::SlotIndexes &amp;' data-ref="53Indexes" data-ref-filename="53Indexes">Indexes</dfn> = *<a class="local col6 ref" href="#46LIS" title='LIS' data-ref="46LIS" data-ref-filename="46LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv" data-ref-filename="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="267">267</th><td>  <em>auto</em> <dfn class="local col4 decl" id="54HasCall" title='HasCall' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp:267:18)' data-ref="54HasCall" data-ref-filename="54HasCall">HasCall</dfn> = [&amp;<a class="local col3 ref" href="#53Indexes" title='Indexes' data-ref="53Indexes" data-ref-filename="53Indexes">Indexes</a>] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment" data-ref-filename="llvm..LiveRange..Segment">Segment</a> &amp;<dfn class="local col5 decl" id="55S" title='S' data-type='const LiveInterval::Segment &amp;' data-ref="55S" data-ref-filename="55S">S</dfn>) {</td></tr>
<tr><th id="268">268</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="56I" title='I' data-type='llvm::SlotIndex' data-ref="56I" data-ref-filename="56I">I</dfn> = <a class="local col5 ref" href="#55S" title='S' data-ref="55S" data-ref-filename="55S">S</a>.<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start" data-ref-filename="llvm..LiveRange..Segment..start">start</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>(), <dfn class="local col7 decl" id="57E" title='E' data-type='llvm::SlotIndex' data-ref="57E" data-ref-filename="57E">E</dfn> = <a class="local col5 ref" href="#55S" title='S' data-ref="55S" data-ref-filename="55S">S</a>.<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="269">269</th><td>         <a class="local col6 ref" href="#56I" title='I' data-ref="56I" data-ref-filename="56I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_" data-ref-filename="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#57E" title='E' data-ref="57E" data-ref-filename="57E">E</a>; <a class="local col6 ref" href="#56I" title='I' data-ref="56I" data-ref-filename="56I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_" data-ref-filename="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col6 ref" href="#56I" title='I' data-ref="56I" data-ref-filename="56I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getNextIndexEv" title='llvm::SlotIndex::getNextIndex' data-ref="_ZNK4llvm9SlotIndex12getNextIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getNextIndexEv">getNextIndex</a>()) {</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="58MI" data-ref-filename="58MI"><a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a></dfn> = <a class="local col3 ref" href="#53Indexes" title='Indexes' data-ref="53Indexes" data-ref-filename="53Indexes">Indexes</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#56I" title='I' data-ref="56I" data-ref-filename="56I">I</a>))</td></tr>
<tr><th id="271">271</th><td>        <b>if</b> (<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="272">272</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="273">273</th><td>    }</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="275">275</th><td>  };</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (<a class="local col9 ref" href="#49SmallSrc" title='SmallSrc' data-ref="49SmallSrc" data-ref-filename="49SmallSrc">SmallSrc</a> == <a class="local col0 ref" href="#50SmallDst" title='SmallDst' data-ref="50SmallDst" data-ref-filename="50SmallDst">SmallDst</a>) {</td></tr>
<tr><th id="278">278</th><td>    <i>// Both must be true, because the case for both being false was</i></td></tr>
<tr><th id="279">279</th><td><i>    // checked earlier. Both registers will be coalesced into a register</i></td></tr>
<tr><th id="280">280</th><td><i>    // of a wider class (HvxWR), and we don't want its live range to</i></td></tr>
<tr><th id="281">281</th><td><i>    // span over calls.</i></td></tr>
<tr><th id="282">282</th><td>    <b>return</b> !<a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col6 ref" href="#46LIS" title='LIS' data-ref="46LIS" data-ref-filename="46LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#51DstReg" title='DstReg' data-ref="51DstReg" data-ref-filename="51DstReg">DstReg</a>)</span>, <a class="tu ref fn fake" href="#267" title='llvm::HexagonRegisterInfo::shouldCoalesce(llvm::MachineInstr *, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, llvm::LiveIntervals &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_" data-ref-filename="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_"></a><a class="local col4 ref" href="#54HasCall" title='HasCall' data-ref="54HasCall" data-ref-filename="54HasCall">HasCall</a>) &amp;&amp;</td></tr>
<tr><th id="283">283</th><td>           !<a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col6 ref" href="#46LIS" title='LIS' data-ref="46LIS" data-ref-filename="46LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#52SrcReg" title='SrcReg' data-ref="52SrcReg" data-ref-filename="52SrcReg">SrcReg</a>)</span>, <a class="tu ref fn fake" href="#267" title='llvm::HexagonRegisterInfo::shouldCoalesce(llvm::MachineInstr *, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, llvm::LiveIntervals &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_" data-ref-filename="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_"></a><a class="local col4 ref" href="#54HasCall" title='HasCall' data-ref="54HasCall" data-ref-filename="54HasCall">HasCall</a>);</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// If one register is large (HvxWR) and the other is small (HvxVR), then</i></td></tr>
<tr><th id="287">287</th><td><i>  // coalescing is ok if the large is already live across a function call,</i></td></tr>
<tr><th id="288">288</th><td><i>  // or if the small one is not.</i></td></tr>
<tr><th id="289">289</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59SmallReg" title='SmallReg' data-type='unsigned int' data-ref="59SmallReg" data-ref-filename="59SmallReg">SmallReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#49SmallSrc" title='SmallSrc' data-ref="49SmallSrc" data-ref-filename="49SmallSrc">SmallSrc</a> ? <a class="local col2 ref" href="#52SrcReg" title='SrcReg' data-ref="52SrcReg" data-ref-filename="52SrcReg">SrcReg</a> : <a class="local col1 ref" href="#51DstReg" title='DstReg' data-ref="51DstReg" data-ref-filename="51DstReg">DstReg</a>;</td></tr>
<tr><th id="290">290</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60LargeReg" title='LargeReg' data-type='unsigned int' data-ref="60LargeReg" data-ref-filename="60LargeReg">LargeReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#49SmallSrc" title='SmallSrc' data-ref="49SmallSrc" data-ref-filename="49SmallSrc">SmallSrc</a> ? <a class="local col1 ref" href="#51DstReg" title='DstReg' data-ref="51DstReg" data-ref-filename="51DstReg">DstReg</a> : <a class="local col2 ref" href="#52SrcReg" title='SrcReg' data-ref="52SrcReg" data-ref-filename="52SrcReg">SrcReg</a>;</td></tr>
<tr><th id="291">291</th><td>  <b>return</b>  <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col6 ref" href="#46LIS" title='LIS' data-ref="46LIS" data-ref-filename="46LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#60LargeReg" title='LargeReg' data-ref="60LargeReg" data-ref-filename="60LargeReg">LargeReg</a>)</span>, <a class="tu ref fn fake" href="#267" title='llvm::HexagonRegisterInfo::shouldCoalesce(llvm::MachineInstr *, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, llvm::LiveIntervals &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_" data-ref-filename="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_"></a><a class="local col4 ref" href="#54HasCall" title='HasCall' data-ref="54HasCall" data-ref-filename="54HasCall">HasCall</a>) ||</td></tr>
<tr><th id="292">292</th><td>         !<a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col6 ref" href="#46LIS" title='LIS' data-ref="46LIS" data-ref-filename="46LIS">LIS</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#59SmallReg" title='SmallReg' data-ref="59SmallReg" data-ref-filename="59SmallReg">SmallReg</a>)</span>, <a class="tu ref fn fake" href="#267" title='llvm::HexagonRegisterInfo::shouldCoalesce(llvm::MachineInstr *, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, unsigned int, const llvm::TargetRegisterClass *, llvm::LiveIntervals &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_" data-ref-filename="_ZZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsEEN3$_0C1ERKS8_"></a><a class="local col4 ref" href="#54HasCall" title='HasCall' data-ref="54HasCall" data-ref-filename="54HasCall">HasCall</a>);</td></tr>
<tr><th id="293">293</th><td>}</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv" title='llvm::HexagonRegisterInfo::getRARegister' data-ref="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv">getRARegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R31" title='llvm::Hexagon::R31' data-ref="llvm::Hexagon::R31" data-ref-filename="llvm..Hexagon..R31">R31</a>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a></td></tr>
<tr><th id="302">302</th><td>                                               &amp;<dfn class="local col1 decl" id="61MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="61MF" data-ref-filename="61MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>  <em>const</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering" data-ref-filename="llvm..HexagonFrameLowering">HexagonFrameLowering</a> *<dfn class="local col2 decl" id="62TFI" title='TFI' data-type='const llvm::HexagonFrameLowering *' data-ref="62TFI" data-ref-filename="62TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#_ZN4llvm22HexagonGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::HexagonGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm22HexagonGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm22HexagonGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>);</td></tr>
<tr><th id="304">304</th><td>  <b>if</b> (<a class="local col2 ref" href="#62TFI" title='TFI' data-ref="62TFI" data-ref-filename="62TFI">TFI</a>-&gt;<a class="virtual ref fn" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF" data-ref-filename="61MF">MF</a>))</td></tr>
<tr><th id="305">305</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</a>();</td></tr>
<tr><th id="306">306</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R30" title='llvm::Hexagon::R30' data-ref="llvm::Hexagon::R30" data-ref-filename="llvm..Hexagon..R30">R30</a>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R29" title='llvm::Hexagon::R29' data-ref="llvm::Hexagon::R29" data-ref-filename="llvm..Hexagon..R29">R29</a>;</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</dfn>(</td></tr>
<tr><th id="321">321</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="63RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="63RC" data-ref-filename="63RC">RC</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="64GenIdx" title='GenIdx' data-type='unsigned int' data-ref="64GenIdx" data-ref-filename="64GenIdx">GenIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="322">322</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(GenIdx == Hexagon::ps_sub_lo || GenIdx == Hexagon::ps_sub_hi);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="65ISub" title='ISub' data-type='const unsigned int [2]' data-ref="65ISub" data-ref-filename="65ISub">ISub</dfn>[] = { <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::isub_lo" title='llvm::Hexagon::isub_lo' data-ref="llvm::Hexagon::isub_lo" data-ref-filename="llvm..Hexagon..isub_lo">isub_lo</a>, <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::isub_hi" title='llvm::Hexagon::isub_hi' data-ref="llvm::Hexagon::isub_hi" data-ref-filename="llvm..Hexagon..isub_hi">isub_hi</a> };</td></tr>
<tr><th id="325">325</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="66VSub" title='VSub' data-type='const unsigned int [2]' data-ref="66VSub" data-ref-filename="66VSub">VSub</dfn>[] = { <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::vsub_lo" title='llvm::Hexagon::vsub_lo' data-ref="llvm::Hexagon::vsub_lo" data-ref-filename="llvm..Hexagon..vsub_lo">vsub_lo</a>, <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::vsub_hi" title='llvm::Hexagon::vsub_hi' data-ref="llvm::Hexagon::vsub_hi" data-ref-filename="llvm..Hexagon..vsub_hi">vsub_hi</a> };</td></tr>
<tr><th id="326">326</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="67WSub" title='WSub' data-type='const unsigned int [2]' data-ref="67WSub" data-ref-filename="67WSub">WSub</dfn>[] = { <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::wsub_lo" title='llvm::Hexagon::wsub_lo' data-ref="llvm::Hexagon::wsub_lo" data-ref-filename="llvm..Hexagon..wsub_lo">wsub_lo</a>, <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::wsub_hi" title='llvm::Hexagon::wsub_hi' data-ref="llvm::Hexagon::wsub_hi" data-ref-filename="llvm..Hexagon..wsub_hi">wsub_hi</a> };</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <b>switch</b> (<a class="local col3 ref" href="#63RC" title='RC' data-ref="63RC" data-ref-filename="63RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="329">329</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::CtrRegs64RegClassID" title='llvm::Hexagon::CtrRegs64RegClassID' data-ref="llvm::Hexagon::CtrRegs64RegClassID" data-ref-filename="llvm..Hexagon..CtrRegs64RegClassID">CtrRegs64RegClassID</a>:</td></tr>
<tr><th id="330">330</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClassID" title='llvm::Hexagon::DoubleRegsRegClassID' data-ref="llvm::Hexagon::DoubleRegsRegClassID" data-ref-filename="llvm..Hexagon..DoubleRegsRegClassID">DoubleRegsRegClassID</a>:</td></tr>
<tr><th id="331">331</th><td>      <b>return</b> <a class="local col5 ref" href="#65ISub" title='ISub' data-ref="65ISub" data-ref-filename="65ISub">ISub</a>[<a class="local col4 ref" href="#64GenIdx" title='GenIdx' data-ref="64GenIdx" data-ref-filename="64GenIdx">GenIdx</a>];</td></tr>
<tr><th id="332">332</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClassID" title='llvm::Hexagon::HvxWRRegClassID' data-ref="llvm::Hexagon::HvxWRRegClassID" data-ref-filename="llvm..Hexagon..HvxWRRegClassID">HvxWRRegClassID</a>:</td></tr>
<tr><th id="333">333</th><td>      <b>return</b> <a class="local col6 ref" href="#66VSub" title='VSub' data-ref="66VSub" data-ref-filename="66VSub">VSub</a>[<a class="local col4 ref" href="#64GenIdx" title='GenIdx' data-ref="64GenIdx" data-ref-filename="64GenIdx">GenIdx</a>];</td></tr>
<tr><th id="334">334</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVQRRegClassID" title='llvm::Hexagon::HvxVQRRegClassID' data-ref="llvm::Hexagon::HvxVQRRegClassID" data-ref-filename="llvm..Hexagon..HvxVQRRegClassID">HvxVQRRegClassID</a>:</td></tr>
<tr><th id="335">335</th><td>      <b>return</b> <a class="local col7 ref" href="#67WSub" title='WSub' data-ref="67WSub" data-ref-filename="67WSub">WSub</a>[<a class="local col4 ref" href="#64GenIdx" title='GenIdx' data-ref="64GenIdx" data-ref-filename="64GenIdx">GenIdx</a>];</td></tr>
<tr><th id="336">336</th><td>  }</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="68SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="68SuperRC" data-ref-filename="68SuperRC"><a class="local col8 ref" href="#68SuperRC" title='SuperRC' data-ref="68SuperRC" data-ref-filename="68SuperRC">SuperRC</a></dfn> = *<a class="local col3 ref" href="#63RC" title='RC' data-ref="63RC" data-ref-filename="63RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" title='llvm::TargetRegisterClass::getSuperClasses' data-ref="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv">getSuperClasses</a>())</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(*<a class="local col8 ref" href="#68SuperRC" title='SuperRC' data-ref="68SuperRC" data-ref-filename="68SuperRC">SuperRC</a>, <a class="local col4 ref" href="#64GenIdx" title='GenIdx' data-ref="64GenIdx" data-ref-filename="64GenIdx">GenIdx</a>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register class"</q>);</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><em>bool</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="69MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="69MF" data-ref-filename="69MF">MF</dfn>)</td></tr>
<tr><th id="345">345</th><td>      <em>const</em> {</td></tr>
<tr><th id="346">346</th><td>  <b>return</b> <a class="local col9 ref" href="#69MF" title='MF' data-ref="69MF" data-ref-filename="69MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="virtual ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="virtual ref fn" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#69MF" title='MF' data-ref="69MF" data-ref-filename="69MF">MF</a>);</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="350">350</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::HexagonRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="70MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="70MF" data-ref-filename="70MF">MF</dfn>,</td></tr>
<tr><th id="351">351</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="71Kind" title='Kind' data-type='unsigned int' data-ref="71Kind" data-ref-filename="71Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="352">352</th><td>  <b>return</b> &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>;</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv" title='llvm::HexagonRegisterInfo::getFirstCallerSavedNonParamReg' data-ref="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv">getFirstCallerSavedNonParamReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="356">356</th><td>  <b>return</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R6" title='llvm::Hexagon::R6' data-ref="llvm::Hexagon::R6" data-ref-filename="llvm..Hexagon..R6">R6</a>;</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>