
Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Mon Jul 17 11:16:32 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 371.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.346ns  (47.4% logic, 52.6% route), 17 logic levels.

 Constraint Details:

     23.346ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.031ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOF0_DE  ---     0.585      R8C8B.FCI to       R8C8B.F0 POPtimers/SLICE_26
ROUTE         1     1.383       R8C8B.F0 to       R9C8B.A0 POPtimers/Endofopticalsample_10
C0TOFCO_DE  ---     1.023       R9C8B.A0 to      R9C8B.FCO POPtimers/sample2/SLICE_79
ROUTE         1     0.000      R9C8B.FCO to      R9C8C.FCI POPtimers/sample2/n1783
FCITOFCO_D  ---     0.162      R9C8C.FCI to      R9C8C.FCO POPtimers/sample2/SLICE_78
ROUTE         1     0.000      R9C8C.FCO to      R9C8D.FCI POPtimers/sample2/n1784
FCITOFCO_D  ---     0.162      R9C8D.FCI to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.346   (47.4% logic, 52.6% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.346ns  (47.4% logic, 52.6% route), 17 logic levels.

 Constraint Details:

     23.346ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.031ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOF0_DE  ---     0.585      R8C8C.FCI to       R8C8C.F0 POPtimers/SLICE_18
ROUTE         1     1.383       R8C8C.F0 to       R9C8C.A0 POPtimers/Endofopticalsample_12
C0TOFCO_DE  ---     1.023       R9C8C.A0 to      R9C8C.FCO POPtimers/sample2/SLICE_78
ROUTE         1     0.000      R9C8C.FCO to      R9C8D.FCI POPtimers/sample2/n1784
FCITOFCO_D  ---     0.162      R9C8D.FCI to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.346   (47.4% logic, 52.6% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.346ns  (47.4% logic, 52.6% route), 17 logic levels.

 Constraint Details:

     23.346ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.031ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOFCO_D  ---     0.162      R8C8C.FCI to      R8C8C.FCO POPtimers/SLICE_18
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/n1737
FCITOF0_DE  ---     0.585      R8C8D.FCI to       R8C8D.F0 POPtimers/SLICE_17
ROUTE         1     1.383       R8C8D.F0 to       R9C8D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C8D.A0 to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.346   (47.4% logic, 52.6% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.274ns  (47.0% logic, 53.0% route), 17 logic levels.

 Constraint Details:

     23.274ns physical path delay POPtimers/freepcounter/SLICE_151 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.103ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_151 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C12A.CLK to      R8C12A.Q1 POPtimers/freepcounter/SLICE_151 (from POPtimers/freepcounter/trigger)
ROUTE         3     1.966      R8C12A.Q1 to      R7C15A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R7C15A.A1 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOFCO_D  ---     0.162      R8C8C.FCI to      R8C8C.FCO POPtimers/SLICE_18
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/n1737
FCITOF0_DE  ---     0.585      R8C8D.FCI to       R8C8D.F0 POPtimers/SLICE_17
ROUTE         1     1.383       R8C8D.F0 to       R9C8D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C8D.A0 to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.274   (47.0% logic, 53.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R8C12A.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.274ns  (47.0% logic, 53.0% route), 17 logic levels.

 Constraint Details:

     23.274ns physical path delay POPtimers/freepcounter/SLICE_151 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.103ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_151 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C12A.CLK to      R8C12A.Q1 POPtimers/freepcounter/SLICE_151 (from POPtimers/freepcounter/trigger)
ROUTE         3     1.966      R8C12A.Q1 to      R7C15A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R7C15A.A1 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOF0_DE  ---     0.585      R8C8B.FCI to       R8C8B.F0 POPtimers/SLICE_26
ROUTE         1     1.383       R8C8B.F0 to       R9C8B.A0 POPtimers/Endofopticalsample_10
C0TOFCO_DE  ---     1.023       R9C8B.A0 to      R9C8B.FCO POPtimers/sample2/SLICE_79
ROUTE         1     0.000      R9C8B.FCO to      R9C8C.FCI POPtimers/sample2/n1783
FCITOFCO_D  ---     0.162      R9C8C.FCI to      R9C8C.FCO POPtimers/sample2/SLICE_78
ROUTE         1     0.000      R9C8C.FCO to      R9C8D.FCI POPtimers/sample2/n1784
FCITOFCO_D  ---     0.162      R9C8D.FCI to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.274   (47.0% logic, 53.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R8C12A.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.274ns  (47.0% logic, 53.0% route), 17 logic levels.

 Constraint Details:

     23.274ns physical path delay POPtimers/freepcounter/SLICE_151 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.103ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_151 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C12A.CLK to      R8C12A.Q1 POPtimers/freepcounter/SLICE_151 (from POPtimers/freepcounter/trigger)
ROUTE         3     1.966      R8C12A.Q1 to      R7C15A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R7C15A.A1 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOF0_DE  ---     0.585      R8C8C.FCI to       R8C8C.F0 POPtimers/SLICE_18
ROUTE         1     1.383       R8C8C.F0 to       R9C8C.A0 POPtimers/Endofopticalsample_12
C0TOFCO_DE  ---     1.023       R9C8C.A0 to      R9C8C.FCO POPtimers/sample2/SLICE_78
ROUTE         1     0.000      R9C8C.FCO to      R9C8D.FCI POPtimers/sample2/n1784
FCITOFCO_D  ---     0.162      R9C8D.FCI to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.274   (47.0% logic, 53.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R8C12A.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.270ns  (47.2% logic, 52.8% route), 17 logic levels.

 Constraint Details:

     23.270ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.107ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF0_DE  ---     0.585     R7C15B.FCI to      R7C15B.F0 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F0 to      R5C15C.B0 POPtimers/n1211
C0TOFCO_DE  ---     1.023      R5C15C.B0 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOFCO_D  ---     0.162      R8C8C.FCI to      R8C8C.FCO POPtimers/SLICE_18
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/n1737
FCITOF1_DE  ---     0.643      R8C8D.FCI to       R8C8D.F1 POPtimers/SLICE_17
ROUTE         1     1.383       R8C8D.F1 to       R9C8D.A1 POPtimers/Endofopticalsample_15
C1TOFCO_DE  ---     0.889       R9C8D.A1 to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.270   (47.2% logic, 52.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.270ns  (47.2% logic, 52.8% route), 17 logic levels.

 Constraint Details:

     23.270ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.107ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF1_DE  ---     0.643     R7C15B.FCI to      R7C15B.F1 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F1 to      R5C15C.B1 POPtimers/n1212
C1TOFCO_DE  ---     0.889      R5C15C.B1 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOFCO_D  ---     0.162      R8C8C.FCI to      R8C8C.FCO POPtimers/SLICE_18
ROUTE         1     0.000      R8C8C.FCO to      R8C8D.FCI POPtimers/n1737
FCITOF0_DE  ---     0.585      R8C8D.FCI to       R8C8D.F0 POPtimers/SLICE_17
ROUTE         1     1.383       R8C8D.F0 to       R9C8D.A0 POPtimers/Endofopticalsample_14
C0TOFCO_DE  ---     1.023       R9C8D.A0 to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.270   (47.2% logic, 52.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.270ns  (47.2% logic, 52.8% route), 17 logic levels.

 Constraint Details:

     23.270ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.107ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF1_DE  ---     0.643     R7C15B.FCI to      R7C15B.F1 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F1 to      R5C15C.B1 POPtimers/n1212
C1TOFCO_DE  ---     0.889      R5C15C.B1 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOF0_DE  ---     0.585      R8C8B.FCI to       R8C8B.F0 POPtimers/SLICE_26
ROUTE         1     1.383       R8C8B.F0 to       R9C8B.A0 POPtimers/Endofopticalsample_10
C0TOFCO_DE  ---     1.023       R9C8B.A0 to      R9C8B.FCO POPtimers/sample2/SLICE_79
ROUTE         1     0.000      R9C8B.FCO to      R9C8C.FCI POPtimers/sample2/n1783
FCITOFCO_D  ---     0.162      R9C8C.FCI to      R9C8C.FCO POPtimers/sample2/SLICE_78
ROUTE         1     0.000      R9C8C.FCO to      R9C8D.FCI POPtimers/sample2/n1784
FCITOFCO_D  ---     0.162      R9C8D.FCI to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.270   (47.2% logic, 52.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 371.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              23.270ns  (47.2% logic, 52.8% route), 17 logic levels.

 Constraint Details:

     23.270ns physical path delay POPtimers/freepcounter/SLICE_139 to SLICE_216 meets
    400.000ns delay constraint less
      5.457ns skew and
      0.166ns DIN_SET requirement (totaling 394.377ns) by 371.107ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_139 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12B.CLK to      R9C12B.Q0 POPtimers/freepcounter/SLICE_139 (from POPtimers/freepcounter/trigger)
ROUTE         5     1.904      R9C12B.Q0 to      R7C15A.B0 POPtimers/AdjustableFreePrecession_2
C0TOFCO_DE  ---     1.023      R7C15A.B0 to     R7C15A.FCO POPtimers/SLICE_60
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI POPtimers/n1862
FCITOF1_DE  ---     0.643     R7C15B.FCI to      R7C15B.F1 POPtimers/SLICE_61
ROUTE         1     1.088      R7C15B.F1 to      R5C15C.B1 POPtimers/n1212
C1TOFCO_DE  ---     0.889      R5C15C.B1 to     R5C15C.FCO POPtimers/SLICE_11
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI POPtimers/n1799
FCITOF1_DE  ---     0.643     R5C15D.FCI to      R5C15D.F1 POPtimers/SLICE_10
ROUTE         2     1.845      R5C15D.F1 to      R4C12D.B1 POPtimers/Endof2ndMWpulse_7
C1TOFCO_DE  ---     0.889      R4C12D.B1 to     R4C12D.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C12D.FCO to     R4C13A.FCI POPtimers/n1726
FCITOF0_DE  ---     0.585     R4C13A.FCI to      R4C13A.F0 POPtimers/SLICE_41
ROUTE         3     2.790      R4C13A.F0 to       R7C9C.A1 POPtimers/Startofprobepulse_8
C1TOFCO_DE  ---     0.889       R7C9C.A1 to      R7C9C.FCO POPtimers/SLICE_31
ROUTE         1     0.000      R7C9C.FCO to      R7C9D.FCI POPtimers/n1711
FCITOF0_DE  ---     0.585      R7C9D.FCI to       R7C9D.F0 POPtimers/SLICE_30
ROUTE         2     1.854       R7C9D.F0 to       R8C8A.B1 POPtimers/Startopticalsample_9
C1TOFCO_DE  ---     0.889       R8C8A.B1 to      R8C8A.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R8C8A.FCO to      R8C8B.FCI POPtimers/n1735
FCITOFCO_D  ---     0.162      R8C8B.FCI to      R8C8B.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R8C8B.FCO to      R8C8C.FCI POPtimers/n1736
FCITOF0_DE  ---     0.585      R8C8C.FCI to       R8C8C.F0 POPtimers/SLICE_18
ROUTE         1     1.383       R8C8C.F0 to       R9C8C.A0 POPtimers/Endofopticalsample_12
C0TOFCO_DE  ---     1.023       R9C8C.A0 to      R9C8C.FCO POPtimers/sample2/SLICE_78
ROUTE         1     0.000      R9C8C.FCO to      R9C8D.FCI POPtimers/sample2/n1784
FCITOFCO_D  ---     0.162      R9C8D.FCI to      R9C8D.FCO POPtimers/sample2/SLICE_77
ROUTE         1     0.000      R9C8D.FCO to      R9C9A.FCI POPtimers/sample2/n1785
FCITOF0_DE  ---     0.585      R9C9A.FCI to       R9C9A.F0 POPtimers/sample2/SLICE_76
ROUTE         2     0.976       R9C9A.F0 to       R9C9C.A1 POPtimers/n499
CTOF_DEL    ---     0.495       R9C9C.A1 to       R9C9C.F1 SLICE_216
ROUTE         1     0.436       R9C9C.F1 to       R9C9C.C0 n1985
CTOF_DEL    ---     0.495       R9C9C.C0 to       R9C9C.F0 SLICE_216
ROUTE         1     0.000       R9C9C.F0 to      R9C9C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   23.270   (47.2% logic, 52.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R4C9C.CLK clk_2M5
REG_DEL     ---     0.452      R4C9C.CLK to       R4C9C.Q0 POPtimers/SLICE_131
ROUTE         1     1.672       R4C9C.Q0 to      R7C14D.D1 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.D1 to      R7C14D.F1 SLICE_210
ROUTE         8     2.838      R7C14D.F1 to     R9C12B.CLK POPtimers/freepcounter/trigger
                  --------
                   13.491   (23.5% logic, 76.5% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE         1     4.158       21.PADDI to      LPLL.CLKI tenmegclock_c
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        39     1.652     LPLL.CLKOP to      R9C9C.CLK clk_2M5
                  --------
                    8.034   (27.7% logic, 72.3% route), 2 logic levels.

Report:   34.520MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "tenmegclock_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   34.520 MHz|  17  
                                        |             |             |
FREQUENCY NET "tenmegclock_c" 10.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: tenmegclock_c   Source: tenmegclock.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sampled_modebutton   Source: SLICE_217.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_187.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_217.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_187.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1   Loads: 8
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 326285 paths, 3 nets, and 819 connections (78.37% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Mon Jul 17 11:16:32 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_182 to slowclocks/SLICE_182 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_182 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13B.CLK to      R7C13B.Q0 slowclocks/SLICE_182 (from clk_2M5)
ROUTE         1     0.130      R7C13B.Q0 to      R7C13B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R7C13B.A0 to      R7C13B.F0 slowclocks/SLICE_182
ROUTE         1     0.000      R7C13B.F0 to     R7C13B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C13B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_184 to slowclocks/SLICE_184 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_184 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12D.CLK to      R7C12D.Q0 slowclocks/SLICE_184 (from clk_2M5)
ROUTE         1     0.130      R7C12D.Q0 to      R7C12D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R7C12D.A0 to      R7C12D.F0 slowclocks/SLICE_184
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C12D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C12D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_186 to slowclocks/SLICE_186 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_186 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12B.CLK to      R7C12B.Q0 slowclocks/SLICE_186 (from clk_2M5)
ROUTE         1     0.130      R7C12B.Q0 to      R7C12B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R7C12B.A0 to      R7C12B.F0 slowclocks/SLICE_186
ROUTE         1     0.000      R7C12B.F0 to     R7C12B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C12B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C12B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11C.CLK to      R7C11C.Q0 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130      R7C11C.Q0 to      R7C11C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R7C11C.A0 to      R7C11C.F0 slowclocks/SLICE_189
ROUTE         1     0.000      R7C11C.F0 to     R7C11C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_181 to slowclocks/SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_181 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13C.CLK to      R7C13C.Q1 slowclocks/SLICE_181 (from clk_2M5)
ROUTE         1     0.130      R7C13C.Q1 to      R7C13C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R7C13C.A1 to      R7C13C.F1 slowclocks/SLICE_181
ROUTE         1     0.000      R7C13C.F1 to     R7C13C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C13C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C13C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_190 to slowclocks/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_190 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11B.CLK to      R7C11B.Q1 slowclocks/SLICE_190 (from clk_2M5)
ROUTE         1     0.130      R7C11B.Q1 to      R7C11B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R7C11B.A1 to      R7C11B.F1 slowclocks/SLICE_190
ROUTE         1     0.000      R7C11B.F1 to     R7C11B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_185 to slowclocks/SLICE_185 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_185 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12C.CLK to      R7C12C.Q0 slowclocks/SLICE_185 (from clk_2M5)
ROUTE         1     0.130      R7C12C.Q0 to      R7C12C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R7C12C.A0 to      R7C12C.F0 slowclocks/SLICE_185
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C12C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C12C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_183 to slowclocks/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_183 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13A.CLK to      R7C13A.Q0 slowclocks/SLICE_183 (from clk_2M5)
ROUTE         1     0.130      R7C13A.Q0 to      R7C13A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R7C13A.A0 to      R7C13A.F0 slowclocks/SLICE_183
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C13A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C13A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_190 to slowclocks/SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_190 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11B.CLK to      R7C11B.Q0 slowclocks/SLICE_190 (from clk_2M5)
ROUTE         1     0.130      R7C11B.Q0 to      R7C11B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R7C11B.A0 to      R7C11B.F0 slowclocks/SLICE_190
ROUTE         1     0.000      R7C11B.F0 to     R7C11B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_288__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_288__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_188 to slowclocks/SLICE_188 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_188 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11D.CLK to      R7C11D.Q0 slowclocks/SLICE_188 (from clk_2M5)
ROUTE         1     0.130      R7C11D.Q0 to      R7C11D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R7C11D.A0 to      R7C11D.F0 slowclocks/SLICE_188
ROUTE         1     0.000      R7C11D.F0 to     R7C11D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.595     LPLL.CLKOP to     R7C11D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "tenmegclock_c" 10.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "tenmegclock_c" 10.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: tenmegclock_c   Source: tenmegclock.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sampled_modebutton   Source: SLICE_217.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_187.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 39
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_217.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_187.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_211.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_210.F1   Loads: 8
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 326285 paths, 3 nets, and 819 connections (78.37% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

