###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       168528   # Number of WRITE/WRITEP commands
num_reads_done                 =       933498   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       714527   # Number of read row buffer hits
num_read_cmds                  =       933496   # Number of READ/READP commands
num_writes_done                =       168544   # Number of read requests issued
num_write_row_hits             =       128097   # Number of write row buffer hits
num_act_cmds                   =       260620   # Number of ACT commands
num_pre_cmds                   =       260598   # Number of PRE commands
num_ondemand_pres              =       236411   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9471490   # Cyles of rank active rank.0
rank_active_cycles.1           =      9263416   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       528510   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       736584   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1040513   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18826   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9773   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2426   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1843   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2271   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1455   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1329   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1997   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          860   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20801   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          136   # Write cmd latency (cycles)
write_latency[40-59]           =          198   # Write cmd latency (cycles)
write_latency[60-79]           =          301   # Write cmd latency (cycles)
write_latency[80-99]           =          697   # Write cmd latency (cycles)
write_latency[100-119]         =         1210   # Write cmd latency (cycles)
write_latency[120-139]         =         2141   # Write cmd latency (cycles)
write_latency[140-159]         =         3309   # Write cmd latency (cycles)
write_latency[160-179]         =         4494   # Write cmd latency (cycles)
write_latency[180-199]         =         5325   # Write cmd latency (cycles)
write_latency[200-]            =       150701   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       302042   # Read request latency (cycles)
read_latency[40-59]            =       102297   # Read request latency (cycles)
read_latency[60-79]            =       121731   # Read request latency (cycles)
read_latency[80-99]            =        62985   # Read request latency (cycles)
read_latency[100-119]          =        49133   # Read request latency (cycles)
read_latency[120-139]          =        41735   # Read request latency (cycles)
read_latency[140-159]          =        29582   # Read request latency (cycles)
read_latency[160-179]          =        23354   # Read request latency (cycles)
read_latency[180-199]          =        19711   # Read request latency (cycles)
read_latency[200-]             =       180921   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.41292e+08   # Write energy
read_energy                    =  3.76386e+09   # Read energy
act_energy                     =  7.13056e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53685e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5356e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91021e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78037e+09   # Active standby energy rank.1
average_read_latency           =      147.595   # Average read request latency (cycles)
average_interarrival           =      9.07363   # Average request interarrival latency (cycles)
total_energy                   =  1.83207e+10   # Total energy (pJ)
average_power                  =      1832.07   # Average power (mW)
average_bandwidth              =      9.40409   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       183767   # Number of WRITE/WRITEP commands
num_reads_done                 =      1031884   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       818251   # Number of read row buffer hits
num_read_cmds                  =      1031879   # Number of READ/READP commands
num_writes_done                =       183796   # Number of read requests issued
num_write_row_hits             =       139037   # Number of write row buffer hits
num_act_cmds                   =       259683   # Number of ACT commands
num_pre_cmds                   =       259655   # Number of PRE commands
num_ondemand_pres              =       233372   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399654   # Cyles of rank active rank.0
rank_active_cycles.1           =      9338007   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600346   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       661993   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1157074   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16661   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9350   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2182   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1868   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2260   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1458   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1361   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2013   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          809   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20699   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          101   # Write cmd latency (cycles)
write_latency[40-59]           =          128   # Write cmd latency (cycles)
write_latency[60-79]           =          265   # Write cmd latency (cycles)
write_latency[80-99]           =          563   # Write cmd latency (cycles)
write_latency[100-119]         =         1020   # Write cmd latency (cycles)
write_latency[120-139]         =         1783   # Write cmd latency (cycles)
write_latency[140-159]         =         2886   # Write cmd latency (cycles)
write_latency[160-179]         =         3984   # Write cmd latency (cycles)
write_latency[180-199]         =         5141   # Write cmd latency (cycles)
write_latency[200-]            =       167884   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       314080   # Read request latency (cycles)
read_latency[40-59]            =       115656   # Read request latency (cycles)
read_latency[60-79]            =       126057   # Read request latency (cycles)
read_latency[80-99]            =        71681   # Read request latency (cycles)
read_latency[100-119]          =        55845   # Read request latency (cycles)
read_latency[120-139]          =        46546   # Read request latency (cycles)
read_latency[140-159]          =        34297   # Read request latency (cycles)
read_latency[160-179]          =        27578   # Read request latency (cycles)
read_latency[180-199]          =        23226   # Read request latency (cycles)
read_latency[200-]             =       216908   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.17365e+08   # Write energy
read_energy                    =  4.16054e+09   # Read energy
act_energy                     =  7.10493e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88166e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.17757e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86538e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82692e+09   # Active standby energy rank.1
average_read_latency           =      157.597   # Average read request latency (cycles)
average_interarrival           =      8.22548   # Average request interarrival latency (cycles)
total_energy                   =  1.87913e+10   # Total energy (pJ)
average_power                  =      1879.13   # Average power (mW)
average_bandwidth              =      10.3738   # Average bandwidth
