Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/avijit/Xilinix/Vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto c1a4af8a8b254f94b49171e557319502 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tst_behav xil_defaultlib.tst xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'sum' [/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_a/assign_2_a.srcs/sim_1/new/tstb_RCA.v:6]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_a/assign_2_a.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_Adder
Compiling module xil_defaultlib.RCA_default
Compiling module xil_defaultlib.tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot tst_behav
