#ifdef ZZ_INCLUDE_CODE
ZZ_2E98C:
	SP -= 40;
	EMU_Write32(SP + 32,S0); //+ 0x20
	S0 = A0;
	A1 = 0x1;
	EMU_Write32(SP + 36,RA); //+ 0x24
	AT = 0x80060000;
	EMU_Write32(AT - 15028,R0); //+ 0xFFFFC54C
	RA = 0x8002E9B0; //ZZ_2E98C_24
	A2 = 0x1;
	ZZ_CLOCKCYCLES(9,0x80015118);
	goto ZZ_15118;
ZZ_2E98C_24:
	V1 = 0x63960000;
	V1 |= 0x347F;
	A0 = 0x80060000;
	A0 += 3520;
	A1 = 0x4;
	A2 = 0x8;
	EMU_Write32(S0,V1);
	V1 = EMU_ReadU32(V0 + 16); //+ 0x10
	V0 = 0x8E7;
	EMU_Write32(SP + 24,V0); //+ 0x18
	V0 = 0x4E19;
	EMU_Write32(SP + 28,V0); //+ 0x1C
	V0 = SP + 24;
	EMU_Write32(SP + 16,V0); //+ 0x10
	V0 = 0x1;
	EMU_Write32(SP + 20,V0); //+ 0x14
	AT = 0x80050000;
	EMU_Write32(AT + 26372,V1); //+ 0x6704
	RA = 0x8002EA00; //ZZ_2E98C_74
	A3 = 0x2;
	ZZ_CLOCKCYCLES(20,0x8001C6C8);
  EMU_Invoke(0x8001C6C8,0);
ZZ_2E98C_74:
	V0 = 0x80050000;
	V0 = EMU_ReadU32(V0 + 26372); //+ 0x6704
	V1 = 0x2;
	AT = 0x80060000;
	EMU_Write32(AT + 6704,V1); //+ 0x1A30
	A0 = EMU_ReadU32(V0 + 4); //+ 0x4
	V0 += 1324;
	AT = 0x80050000;
	EMU_Write32(AT + 26280,V0); //+ 0x66A8
	RA = 0x8002EA2C; //ZZ_2E98C_A0
	ZZ_CLOCKCYCLES(11,0x8002F76C);
	goto ZZ_2F76C;
ZZ_2E98C_A0:
	V1 = 0x80050000;
	V1 = EMU_ReadU32(V1 + 26372); //+ 0x6704
	A1 = 0x80060000;
	A1 = EMU_ReadU32(A1 - 31736); //+ 0xFFFF8408
	A0 = 0x80050000;
	A0 = EMU_ReadU32(A0 + 26292); //+ 0x66B4
	V0 = EMU_ReadU32(V1 + 12); //+ 0xC
	AT = 0x80050000;
	EMU_Write32(AT + 31072,V0); //+ 0x7960
	V0 = EMU_ReadU32(V1 + 1292); //+ 0x50C
	EMU_Write32(A1 + 124,V0); //+ 0x7C
	V0 = EMU_ReadU32(V1 + 1296); //+ 0x510
	A1 = EMU_ReadU32(V1 + 1300); //+ 0x514
	A2 = EMU_ReadU32(V1 + 1304); //+ 0x518
	A3 = EMU_ReadU32(V1 + 1308); //+ 0x51C
	EMU_Write32(A0 + 8,V0); //+ 0x8
	EMU_Write32(A0 + 12,A1); //+ 0xC
	EMU_Write32(A0 + 16,A2); //+ 0x10
	EMU_Write32(A0 + 20,A3); //+ 0x14
	V0 = EMU_ReadU32(V1 + 1312); //+ 0x520
	A1 = EMU_ReadU32(V1 + 1316); //+ 0x524
	EMU_Write32(A0 + 24,V0); //+ 0x18
	EMU_Write32(A0 + 28,A1); //+ 0x1C
	A0 = 0x80050000;
	A0 = EMU_ReadU32(A0 + 26372); //+ 0x6704
	V0 = -1;
	AT = 0x80060000;
	EMU_Write32(AT + 6560,V0); //+ 0x19A0
	RA = 0x8002EAA8; //ZZ_2E98C_11C
	A0 += 16;
	ZZ_CLOCKCYCLES(31,0x80026650);
	goto ZZ_26650;
ZZ_2E98C_11C:
	RA = EMU_ReadU32(SP + 36); //+ 0x24
	S0 = EMU_ReadU32(SP + 32); //+ 0x20
	SP += 40;
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(5);
	
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x8002E98C,0x8002E9B0,ZZ_2E98C);
ZZ_MARK_TARGET(0x8002E9B0,0x8002EA00,ZZ_2E98C_24);
ZZ_MARK_TARGET(0x8002EA00,0x8002EA2C,ZZ_2E98C_74);
ZZ_MARK_TARGET(0x8002EA2C,0x8002EAA8,ZZ_2E98C_A0);
ZZ_MARK_TARGET(0x8002EAA8,0x8002EABC,ZZ_2E98C_11C);
