

================================================================
== Vitis HLS Report for 'add_2_16_9_128_s'
================================================================
* Date:           Thu Apr 28 15:57:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.430 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1417|     1417|  4.719 us|  4.719 us|  1417|  1417|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_372_1                   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_374_2_VITIS_LOOP_375_3  |     1154|     1154|         4|          1|          1|  1152|       yes|
        |- VITIS_LOOP_394_5                   |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 4, States = { 4 5 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buff = alloca i64 1"   --->   Operation 15 'alloca' 'buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln369 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buff, i64 666, i64 31, i64 18446744073709551615" [prueba_booth/src/premults.cpp:369]   --->   Operation 16 'specmemcore' 'specmemcore_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln372 = br void" [prueba_booth/src/premults.cpp:372]   --->   Operation 17 'br' 'br_ln372' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln372, void %.split10, i8 0, void" [prueba_booth/src/premults.cpp:372]   --->   Operation 18 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln372 = add i8 %x, i8 1" [prueba_booth/src/premults.cpp:372]   --->   Operation 19 'add' 'add_ln372' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln372 = icmp_eq  i8 %x, i8 128" [prueba_booth/src/premults.cpp:372]   --->   Operation 21 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %icmp_ln372, void %.split10, void %.preheader2.preheader.preheader" [prueba_booth/src/premults.cpp:372]   --->   Operation 23 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_cast = zext i8 %x" [prueba_booth/src/premults.cpp:372]   --->   Operation 24 'zext' 'x_cast' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [prueba_booth/src/premults.cpp:372]   --->   Operation 25 'specloopname' 'specloopname_ln372' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %x_cast" [prueba_booth/src/premults.cpp:372]   --->   Operation 26 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.64ns)   --->   "%store_ln372 = store i32 0, i7 %buff_addr" [prueba_booth/src/premults.cpp:372]   --->   Operation 27 'store' 'store_ln372' <Predicate = (!icmp_ln372)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln374 = br void %.preheader2.preheader" [prueba_booth/src/premults.cpp:374]   --->   Operation 29 'br' 'br_ln374' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 %add_ln374, void %.preheader2, i11 0, void %.preheader2.preheader.preheader" [prueba_booth/src/premults.cpp:374]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_3 = phi i8 %add_ln375, void %.preheader2, i8 0, void %.preheader2.preheader.preheader" [prueba_booth/src/premults.cpp:375]   --->   Operation 31 'phi' 'x_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.73ns)   --->   "%add_ln374 = add i11 %indvar_flatten, i11 1" [prueba_booth/src/premults.cpp:374]   --->   Operation 32 'add' 'add_ln374' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln374 = icmp_eq  i11 %indvar_flatten, i11 1152" [prueba_booth/src/premults.cpp:374]   --->   Operation 33 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %icmp_ln374, void %.preheader2, void %.preheader.preheader" [prueba_booth/src/premults.cpp:374]   --->   Operation 34 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln375 = icmp_eq  i8 %x_3, i8 128" [prueba_booth/src/premults.cpp:375]   --->   Operation 35 'icmp' 'icmp_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.30ns)   --->   "%select_ln374 = select i1 %icmp_ln375, i8 0, i8 %x_3" [prueba_booth/src/premults.cpp:374]   --->   Operation 36 'select' 'select_ln374' <Predicate = (!icmp_ln374)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i8 %select_ln374" [prueba_booth/src/premults.cpp:375]   --->   Operation 37 'zext' 'zext_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %zext_ln375" [prueba_booth/src/premults.cpp:378]   --->   Operation 38 'getelementptr' 'buff_addr_2' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln375 = add i8 %select_ln374, i8 1" [prueba_booth/src/premults.cpp:375]   --->   Operation 39 'add' 'add_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 40 [2/2] (1.64ns)   --->   "%buff_in_V_1 = load i7 %buff_addr_2" [prueba_booth/src/premults.cpp:378]   --->   Operation 40 'load' 'buff_in_V_1' <Predicate = (!icmp_ln374)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 41 [1/2] (1.64ns)   --->   "%buff_in_V_1 = load i7 %buff_addr_2" [prueba_booth/src/premults.cpp:378]   --->   Operation 41 'load' 'buff_in_V_1' <Predicate = (!icmp_ln374)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 42 [1/1] (1.21ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_V_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'p_Val2_s' <Predicate = (!icmp_ln374)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%v = trunc i32 %p_Val2_s"   --->   Operation 43 'trunc' 'v' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%v_buff = trunc i32 %buff_in_V_1"   --->   Operation 44 'trunc' 'v_buff' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.78ns)   --->   "%v_1 = add i16 %v_buff, i16 %v"   --->   Operation 45 'add' 'v_1' <Predicate = (!icmp_ln374)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%v_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_s, i32 16, i32 31"   --->   Operation 46 'partselect' 'v_2' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%v_buff_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %buff_in_V_1, i32 16, i32 31"   --->   Operation 47 'partselect' 'v_buff_1' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.78ns)   --->   "%v_3 = add i16 %v_buff_1, i16 %v_2"   --->   Operation 48 'add' 'v_3' <Predicate = (!icmp_ln374)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_374_2_VITIS_LOOP_375_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1152, i64 1152, i64 1152"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln375 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [prueba_booth/src/premults.cpp:375]   --->   Operation 51 'specpipeline' 'specpipeline_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [prueba_booth/src/premults.cpp:375]   --->   Operation 52 'specloopname' 'specloopname_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %v_3, i16 %v_1"   --->   Operation 53 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.64ns)   --->   "%store_ln390 = store i32 %p_Result_s, i7 %buff_addr_2" [prueba_booth/src/premults.cpp:390]   --->   Operation 54 'store' 'store_ln390' <Predicate = (!icmp_ln374)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.38>
ST_8 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln394 = br void %.preheader" [prueba_booth/src/premults.cpp:394]   --->   Operation 56 'br' 'br_ln394' <Predicate = true> <Delay = 0.38>

State 9 <SV = 5> <Delay = 1.64>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%x_2 = phi i8 %add_ln394, void %.split, i8 0, void %.preheader.preheader" [prueba_booth/src/premults.cpp:394]   --->   Operation 57 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln394 = add i8 %x_2, i8 1" [prueba_booth/src/premults.cpp:394]   --->   Operation 58 'add' 'add_ln394' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln394 = icmp_eq  i8 %x_2, i8 128" [prueba_booth/src/premults.cpp:394]   --->   Operation 59 'icmp' 'icmp_ln394' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln394 = br i1 %icmp_ln394, void %.split, void" [prueba_booth/src/premults.cpp:394]   --->   Operation 61 'br' 'br_ln394' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i8 %x_2" [prueba_booth/src/premults.cpp:394]   --->   Operation 62 'zext' 'zext_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln394" [prueba_booth/src/premults.cpp:396]   --->   Operation 63 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (1.64ns)   --->   "%buff_load = load i7 %buff_addr_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'load' 'buff_load' <Predicate = (!icmp_ln394)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 10 <SV = 6> <Delay = 1.64>
ST_10 : Operation 65 [1/2] (1.64ns)   --->   "%buff_load = load i7 %buff_addr_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'buff_load' <Predicate = (!icmp_ln394)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 7> <Delay = 1.21>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln394 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [prueba_booth/src/premults.cpp:394]   --->   Operation 66 'specpipeline' 'specpipeline_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [prueba_booth/src/premults.cpp:394]   --->   Operation 67 'specloopname' 'specloopname_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_V_V, i32 %buff_load" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (!icmp_ln394)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln398 = ret" [prueba_booth/src/premults.cpp:398]   --->   Operation 70 'ret' 'ret_ln398' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x', prueba_booth/src/premults.cpp:372) with incoming values : ('add_ln372', prueba_booth/src/premults.cpp:372) [9]  (0.387 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'phi' operation ('x', prueba_booth/src/premults.cpp:372) with incoming values : ('add_ln372', prueba_booth/src/premults.cpp:372) [9]  (0 ns)
	'getelementptr' operation ('buff_addr', prueba_booth/src/premults.cpp:372) [18]  (0 ns)
	'store' operation ('store_ln372', prueba_booth/src/premults.cpp:372) of constant 0 on array 'buff' [19]  (1.65 ns)
	blocking operation 0.581 ns on control path)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', prueba_booth/src/premults.cpp:374) with incoming values : ('add_ln374', prueba_booth/src/premults.cpp:374) [24]  (0.387 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'phi' operation ('x', prueba_booth/src/premults.cpp:375) with incoming values : ('add_ln375', prueba_booth/src/premults.cpp:375) [25]  (0 ns)
	'icmp' operation ('icmp_ln375', prueba_booth/src/premults.cpp:375) [32]  (0.581 ns)
	'select' operation ('select_ln374', prueba_booth/src/premults.cpp:374) [33]  (0.303 ns)
	'add' operation ('add_ln375', prueba_booth/src/premults.cpp:375) [48]  (0.705 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'load' operation ('buff_in.V', prueba_booth/src/premults.cpp:378) on array 'buff' [38]  (1.65 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	'load' operation ('buff_in.V', prueba_booth/src/premults.cpp:378) on array 'buff' [38]  (1.65 ns)
	'add' operation ('v') [42]  (0.785 ns)

 <State 7>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln390', prueba_booth/src/premults.cpp:390) of variable '__Result__' on array 'buff' [47]  (1.65 ns)

 <State 8>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x', prueba_booth/src/premults.cpp:394) with incoming values : ('add_ln394', prueba_booth/src/premults.cpp:394) [53]  (0.387 ns)

 <State 9>: 1.65ns
The critical path consists of the following:
	'phi' operation ('x', prueba_booth/src/premults.cpp:394) with incoming values : ('add_ln394', prueba_booth/src/premults.cpp:394) [53]  (0 ns)
	'getelementptr' operation ('buff_addr_1', prueba_booth/src/premults.cpp:396) [62]  (0 ns)
	'load' operation ('buff_load', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'buff' [63]  (1.65 ns)

 <State 10>: 1.65ns
The critical path consists of the following:
	'load' operation ('buff_load', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'buff' [63]  (1.65 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [64]  (1.22 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
