HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:EKB_top
Implementation;Synthesis|| CD326 ||@W:Port data_is_csi of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(25);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/25||top.vhd(218);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/218
Implementation;Synthesis|| CD326 ||@W:Port data_is_lvds_ch_4 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(26);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/26||top.vhd(218);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/218
Implementation;Synthesis|| CD326 ||@W:Port data_is_lvds_ch_3 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(27);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/27||top.vhd(218);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/218
Implementation;Synthesis|| CD326 ||@W:Port data_is_lvds_ch_2 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(28);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/28||top.vhd(218);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/218
Implementation;Synthesis|| CD326 ||@W:Port data_is_lvds_ch_1 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(29);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/29||top.vhd(218);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/218
Implementation;Synthesis|| CD326 ||@W:Port reset_4 of entity work.reset_control is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(30);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/30||top.vhd(239);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/239
Implementation;Synthesis|| CD326 ||@W:Port reset_3 of entity work.reset_control is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(31);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/31||top.vhd(239);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/239
Implementation;Synthesis|| CD326 ||@W:Port ena_clk_x_q_is of entity work.sync_gen_pix_str_frame is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(32);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/32||top.vhd(261);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/261
Implementation;Synthesis|| CD638 ||@W:Signal data_is_lvds_ch_1_sim is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(33);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/33||top.vhd(128);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/128
Implementation;Synthesis|| CD638 ||@W:Signal data_is_lvds_ch_2_sim is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(34);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/34||top.vhd(129);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal data_is_lvds_ch_3_sim is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(35);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/35||top.vhd(130);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/130
Implementation;Synthesis|| CD638 ||@W:Signal data_is_lvds_ch_4_sim is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(36);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/36||top.vhd(131);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/131
Implementation;Synthesis|| CD638 ||@W:Signal data_is_csi_sim is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(37);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/37||top.vhd(132);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal ena_clk_x_q_is is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(38);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/38||top.vhd(172);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal lock_pll_rx_1 is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(39);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/39||top.vhd(206);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/206
Implementation;Synthesis|| CD638 ||@W:Signal lock_pll_rx_2 is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(40);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/40||top.vhd(207);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/207
Implementation;Synthesis|| CD638 ||@W:Signal clk_1_3 is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(42);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/42||sync_gen_pix_str_frame.vhd(54);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\sync_gen_pix_str_frame.vhd'/linenumber/54
Implementation;Synthesis|| CD638 ||@W:Signal clk_2_3 is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(43);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/43||sync_gen_pix_str_frame.vhd(73);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\sync_gen_pix_str_frame.vhd'/linenumber/73
Implementation;Synthesis|| CD326 ||@W:Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(45);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/45||gen_pix_str_frame.vhd(46);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/46
Implementation;Synthesis|| CD326 ||@W:Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(46);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/46||gen_pix_str_frame.vhd(136);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/136
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of ena_clk_x_q_in_17(3 downto 0). Either assign all bits or reduce the width of the signal.||EKB_top.srr(54);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/54||gen_pix_str_frame.vhd(57);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/57
Implementation;Synthesis|| CD326 ||@W:Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(56);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/56||gen_pix_str_frame.vhd(46);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/46
Implementation;Synthesis|| CD326 ||@W:Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(57);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/57||gen_pix_str_frame.vhd(136);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/136
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of ena_clk_x_q_in_17(3 downto 0). Either assign all bits or reduce the width of the signal.||EKB_top.srr(59);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/59||gen_pix_str_frame.vhd(57);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/57
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_V_imx_4(3 downto 0). Make sure that there are no unused intermediate registers.||EKB_top.srr(75);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/75||reset_control.vhd(54);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\reset_control.vhd'/linenumber/54
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sync_V_imx_4. Make sure that there are no unused intermediate registers.||EKB_top.srr(76);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/76||reset_control.vhd(43);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\reset_control.vhd'/linenumber/43
Implementation;Synthesis|| CD326 ||@W:Port xhs_imx_sim of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(78);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/78||IMAGE_SENSOR_SIM.vhd(195);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/195
Implementation;Synthesis|| CD326 ||@W:Port xvs_imx_sim of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(79);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/79||IMAGE_SENSOR_SIM.vhd(195);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/195
Implementation;Synthesis|| CD326 ||@W:Port qout_clk_out of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(80);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/80||IMAGE_SENSOR_SIM.vhd(195);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/195
Implementation;Synthesis|| CD326 ||@W:Port qout_v_out of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(81);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/81||IMAGE_SENSOR_SIM.vhd(195);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/195
Implementation;Synthesis|| CD638 ||@W:Signal qout_clk_is is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(82);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/82||IMAGE_SENSOR_SIM.vhd(126);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/126
Implementation;Synthesis|| CD638 ||@W:Signal qout_v_is is undriven. Either assign the signal a value or remove the signal declaration.||EKB_top.srr(83);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/83||IMAGE_SENSOR_SIM.vhd(127);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/127
Implementation;Synthesis|| CD326 ||@W:Port qout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(85);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/85||IS_SIM_serial_DDR.vhd(70);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_serial_DDR.vhd'/linenumber/70
Implementation;Synthesis|| CD280 ||@W:Unbound component DDR_OUT mapped to black box||EKB_top.srr(86);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/86||IS_SIM_serial_DDR.vhd(27);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_serial_DDR.vhd'/linenumber/27
Implementation;Synthesis|| CD326 ||@W:Port trs_f1_v1_h1 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(95);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/95||IS_SIM_Paralell.vhd(230);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/230
Implementation;Synthesis|| CD326 ||@W:Port trs_f1_v1_h0 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(96);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/96||IS_SIM_Paralell.vhd(230);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/230
Implementation;Synthesis|| CD326 ||@W:Port trs_f1_v0_h1 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(97);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/97||IS_SIM_Paralell.vhd(230);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/230
Implementation;Synthesis|| CD326 ||@W:Port trs_f1_v0_h0 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.||EKB_top.srr(98);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/98||IS_SIM_Paralell.vhd(230);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/230
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 15 could be out of prefix range 12 downto 0. ||EKB_top.srr(222);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/222||PATHERN_GENERATOR.vhd(76);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\PATHERN_GENERATOR.vhd'/linenumber/76
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 8 of chess_desk(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(233);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/233||PATHERN_GENERATOR.vhd(74);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\PATHERN_GENERATOR.vhd'/linenumber/74
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 4 of chess_desk(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(234);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/234||PATHERN_GENERATOR.vhd(74);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\PATHERN_GENERATOR.vhd'/linenumber/74
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PixPerLine_6(12 downto 0). Make sure that there are no unused intermediate registers.||EKB_top.srr(236);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/236||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DATA_q_7_2(11 downto 0). Make sure that there are no unused intermediate registers.||EKB_top.srr(237);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/237||IS_SIM_Paralell.vhd(152);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/152
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DATA_q_6_2(11 downto 0). Make sure that there are no unused intermediate registers.||EKB_top.srr(238);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/238||IS_SIM_Paralell.vhd(152);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/152
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DATA_q_5_2(11 downto 0). Make sure that there are no unused intermediate registers.||EKB_top.srr(239);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/239||IS_SIM_Paralell.vhd(152);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/152
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DATA_q_4_2(11 downto 0). Make sure that there are no unused intermediate registers.||EKB_top.srr(240);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/240||IS_SIM_Paralell.vhd(152);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/152
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 4 of mode_sync_gen_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(241);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/241||IS_SIM_Paralell.vhd(174);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/174
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 12 to 10 of ActivePixPerLine(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(273);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/273||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 0 of ActivePixPerLine(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(274);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/274||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 12 to 6 of HsyncShift(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(275);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/275||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL240 ||@W:Signal DATA_IS_CSI is floating; a simulation mismatch is possible.||EKB_top.srr(281);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/281||IMAGE_SENSOR_SIM.vhd(61);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/61
Implementation;Synthesis|| CL240 ||@W:Signal DATA_IS_PAR is floating; a simulation mismatch is possible.||EKB_top.srr(282);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/282||IMAGE_SENSOR_SIM.vhd(56);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/56
Implementation;Synthesis|| CL240 ||@W:Signal XHS_Imx_Sim is floating; a simulation mismatch is possible.||EKB_top.srr(283);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/283||IMAGE_SENSOR_SIM.vhd(55);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/55
Implementation;Synthesis|| CL240 ||@W:Signal XVS_Imx_Sim is floating; a simulation mismatch is possible.||EKB_top.srr(284);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/284||IMAGE_SENSOR_SIM.vhd(54);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IMAGE_SENSOR_SIM.vhd'/linenumber/54
Implementation;Synthesis|| CL240 ||@W:Signal GPIO is floating; a simulation mismatch is possible.||EKB_top.srr(286);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/286||top.vhd(97);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal GPIO10 is floating; a simulation mismatch is possible.||EKB_top.srr(287);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/287||top.vhd(96);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/96
Implementation;Synthesis|| CL240 ||@W:Signal GPIO9 is floating; a simulation mismatch is possible.||EKB_top.srr(288);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/288||top.vhd(95);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/95
Implementation;Synthesis|| CL240 ||@W:Signal GPIO8 is floating; a simulation mismatch is possible.||EKB_top.srr(289);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/289||top.vhd(94);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/94
Implementation;Synthesis|| CL240 ||@W:Signal GPIO7 is floating; a simulation mismatch is possible.||EKB_top.srr(290);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/290||top.vhd(93);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/93
Implementation;Synthesis|| CL240 ||@W:Signal GPIO6 is floating; a simulation mismatch is possible.||EKB_top.srr(291);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/291||top.vhd(92);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/92
Implementation;Synthesis|| CL240 ||@W:Signal GPIO5 is floating; a simulation mismatch is possible.||EKB_top.srr(292);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/292||top.vhd(91);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/91
Implementation;Synthesis|| CL240 ||@W:Signal GPIO4 is floating; a simulation mismatch is possible.||EKB_top.srr(293);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/293||top.vhd(90);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/90
Implementation;Synthesis|| CL240 ||@W:Signal GPIO3 is floating; a simulation mismatch is possible.||EKB_top.srr(294);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/294||top.vhd(89);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/89
Implementation;Synthesis|| CL240 ||@W:Signal GPIO2 is floating; a simulation mismatch is possible.||EKB_top.srr(295);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/295||top.vhd(88);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/88
Implementation;Synthesis|| CL240 ||@W:Signal GPIO1 is floating; a simulation mismatch is possible.||EKB_top.srr(296);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/296||top.vhd(87);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/87
Implementation;Synthesis|| CL240 ||@W:Signal GPIO0 is floating; a simulation mismatch is possible.||EKB_top.srr(297);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/297||top.vhd(86);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/86
Implementation;Synthesis|| CL240 ||@W:Signal Wide_Narrow is floating; a simulation mismatch is possible.||EKB_top.srr(298);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/298||top.vhd(85);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/85
Implementation;Synthesis|| CL240 ||@W:Signal CMD2 is floating; a simulation mismatch is possible.||EKB_top.srr(299);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/299||top.vhd(84);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/84
Implementation;Synthesis|| CL240 ||@W:Signal CMD1 is floating; a simulation mismatch is possible.||EKB_top.srr(300);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/300||top.vhd(83);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/83
Implementation;Synthesis|| CL240 ||@W:Signal Sync is floating; a simulation mismatch is possible.||EKB_top.srr(301);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/301||top.vhd(82);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/82
Implementation;Synthesis|| CL240 ||@W:Signal Get_m is floating; a simulation mismatch is possible.||EKB_top.srr(302);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/302||top.vhd(81);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/81
Implementation;Synthesis|| CL240 ||@W:Signal OE_Mem_1 is floating; a simulation mismatch is possible.||EKB_top.srr(303);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/303||top.vhd(79);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/79
Implementation;Synthesis|| CL240 ||@W:Signal CEn_Mem_1 is floating; a simulation mismatch is possible.||EKB_top.srr(304);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/304||top.vhd(78);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/78
Implementation;Synthesis|| CL240 ||@W:Signal WE_Mem_1 is floating; a simulation mismatch is possible.||EKB_top.srr(305);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/305||top.vhd(77);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/77
Implementation;Synthesis|| CL240 ||@W:Signal ADDR_Mem_1 is floating; a simulation mismatch is possible.||EKB_top.srr(306);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/306||top.vhd(76);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/76
Implementation;Synthesis|| CL240 ||@W:Signal DAC_SFL is floating; a simulation mismatch is possible.||EKB_top.srr(307);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/307||top.vhd(73);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/73
Implementation;Synthesis|| CL240 ||@W:Signal DAC_CLK is floating; a simulation mismatch is possible.||EKB_top.srr(308);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/308||top.vhd(72);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/72
Implementation;Synthesis|| CL240 ||@W:Signal DAC_SCL is floating; a simulation mismatch is possible.||EKB_top.srr(309);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/309||top.vhd(71);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/71
Implementation;Synthesis|| CL240 ||@W:Signal DAC_SDA is floating; a simulation mismatch is possible.||EKB_top.srr(310);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/310||top.vhd(70);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/70
Implementation;Synthesis|| CL240 ||@W:Signal DAC_LF2 is floating; a simulation mismatch is possible.||EKB_top.srr(311);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/311||top.vhd(69);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/69
Implementation;Synthesis|| CL240 ||@W:Signal DAC_LF1 is floating; a simulation mismatch is possible.||EKB_top.srr(312);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/312||top.vhd(68);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/68
Implementation;Synthesis|| CL240 ||@W:Signal DAC_PBLK is floating; a simulation mismatch is possible.||EKB_top.srr(313);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/313||top.vhd(67);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal DAC_PVSYNC is floating; a simulation mismatch is possible.||EKB_top.srr(314);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/314||top.vhd(66);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal DAC_PHSYNC is floating; a simulation mismatch is possible.||EKB_top.srr(315);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/315||top.vhd(65);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/65
Implementation;Synthesis|| CL240 ||@W:Signal DAC_Y is floating; a simulation mismatch is possible.||EKB_top.srr(316);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/316||top.vhd(64);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/64
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_XTRIG is floating; a simulation mismatch is possible.||EKB_top.srr(317);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/317||top.vhd(52);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_INCK is floating; a simulation mismatch is possible.||EKB_top.srr(318);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/318||top.vhd(51);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/51
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_XCE is floating; a simulation mismatch is possible.||EKB_top.srr(319);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/319||top.vhd(50);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/50
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_SDO is floating; a simulation mismatch is possible.||EKB_top.srr(320);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/320||top.vhd(49);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/49
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_SDI is floating; a simulation mismatch is possible.||EKB_top.srr(321);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/321||top.vhd(48);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/48
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_SCK is floating; a simulation mismatch is possible.||EKB_top.srr(322);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/322||top.vhd(47);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/47
Implementation;Synthesis|| CL240 ||@W:Signal IMX_2_XCLR is floating; a simulation mismatch is possible.||EKB_top.srr(323);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/323||top.vhd(46);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/46
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_XTRIG is floating; a simulation mismatch is possible.||EKB_top.srr(324);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/324||top.vhd(32);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/32
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_INCK is floating; a simulation mismatch is possible.||EKB_top.srr(325);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/325||top.vhd(31);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/31
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_XCE is floating; a simulation mismatch is possible.||EKB_top.srr(326);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/326||top.vhd(30);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/30
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_SDO is floating; a simulation mismatch is possible.||EKB_top.srr(327);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/327||top.vhd(29);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_SDI is floating; a simulation mismatch is possible.||EKB_top.srr(328);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/328||top.vhd(28);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_SCK is floating; a simulation mismatch is possible.||EKB_top.srr(329);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/329||top.vhd(27);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal IMX_1_XCLR is floating; a simulation mismatch is possible.||EKB_top.srr(330);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/330||top.vhd(26);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/26
Implementation;Synthesis|| CL168 ||@W:Removing instance sync_gen_pix_str_frame_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EKB_top.srr(331);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/331||top.vhd(261);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/261
Implementation;Synthesis|| CL168 ||@W:Removing instance reset_control_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EKB_top.srr(332);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/332||top.vhd(239);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/239
Implementation;Synthesis|| CL168 ||@W:Removing instance IMAGE_SENSOR_SIM_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||EKB_top.srr(333);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/333||top.vhd(218);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/218
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of chess_desk(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(334);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/334||PATHERN_GENERATOR.vhd(74);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\PATHERN_GENERATOR.vhd'/linenumber/74
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of qout_clk_IS_ch(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EKB_top.srr(336);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/336||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 7 of ActivePixPerLine(9 downto 5). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(337);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/337||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 2 of HsyncShift(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||EKB_top.srr(338);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/338||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of qout_clk_IS_ch(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EKB_top.srr(344);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/344||IS_SIM_Paralell.vhd(189);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/189
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of qout_clk_out(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EKB_top.srr(345);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/345||IS_SIM_Paralell.vhd(303);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/303
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of qout_clk_out(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||EKB_top.srr(347);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/347||IS_SIM_Paralell.vhd(303);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\IS_SIM_Paralell.vhd'/linenumber/303
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 4 of mode_sync_gen(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||EKB_top.srr(352);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/352||gen_pix_str_frame.vhd(20);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 4 of mode_sync_gen(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||EKB_top.srr(353);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/353||gen_pix_str_frame.vhd(20);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\gen_pix_str_frame.vhd'/linenumber/20
Implementation;Synthesis|| CL158 ||@W:Inout DATA_Mem_1 is unused||EKB_top.srr(378);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/378||top.vhd(75);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/75
Implementation;Synthesis|| CL159 ||@N: Input CLK_in is unused.||EKB_top.srr(379);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/379||top.vhd(98);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/98
Implementation;Synthesis|| CL159 ||@N: Input Reset_main is unused.||EKB_top.srr(380);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/380||top.vhd(99);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\hdl\top.vhd'/linenumber/99
Implementation;Synthesis||null||@N: Running in 64-bit mode||EKB_top.srr(391);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/391||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||EKB_top.srr(412);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/412||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||EKB_top.srr(436);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/436||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||EKB_top.srr(437);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/437||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.sap.||EKB_top.srr(458);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/458||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||EKB_top.srr(485);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/485||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||EKB_top.srr(486);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/486||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||EKB_top.srr(588);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/588||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||EKB_top.srr(590);liberoaction://cross_probe/hdl/file/'G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\EKB_top.srr'/linenumber/590||null;null
