-- generated by newgenasym Thu Jan 31 12:22:11 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dioled is
    port (    
	N:         INOUT  STD_LOGIC;    
	P:         INOUT  STD_LOGIC);
end dioled;
