INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_11_1203/project_11_1203.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_11_1203/project_11_1203.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_11_1203/project_11_1203.srcs/sources_1/new/seg_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_11_1203/project_11_1203.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_11_1203/project_11_1203.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
