git clone --depth 1 --no-tags https://github.com/ElectronAsh/Arkanoid_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159235737
git clone --depth 1 --no-tags https://github.com/mmicko/e203mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159388514
git clone --depth 1 --no-tags https://github.com/ayushgupta98/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160573273
git clone --depth 1 --no-tags https://github.com/tienshaoku/IC-Design-Adaptive-Threshold-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158829208
git clone --depth 1 --no-tags https://github.com/tinatiansjz/CPU_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159902111
git clone --depth 1 --no-tags https://github.com/RPG-NJU/NJU-MyClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162389384
git clone --depth 1 --no-tags https://github.com/ImArcangel/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161566396
git clone --depth 1 --no-tags https://github.com/Belief997/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157874743
git clone --depth 1 --no-tags https://github.com/hrinn/PID-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160449074
git clone --depth 1 --no-tags https://github.com/rongcuid/funRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159166357
git clone --depth 1 --no-tags https://github.com/gorold/mojo-game-destroy-the-reactor-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158908787
git clone --depth 1 --no-tags https://github.com/masonparrish/DE2-115-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161714265
git clone --depth 1 --no-tags https://github.com/roo16kie/ATE_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159786276
git clone --depth 1 --no-tags https://github.com/KayChou/DPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159809990
git clone --depth 1 --no-tags https://github.com/Neurodyne/yosys_lec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160984058
git clone --depth 1 --no-tags https://github.com/huanghongxun/Multiple-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161049548
git clone --depth 1 --no-tags https://github.com/dattngo/Dynamic-FFT-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160545595
git clone --depth 1 --no-tags https://github.com/Apingis/fpga-sha256crypt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159049679
git clone --depth 1 --no-tags https://github.com/Verdvana/VGA_Color.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161733181
git clone --depth 1 --no-tags https://github.com/gusghrlrl101/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162239050
git clone --depth 1 --no-tags https://github.com/ReinForce-II/simple-rv32i-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161225638
git clone --depth 1 --no-tags https://github.com/irixs/veritop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161551875
git clone --depth 1 --no-tags https://github.com/mike-hale/TensorLog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162072146
git clone --depth 1 --no-tags https://github.com/mylekiller/VLSITPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160119864
git clone --depth 1 --no-tags https://github.com/howardlau1999/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157696844
git clone --depth 1 --no-tags https://github.com/WeirenYo/Huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161579749
git clone --depth 1 --no-tags https://github.com/JonathanHonrada/TicTacToe_Basys3_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159454087
git clone --depth 1 --no-tags https://github.com/trouble3/anlogic_licheetang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158178295
git clone --depth 1 --no-tags https://github.com/Vlad51/ISCAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161445532
git clone --depth 1 --no-tags https://github.com/SunicYosen/vcs-vpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160757319
git clone --depth 1 --no-tags https://github.com/Pritchy96/edge-detector-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158575417
git clone --depth 1 --no-tags https://github.com/TheZoq2/monocular.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157713471
git clone --depth 1 --no-tags https://github.com/MetalheadKen/OpenMIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158000493
git clone --depth 1 --no-tags https://github.com/mmxsrup/TinyRisc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160619379
git clone --depth 1 --no-tags https://github.com/HiItsRolo/176elevatorcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159438722
git clone --depth 1 --no-tags https://github.com/apoorvegupta/Barrel-Shifter-with-SLT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158957432
git clone --depth 1 --no-tags https://github.com/myosotix/e200_opensource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159276987
git clone --depth 1 --no-tags https://github.com/soumilshah1995/sequence_detector_verilog_5_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158968491
git clone --depth 1 --no-tags https://github.com/laonahongchen/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159352712
git clone --depth 1 --no-tags https://github.com/masoudgithub/RTLCorrection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161328329
git clone --depth 1 --no-tags https://github.com/Milky2018/SRAM-like-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161323054
git clone --depth 1 --no-tags https://github.com/TheSharpOwl/switching-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158088754
git clone --depth 1 --no-tags https://github.com/Aozavyalov/PGNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158267804
git clone --depth 1 --no-tags https://github.com/dzuberi/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161973397
git clone --depth 1 --no-tags https://github.com/RPG-NJU/NJU-Experiments_in_Digital_Logical_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158353119
git clone --depth 1 --no-tags https://github.com/tymcgrew/MIPS-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157950261
git clone --depth 1 --no-tags https://github.com/p76061425/DIC_Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158415842
git clone --depth 1 --no-tags https://github.com/G-H-Y/MIPS32_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159007192
git clone --depth 1 --no-tags https://github.com/C-H-Chien/mat_sqrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159294003
git clone --depth 1 --no-tags https://github.com/vinusankars/SMApproxLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159003819
git clone --depth 1 --no-tags https://github.com/jingnanshi/fpga-vga-digit-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159131005
git clone --depth 1 --no-tags https://github.com/al45tair/pipistrello-TOSlink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161149008
git clone --depth 1 --no-tags https://github.com/Petersoj/4BitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159519377
git clone --depth 1 --no-tags https://github.com/louchenyao/calculator-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159607774
git clone --depth 1 --no-tags https://github.com/cadensanders49/Verilog-Matrix-Math-Unit-CPU-and-Memory-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160567838
git clone --depth 1 --no-tags https://github.com/nalexopo/LCD-16x2-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158821588
git clone --depth 1 --no-tags https://github.com/becamorin20/MidtermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158733712
git clone --depth 1 --no-tags https://github.com/diegopedroso/NetFPGA-RC-OMF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161094420
git clone --depth 1 --no-tags https://github.com/NuamSkunk1/Implementing-Arm-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161994357
git clone --depth 1 --no-tags https://github.com/canesche/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157628247
git clone --depth 1 --no-tags https://github.com/freechensq/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159035425
git clone --depth 1 --no-tags https://github.com/dermarkr/ECE241-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159602918
git clone --depth 1 --no-tags https://github.com/dermarkr/ECE241-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160230405
git clone --depth 1 --no-tags https://github.com/Jordi-Jaspers/ArmV8_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160510184
git clone --depth 1 --no-tags https://github.com/map0te/papilio-cpu8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160908645
git clone --depth 1 --no-tags https://github.com/smelvinsky/fsm-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161393120
git clone --depth 1 --no-tags https://github.com/ZJUNlict/Firmware_for_Core_Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158082955
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157808715
git clone --depth 1 --no-tags https://github.com/NIanBeIx/50.002-Flappy-Bird-Game-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160694409
git clone --depth 1 --no-tags https://github.com/Mohamedrredaa/Digitial-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160659007
git clone --depth 1 --no-tags https://github.com/biubiubiu12138/smart_home.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160206735
git clone --depth 1 --no-tags https://github.com/avina5hkr/fingerprint_authentication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161458259
git clone --depth 1 --no-tags https://github.com/libkoi/CS207_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161473991
git clone --depth 1 --no-tags https://github.com/p76061425/DIC_Booth-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158416096
git clone --depth 1 --no-tags https://github.com/SEETHAMRAJU/Direct-Mapped-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158573550
git clone --depth 1 --no-tags https://github.com/p76061425/DIC_Color-Transform-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158417022
git clone --depth 1 --no-tags https://github.com/cmpark0126/MIPS_32bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159019280
git clone --depth 1 --no-tags https://github.com/uXeBoy/NTSC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160247190
git clone --depth 1 --no-tags https://github.com/JunnanLi/USG-unified-security-gateway-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162400762
git clone --depth 1 --no-tags https://github.com/JunkaiZhan/SCCB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162396942
git clone --depth 1 --no-tags https://github.com/wuhoward/PicoRV32_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160539221
git clone --depth 1 --no-tags https://github.com/dbaeka/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158922207
git clone --depth 1 --no-tags https://github.com/Globson/Urna-Maquina-Estados-TP3_ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158750652
git clone --depth 1 --no-tags https://github.com/yuxuanyao/FPGA-Trumpet-Practice-Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157806104
git clone --depth 1 --no-tags https://github.com/mfidaali/Pipeline-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159257016
git clone --depth 1 --no-tags https://github.com/arundhatigupta/single_cycle_mips_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159945432
git clone --depth 1 --no-tags https://github.com/hsweif/THUCS_ThinPad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157994462
git clone --depth 1 --no-tags https://github.com/Joseph-Q-Nguyen/Computer-System-Models.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157937548
git clone --depth 1 --no-tags https://github.com/Icenowy/yosys-anlogic-test-suite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162236881
git clone --depth 1 --no-tags https://github.com/cpu2018-1/core3rd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157953884
git clone --depth 1 --no-tags https://github.com/nishant3101/Q-function-on-Zybo-SOC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159036836
git clone --depth 1 --no-tags https://github.com/pelsterz/design-project-f2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158307942
git clone --depth 1 --no-tags https://github.com/marsohod4you/light-music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159688472
git clone --depth 1 --no-tags https://github.com/Verdvana/VGA_Picture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161738027
git clone --depth 1 --no-tags https://github.com/sanggeul/my_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158842467
git clone --depth 1 --no-tags https://github.com/raghavrastogi/PROTON_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159035926
git clone --depth 1 --no-tags https://github.com/zsylov/TDMA_1shift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160625962
git clone --depth 1 --no-tags https://github.com/Verdvana/BIN2BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161905812
git clone --depth 1 --no-tags https://github.com/dzuberi/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161894020
