/*
 * dts file for Xilinx ZynqMP
 *
 * (C) Copyright 2014-2022 Xilinx, Inc.
 * (C) Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 * Michal Simek <michal.simek@xilinx.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;

/ {
        compatible = "xlnx,zcu102";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        model = "Xilinx ZynqMP";
        board = "zcu102";
        device_id = "xczu9eg";
        slrcount = <0x1>;

        cpus_a53: cpus-a53@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0x0 0xf0000000 &amba 0x0 0xf0000000 0x0 0x10000000>,
                 <0x0 0xf9000000 &amba_apu 0x0 0xf9000000 0x0 0x80000>,
                 <0x0 0x0 &zynqmp_reset 0x0 0x0 0x0 0x0>,
                 <0x0 0x0 &pinctrl0 0x0 0x0 0x0 0x0>,
                 <0x0 0xffa50800 &ams_ps 0x0 0xffa50800 0x0 0x400>,
                 <0x0 0xffa50c00 &ams_pl 0x0 0xffa50c00 0x0 0x400>,
                 <0x0 0xfffc0000 &psu_ocm_ram_0_memory 0x0 0xfffc0000 0x0 0x40000>,
                 <0x0 0x0 &psu_ddr_0_memory 0x0 0x0 0x0 0x7ff00000>,
                 <0x8 0x0 &psu_ddr_1_memory 0x8 0x0 0x0 0x80000000>,
                 <0x0 0xf9010000 &gic_a53 0x0 0xf9010000 0x0 0x70000>,
                 <0x0 0xffa80000 &lpd_dma_chan1 0x0 0xffa80000 0x0 0x10000>,
                 <0x0 0xffa90000 &lpd_dma_chan2 0x0 0xffa90000 0x0 0x10000>,
                 <0x0 0xffaa0000 &lpd_dma_chan3 0x0 0xffaa0000 0x0 0x10000>,
                 <0x0 0xffab0000 &lpd_dma_chan4 0x0 0xffab0000 0x0 0x10000>,
                 <0x0 0xffac0000 &lpd_dma_chan5 0x0 0xffac0000 0x0 0x10000>,
                 <0x0 0xffad0000 &lpd_dma_chan6 0x0 0xffad0000 0x0 0x10000>,
                 <0x0 0xffae0000 &lpd_dma_chan7 0x0 0xffae0000 0x0 0x10000>,
                 <0x0 0xffaf0000 &lpd_dma_chan8 0x0 0xffaf0000 0x0 0x10000>,
                 <0x0 0xfd360000 &psu_afi_0 0x0 0xfd360000 0x0 0x10000>,
                 <0x0 0xfd370000 &psu_afi_1 0x0 0xfd370000 0x0 0x10000>,
                 <0x0 0xfd380000 &psu_afi_2 0x0 0xfd380000 0x0 0x10000>,
                 <0x0 0xfd390000 &psu_afi_3 0x0 0xfd390000 0x0 0x10000>,
                 <0x0 0xfd3a0000 &psu_afi_4 0x0 0xfd3a0000 0x0 0x10000>,
                 <0x0 0xfd3b0000 &psu_afi_5 0x0 0xfd3b0000 0x0 0x10000>,
                 <0x0 0xff9b0000 &psu_afi_6 0x0 0xff9b0000 0x0 0x10000>,
                 <0x0 0xffa50000 &xilinx_ams 0x0 0xffa50000 0x0 0x10000>,
                 <0x0 0xfd0b0000 &perf_monitor_ddr 0x0 0xfd0b0000 0x0 0x10000>,
                 <0x0 0xffa00000 &perf_monitor_ocm 0x0 0xffa00000 0x0 0x10000>,
                 <0x0 0xffa10000 &perf_monitor_lpd 0x0 0xffa10000 0x0 0x10000>,
                 <0x0 0xfd490000 &perf_monitor_cci 0x0 0xfd490000 0x0 0x10000>,
                 <0x0 0xfd5c0000 &psu_apu 0x0 0xfd5c0000 0x0 0x10000>,
                 <0x0 0xff070000 &can1 0x0 0xff070000 0x0 0x10000>,
                 <0x0 0xfd6e0000 &psu_cci_gpv 0x0 0xfd6e0000 0x0 0x10000>,
                 <0x0 0xfd5e0000 &psu_cci_reg 0x0 0xfd5e0000 0x0 0x10000>,
                 <0x0 0xfe800000 &coresight_0 0x0 0xfe800000 0x0 0x800000>,
                 <0x0 0xfd1a0000 &psu_crf_apb 0x0 0xfd1a0000 0x0 0x140000>,
                 <0x0 0xff5e0000 &psu_crl_apb 0x0 0xff5e0000 0x0 0x280000>,
                 <0x0 0xffca0000 &psu_csu_0 0x0 0xffca0000 0x0 0x10000>,
                 <0x0 0xffc80000 &csudma_0 0x0 0xffc80000 0x0 0x20000>,
                 <0x0 0xff380000 &psu_ctrl_ipi 0x0 0xff380000 0x0 0x80000>,
                 <0x0 0xfd080000 &psu_ddr_phy 0x0 0xfd080000 0x0 0x10000>,
                 <0x0 0xfd090000 &psu_ddr_qos_ctrl 0x0 0xfd090000 0x0 0x10000>,
                 <0x0 0xfd000000 &psu_ddr_xmpu0_cfg 0x0 0xfd000000 0x0 0x10000>,
                 <0x0 0xfd010000 &psu_ddr_xmpu1_cfg 0x0 0xfd010000 0x0 0x10000>,
                 <0x0 0xfd020000 &psu_ddr_xmpu2_cfg 0x0 0xfd020000 0x0 0x10000>,
                 <0x0 0xfd030000 &psu_ddr_xmpu3_cfg 0x0 0xfd030000 0x0 0x10000>,
                 <0x0 0xfd040000 &psu_ddr_xmpu4_cfg 0x0 0xfd040000 0x0 0x10000>,
                 <0x0 0xfd050000 &psu_ddr_xmpu5_cfg 0x0 0xfd050000 0x0 0x10000>,
                 <0x0 0xfd070000 &mc 0x0 0xfd070000 0x0 0x1000>,
                 <0x0 0xfd4a0000 &zynqmp_dpsub 0x0 0xfd4a0000 0x0 0x10000>,
                 <0x0 0xfd4c0000 &zynqmp_dpdma 0x0 0xfd4c0000 0x0 0x10000>,
                 <0x0 0xffcc0000 &psu_efuse 0x0 0xffcc0000 0x0 0x10000>,
                 <0x0 0xff0e0000 &gem3 0x0 0xff0e0000 0x0 0x10000>,
                 <0x0 0xfd700000 &psu_fpd_gpv 0x0 0xfd700000 0x0 0x100000>,
                 <0x0 0xfd610000 &psu_fpd_slcr 0x0 0xfd610000 0x0 0x80000>,
                 <0x0 0xfd690000 &psu_fpd_slcr_secure 0x0 0xfd690000 0x0 0x40000>,
                 <0x0 0xfd5d0000 &psu_fpd_xmpu_cfg 0x0 0xfd5d0000 0x0 0x10000>,
                 <0x0 0xfd4f0000 &psu_fpd_xmpu_sink 0x0 0xfd4f0000 0x0 0x10000>,
                 <0x0 0xfd500000 &fpd_dma_chan1 0x0 0xfd500000 0x0 0x10000>,
                 <0x0 0xfd510000 &fpd_dma_chan2 0x0 0xfd510000 0x0 0x10000>,
                 <0x0 0xfd520000 &fpd_dma_chan3 0x0 0xfd520000 0x0 0x10000>,
                 <0x0 0xfd530000 &fpd_dma_chan4 0x0 0xfd530000 0x0 0x10000>,
                 <0x0 0xfd540000 &fpd_dma_chan5 0x0 0xfd540000 0x0 0x10000>,
                 <0x0 0xfd550000 &fpd_dma_chan6 0x0 0xfd550000 0x0 0x10000>,
                 <0x0 0xfd560000 &fpd_dma_chan7 0x0 0xfd560000 0x0 0x10000>,
                 <0x0 0xfd570000 &fpd_dma_chan8 0x0 0xfd570000 0x0 0x10000>,
                 <0x0 0xff0a0000 &gpio 0x0 0xff0a0000 0x0 0x10000>,
                 <0x0 0xfd4b0000 &gpu 0x0 0xfd4b0000 0x0 0x10000>,
                 <0x0 0xff020000 &i2c0 0x0 0xff020000 0x0 0x10000>,
                 <0x0 0xff030000 &i2c1 0x0 0xff030000 0x0 0x10000>,
                 <0x0 0xff250000 &psu_iou_scntr 0x0 0xff250000 0x0 0x10000>,
                 <0x0 0xff260000 &psu_iou_scntrs 0x0 0xff260000 0x0 0x10000>,
                 <0x0 0xff240000 &psu_iousecure_slcr 0x0 0xff240000 0x0 0x10000>,
                 <0x0 0xff180000 &psu_iouslcr_0 0x0 0xff180000 0x0 0xc0000>,
                 <0x0 0xff300000 &ipi0 0x0 0xff300000 0x0 0x10000>,
                 <0x0 0xff410000 &psu_lpd_slcr 0x0 0xff410000 0x0 0xa0000>,
                 <0x0 0xff4b0000 &psu_lpd_slcr_secure 0x0 0xff4b0000 0x0 0x30000>,
                 <0x0 0xff980000 &lpd_xppu 0x0 0xff980000 0x0 0x10000>,
                 <0x0 0xff9c0000 &psu_lpd_xppu_sink 0x0 0xff9c0000 0x0 0x10000>,
                 <0x0 0xffcf0000 &psu_mbistjtag 0x0 0xffcf0000 0x0 0x10000>,
                 <0x0 0xff990000 &psu_message_buffers 0x0 0xff990000 0x0 0x10000>,
                 <0x0 0xff960000 &ocm 0x0 0xff960000 0x0 0x10000>,
                 <0x0 0xffa70000 &psu_ocm_xmpu_cfg 0x0 0xffa70000 0x0 0x10000>,
                 <0x0 0xfd0e0000 &pcie 0x0 0xfd0e0000 0x0 0x10000>,
                 <0x0 0xfd480000 &psu_pcie_attrib_0 0x0 0xfd480000 0x0 0x10000>,
                 <0x0 0xfd0f0000 &psu_pcie_dma 0x0 0xfd0f0000 0x0 0x10000>,
                 <0x6 0x0 &psu_pcie_high1 0x6 0x0 0x2 0x0>,
                 <0x80 0x0 &psu_pcie_high2 0x80 0x0 0x40 0x0>,
                 <0x0 0xe0000000 &psu_pcie_low 0x0 0xe0000000 0x0 0x10000000>,
                 <0x0 0xffd80000 &psu_pmu_global_0 0x0 0xffd80000 0x0 0x40000>,
                 <0x0 0xff0f0000 &qspi 0x0 0xff0f0000 0x0 0x10000>,
                 <0x0 0xc0000000 &psu_qspi_linear_0 0x0 0xc0000000 0x0 0x20000000>,
                 <0x0 0xffe00000 &psu_r5_0_atcm_global 0x0 0xffe00000 0x0 0x10000>,
                 <0x0 0xffe20000 &psu_r5_0_btcm_global 0x0 0xffe20000 0x0 0x10000>,
                 <0x0 0xffe90000 &psu_r5_1_atcm_global 0x0 0xffe90000 0x0 0x10000>,
                 <0x0 0xffeb0000 &psu_r5_1_btcm_global 0x0 0xffeb0000 0x0 0x10000>,
                 <0x0 0xffe00000 &psu_r5_tcm_ram_global 0x0 0xffe00000 0x0 0x40000>,
                 <0x0 0xff9a0000 &psu_rpu 0x0 0xff9a0000 0x0 0x10000>,
                 <0x0 0xffce0000 &psu_rsa 0x0 0xffce0000 0x0 0x10000>,
                 <0x0 0xffa60000 &rtc 0x0 0xffa60000 0x0 0x10000>,
                 <0x0 0xfd0c0000 &sata 0x0 0xfd0c0000 0x0 0x10000>,
                 <0x0 0xff170000 &sdhci1 0x0 0xff170000 0x0 0x10000>,
                 <0x0 0xfd400000 &psgtr 0x0 0xfd400000 0x0 0x80000>,
                 <0x0 0xfd3d0000 &psu_siou 0x0 0xfd3d0000 0x0 0x10000>,
                 <0x0 0xfd800000 &smmu 0x0 0xfd800000 0x0 0x800000>,
                 <0x0 0xfd5f0000 &psu_smmu_reg 0x0 0xfd5f0000 0x0 0x10000>,
                 <0x0 0xff110000 &ttc0 0x0 0xff110000 0x0 0x10000>,
                 <0x0 0xff120000 &ttc1 0x0 0xff120000 0x0 0x10000>,
                 <0x0 0xff130000 &ttc2 0x0 0xff130000 0x0 0x10000>,
                 <0x0 0xff140000 &ttc3 0x0 0xff140000 0x0 0x10000>,
                 <0x0 0xff000000 &uart0 0x0 0xff000000 0x0 0x10000>,
                 <0x0 0xff010000 &uart1 0x0 0xff010000 0x0 0x10000>,
                 <0x0 0xff9d0000 &usb0 0x0 0xff9d0000 0x0 0x10000>,
                 <0x0 0xfe200000 &dwc3_0 0x0 0xfe200000 0x0 0x100000>,
                 <0x0 0xff150000 &lpd_watchdog 0x0 0xff150000 0x0 0x10000>,
                 <0x0 0xfd4d0000 &watchdog0 0x0 0xfd4d0000 0x0 0x10000>;
                #ranges-address-cells = <0x2>;
                #ranges-size-cells = <0x2>;
                phandle = <0xa0>;

                psu_cortexa53_0: cpu@0 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        operating-points-v2 = <0x75>;
                        reg = <0x0>;
                        cpu-idle-states = <0x76>;
                        next-level-cache = <0x77>;
                        clocks = <&zynqmp_clk 0xa>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,pss-video-ref-clk-freq = <0x1fc9f08>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        xlnx,psu-silicon-version = <0x3>;
                        cpu-frequency = <0x4784b7bf>;
                        xlnx,cpu-clk-freq-hz = <0x4784b7bf>;
                        xlnx,pss-gt-ref-clk-freq = <0x1fc9f08>;
                        xlnx,pss-ref-clk-freq = <0x1fc9350>;
                        bus-handle = <0x1>;
                        xlnx,pss-aux-ref-clk-freq = <0x1fc9f08>;
                        xlnx,psu-device = "PS8a";
                        xlnx,timestamp-clk-freq = <0x5f5b9f5>;
                        stamp-frequency = <0x5f5b9f5>;
                        xlnx,pss-alt-ref-clk-freq = <0x1fc9f08>;
                        phandle = <0x8d>;
                };

                psu_cortexa53_1: cpu@1 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x1>;
                        operating-points-v2 = <0x75>;
                        cpu-idle-states = <0x76>;
                        next-level-cache = <0x77>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x4784b7bf>;
                        xlnx,cpu-clk-freq-hz = <0x4784b7bf>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9350>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5b9f5>;
                        xlnx,timestamp-clk-freq = <0x5f5b9f5>;
                        phandle = <0x8e>;
                };

                psu_cortexa53_2: cpu@2 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x2>;
                        operating-points-v2 = <0x75>;
                        cpu-idle-states = <0x76>;
                        next-level-cache = <0x77>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x4784b7bf>;
                        xlnx,cpu-clk-freq-hz = <0x4784b7bf>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9350>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5b9f5>;
                        xlnx,timestamp-clk-freq = <0x5f5b9f5>;
                        phandle = <0x8f>;
                };

                psu_cortexa53_3: cpu@3 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x3>;
                        operating-points-v2 = <0x75>;
                        cpu-idle-states = <0x76>;
                        next-level-cache = <0x77>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x4784b7bf>;
                        xlnx,cpu-clk-freq-hz = <0x4784b7bf>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9350>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5b9f5>;
                        xlnx,timestamp-clk-freq = <0x5f5b9f5>;
                        phandle = <0x90>;
                };

                L2: l2-cache {
                        compatible = "cache";
                        cache-level = <0x2>;
                        phandle = <0x77>;
                };

                idle-states {
                        entry-method = "psci";

                        CPU_SLEEP_0: cpu-sleep-0 {
                                compatible = "arm,idle-state";
                                arm,psci-suspend-param = "@", "", "";
                                local-timer-stop;
                                entry-latency-us = <0x12c>;
                                exit-latency-us = <0x258>;
                                min-residency-us = <0x2710>;
                                phandle = <0x76>;
                        };
                };
        };

        cpus_r5_0: cpus-r5@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0xf9000000 &amba_rpu 0xf9000000 0x3000>,
                 <0x0 &zynqmp_reset 0x0 0x0>,
                 <0xfffc0000 &psu_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x100000 &psu_r5_ddr_0_memory 0x100000 0x7fefffff>,
                 <0xffa80000 &lpd_dma_chan1 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan2 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan3 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan4 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan5 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan6 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan7 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan8 0xffaf0000 0x10000>,
                 <0xfd360000 &psu_afi_0 0xfd360000 0x10000>,
                 <0xfd370000 &psu_afi_1 0xfd370000 0x10000>,
                 <0xfd380000 &psu_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &psu_afi_3 0xfd390000 0x10000>,
                 <0xfd3a0000 &psu_afi_4 0xfd3a0000 0x10000>,
                 <0xfd3b0000 &psu_afi_5 0xfd3b0000 0x10000>,
                 <0xff9b0000 &psu_afi_6 0xff9b0000 0x10000>,
                 <0xffa50000 &xilinx_ams 0xffa50000 0x10000>,
                 <0xfd0b0000 &perf_monitor_ddr 0xfd0b0000 0x10000>,
                 <0xffa00000 &perf_monitor_ocm 0xffa00000 0x10000>,
                 <0xffa10000 &perf_monitor_lpd 0xffa10000 0x10000>,
                 <0xfd490000 &perf_monitor_cci 0xfd490000 0x10000>,
                 <0xfd5c0000 &psu_apu 0xfd5c0000 0x10000>,
                 <0xff070000 &can1 0xff070000 0x10000>,
                 <0xfd6e0000 &psu_cci_gpv 0xfd6e0000 0x10000>,
                 <0xfd5e0000 &psu_cci_reg 0xfd5e0000 0x10000>,
                 <0xfe800000 &coresight_0 0xfe800000 0x800000>,
                 <0xfd1a0000 &psu_crf_apb 0xfd1a0000 0x140000>,
                 <0xff5e0000 &psu_crl_apb 0xff5e0000 0x280000>,
                 <0xffca0000 &psu_csu_0 0xffca0000 0x10000>,
                 <0xffc80000 &csudma_0 0xffc80000 0x20000>,
                 <0xff380000 &psu_ctrl_ipi 0xff380000 0x80000>,
                 <0xfd080000 &psu_ddr_phy 0xfd080000 0x10000>,
                 <0xfd090000 &psu_ddr_qos_ctrl 0xfd090000 0x10000>,
                 <0xfd000000 &psu_ddr_xmpu0_cfg 0xfd000000 0x10000>,
                 <0xfd010000 &psu_ddr_xmpu1_cfg 0xfd010000 0x10000>,
                 <0xfd020000 &psu_ddr_xmpu2_cfg 0xfd020000 0x10000>,
                 <0xfd030000 &psu_ddr_xmpu3_cfg 0xfd030000 0x10000>,
                 <0xfd040000 &psu_ddr_xmpu4_cfg 0xfd040000 0x10000>,
                 <0xfd050000 &psu_ddr_xmpu5_cfg 0xfd050000 0x10000>,
                 <0xfd070000 &mc 0xfd070000 0x1000>,
                 <0xfd4a0000 &zynqmp_dpsub 0xfd4a0000 0x10000>,
                 <0xfd4c0000 &zynqmp_dpdma 0xfd4c0000 0x10000>,
                 <0xffcc0000 &psu_efuse 0xffcc0000 0x10000>,
                 <0xff0e0000 &gem3 0xff0e0000 0x10000>,
                 <0xfd700000 &psu_fpd_gpv 0xfd700000 0x100000>,
                 <0xfd610000 &psu_fpd_slcr 0xfd610000 0x80000>,
                 <0xfd690000 &psu_fpd_slcr_secure 0xfd690000 0x40000>,
                 <0xfd5d0000 &psu_fpd_xmpu_cfg 0xfd5d0000 0x10000>,
                 <0xfd4f0000 &psu_fpd_xmpu_sink 0xfd4f0000 0x10000>,
                 <0xfd500000 &fpd_dma_chan1 0xfd500000 0x10000>,
                 <0xfd510000 &fpd_dma_chan2 0xfd510000 0x10000>,
                 <0xfd520000 &fpd_dma_chan3 0xfd520000 0x10000>,
                 <0xfd530000 &fpd_dma_chan4 0xfd530000 0x10000>,
                 <0xfd540000 &fpd_dma_chan5 0xfd540000 0x10000>,
                 <0xfd550000 &fpd_dma_chan6 0xfd550000 0x10000>,
                 <0xfd560000 &fpd_dma_chan7 0xfd560000 0x10000>,
                 <0xfd570000 &fpd_dma_chan8 0xfd570000 0x10000>,
                 <0xff0a0000 &gpio 0xff0a0000 0x10000>,
                 <0xfd4b0000 &gpu 0xfd4b0000 0x10000>,
                 <0xff020000 &i2c0 0xff020000 0x10000>,
                 <0xff030000 &i2c1 0xff030000 0x10000>,
                 <0xff250000 &psu_iou_scntr 0xff250000 0x10000>,
                 <0xff260000 &psu_iou_scntrs 0xff260000 0x10000>,
                 <0xff240000 &psu_iousecure_slcr 0xff240000 0x10000>,
                 <0xff180000 &psu_iouslcr_0 0xff180000 0xc0000>,
                 <0xff410000 &psu_lpd_slcr 0xff410000 0xa0000>,
                 <0xff4b0000 &psu_lpd_slcr_secure 0xff4b0000 0x30000>,
                 <0xff980000 &lpd_xppu 0xff980000 0x10000>,
                 <0xff9c0000 &psu_lpd_xppu_sink 0xff9c0000 0x10000>,
                 <0xffcf0000 &psu_mbistjtag 0xffcf0000 0x10000>,
                 <0xff990000 &psu_message_buffers 0xff990000 0x10000>,
                 <0xff960000 &ocm 0xff960000 0x10000>,
                 <0xffa70000 &psu_ocm_xmpu_cfg 0xffa70000 0x10000>,
                 <0xfd0e0000 &pcie 0xfd0e0000 0x10000>,
                 <0xfd480000 &psu_pcie_attrib_0 0xfd480000 0x10000>,
                 <0xfd0f0000 &psu_pcie_dma 0xfd0f0000 0x10000>,
                 <0xe0000000 &psu_pcie_low 0xe0000000 0x10000000>,
                 <0xffd80000 &psu_pmu_global_0 0xffd80000 0x40000>,
                 <0xff0f0000 &qspi 0xff0f0000 0x10000>,
                 <0xc0000000 &psu_qspi_linear_0 0xc0000000 0x20000000>,
                 <0xff9a0000 &psu_rpu 0xff9a0000 0x10000>,
                 <0xffce0000 &psu_rsa 0xffce0000 0x10000>,
                 <0xffa60000 &rtc 0xffa60000 0x10000>,
                 <0xfd0c0000 &sata 0xfd0c0000 0x10000>,
                 <0xff170000 &sdhci1 0xff170000 0x10000>,
                 <0xfd400000 &psgtr 0xfd400000 0x80000>,
                 <0xfd3d0000 &psu_siou 0xfd3d0000 0x10000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xfd5f0000 &psu_smmu_reg 0xfd5f0000 0x10000>,
                 <0xff110000 &ttc0 0xff110000 0x10000>,
                 <0xff120000 &ttc1 0xff120000 0x10000>,
                 <0xff130000 &ttc2 0xff130000 0x10000>,
                 <0xff140000 &ttc3 0xff140000 0x10000>,
                 <0xff000000 &uart0 0xff000000 0x10000>,
                 <0xff010000 &uart1 0xff010000 0x10000>,
                 <0xff9d0000 &usb0 0xff9d0000 0x10000>,
                 <0xfe200000 &dwc3_0 0xfe200000 0x100000>,
                 <0xff150000 &lpd_watchdog 0xff150000 0x10000>,
                 <0xfd4d0000 &watchdog0 0xfd4d0000 0x10000>,
                 <0xffcb0000 &csuwdt_0 0xffcb0000 0x10000>,
                 <0xff310000 &ipi1 0xff310000 0x10000>,
                 <0x0 &psu_r5_0_atcm 0x0 0x10000>,
                 <0x20000 &psu_r5_0_btcm 0x20000 0x10000>,
                 <0x0 &psu_r5_tcm_ram_0 0x0 0x40000>,
                 <0xf9000000 &gic_r5 0xf9000000 0x10000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xa1>;

                psu_cortexr5_0: cpu@0 {
                        compatible = "arm,cortex-r5", "arm,armv8";
                        device_type = "cpu";
                        reg = <0x0>;
                        power-domains = <0x81 0x7>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,tz-nonsecure = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexr5";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x1dcca1db>;
                        xlnx,cpu-clk-freq-hz = <0x1dcca1db>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9350>;
                        access-val = <0xff>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        xlnx,timestamp-clk-freq = <0x5f5b9f5>;
                        phandle = <0xa2>;
                };
        };

        cpus_r5_1: cpus-r5@1 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0xf9000000 &amba_rpu 0xf9000000 0x3000>,
                 <0x0 &zynqmp_reset 0x0 0x0>,
                 <0xfffc0000 &psu_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x100000 &psu_r5_ddr_0_memory 0x100000 0x7fefffff>,
                 <0xffa80000 &lpd_dma_chan1 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan2 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan3 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan4 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan5 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan6 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan7 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan8 0xffaf0000 0x10000>,
                 <0xfd360000 &psu_afi_0 0xfd360000 0x10000>,
                 <0xfd370000 &psu_afi_1 0xfd370000 0x10000>,
                 <0xfd380000 &psu_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &psu_afi_3 0xfd390000 0x10000>,
                 <0xfd3a0000 &psu_afi_4 0xfd3a0000 0x10000>,
                 <0xfd3b0000 &psu_afi_5 0xfd3b0000 0x10000>,
                 <0xff9b0000 &psu_afi_6 0xff9b0000 0x10000>,
                 <0xffa50000 &xilinx_ams 0xffa50000 0x10000>,
                 <0xfd0b0000 &perf_monitor_ddr 0xfd0b0000 0x10000>,
                 <0xffa00000 &perf_monitor_ocm 0xffa00000 0x10000>,
                 <0xffa10000 &perf_monitor_lpd 0xffa10000 0x10000>,
                 <0xfd490000 &perf_monitor_cci 0xfd490000 0x10000>,
                 <0xfd5c0000 &psu_apu 0xfd5c0000 0x10000>,
                 <0xff070000 &can1 0xff070000 0x10000>,
                 <0xfd6e0000 &psu_cci_gpv 0xfd6e0000 0x10000>,
                 <0xfd5e0000 &psu_cci_reg 0xfd5e0000 0x10000>,
                 <0xfe800000 &coresight_0 0xfe800000 0x800000>,
                 <0xfd1a0000 &psu_crf_apb 0xfd1a0000 0x140000>,
                 <0xff5e0000 &psu_crl_apb 0xff5e0000 0x280000>,
                 <0xffca0000 &psu_csu_0 0xffca0000 0x10000>,
                 <0xffc80000 &csudma_0 0xffc80000 0x20000>,
                 <0xff380000 &psu_ctrl_ipi 0xff380000 0x80000>,
                 <0xfd080000 &psu_ddr_phy 0xfd080000 0x10000>,
                 <0xfd090000 &psu_ddr_qos_ctrl 0xfd090000 0x10000>,
                 <0xfd000000 &psu_ddr_xmpu0_cfg 0xfd000000 0x10000>,
                 <0xfd010000 &psu_ddr_xmpu1_cfg 0xfd010000 0x10000>,
                 <0xfd020000 &psu_ddr_xmpu2_cfg 0xfd020000 0x10000>,
                 <0xfd030000 &psu_ddr_xmpu3_cfg 0xfd030000 0x10000>,
                 <0xfd040000 &psu_ddr_xmpu4_cfg 0xfd040000 0x10000>,
                 <0xfd050000 &psu_ddr_xmpu5_cfg 0xfd050000 0x10000>,
                 <0xfd070000 &mc 0xfd070000 0x1000>,
                 <0xfd4a0000 &zynqmp_dpsub 0xfd4a0000 0x10000>,
                 <0xfd4c0000 &zynqmp_dpdma 0xfd4c0000 0x10000>,
                 <0xffcc0000 &psu_efuse 0xffcc0000 0x10000>,
                 <0xff0e0000 &gem3 0xff0e0000 0x10000>,
                 <0xfd700000 &psu_fpd_gpv 0xfd700000 0x100000>,
                 <0xfd610000 &psu_fpd_slcr 0xfd610000 0x80000>,
                 <0xfd690000 &psu_fpd_slcr_secure 0xfd690000 0x40000>,
                 <0xfd5d0000 &psu_fpd_xmpu_cfg 0xfd5d0000 0x10000>,
                 <0xfd4f0000 &psu_fpd_xmpu_sink 0xfd4f0000 0x10000>,
                 <0xfd500000 &fpd_dma_chan1 0xfd500000 0x10000>,
                 <0xfd510000 &fpd_dma_chan2 0xfd510000 0x10000>,
                 <0xfd520000 &fpd_dma_chan3 0xfd520000 0x10000>,
                 <0xfd530000 &fpd_dma_chan4 0xfd530000 0x10000>,
                 <0xfd540000 &fpd_dma_chan5 0xfd540000 0x10000>,
                 <0xfd550000 &fpd_dma_chan6 0xfd550000 0x10000>,
                 <0xfd560000 &fpd_dma_chan7 0xfd560000 0x10000>,
                 <0xfd570000 &fpd_dma_chan8 0xfd570000 0x10000>,
                 <0xff0a0000 &gpio 0xff0a0000 0x10000>,
                 <0xfd4b0000 &gpu 0xfd4b0000 0x10000>,
                 <0xff020000 &i2c0 0xff020000 0x10000>,
                 <0xff030000 &i2c1 0xff030000 0x10000>,
                 <0xff250000 &psu_iou_scntr 0xff250000 0x10000>,
                 <0xff260000 &psu_iou_scntrs 0xff260000 0x10000>,
                 <0xff240000 &psu_iousecure_slcr 0xff240000 0x10000>,
                 <0xff180000 &psu_iouslcr_0 0xff180000 0xc0000>,
                 <0xff410000 &psu_lpd_slcr 0xff410000 0xa0000>,
                 <0xff4b0000 &psu_lpd_slcr_secure 0xff4b0000 0x30000>,
                 <0xff980000 &lpd_xppu 0xff980000 0x10000>,
                 <0xff9c0000 &psu_lpd_xppu_sink 0xff9c0000 0x10000>,
                 <0xffcf0000 &psu_mbistjtag 0xffcf0000 0x10000>,
                 <0xff990000 &psu_message_buffers 0xff990000 0x10000>,
                 <0xff960000 &ocm 0xff960000 0x10000>,
                 <0xffa70000 &psu_ocm_xmpu_cfg 0xffa70000 0x10000>,
                 <0xfd0e0000 &pcie 0xfd0e0000 0x10000>,
                 <0xfd480000 &psu_pcie_attrib_0 0xfd480000 0x10000>,
                 <0xfd0f0000 &psu_pcie_dma 0xfd0f0000 0x10000>,
                 <0xe0000000 &psu_pcie_low 0xe0000000 0x10000000>,
                 <0xffd80000 &psu_pmu_global_0 0xffd80000 0x40000>,
                 <0xff0f0000 &qspi 0xff0f0000 0x10000>,
                 <0xc0000000 &psu_qspi_linear_0 0xc0000000 0x20000000>,
                 <0xff9a0000 &psu_rpu 0xff9a0000 0x10000>,
                 <0xffce0000 &psu_rsa 0xffce0000 0x10000>,
                 <0xffa60000 &rtc 0xffa60000 0x10000>,
                 <0xfd0c0000 &sata 0xfd0c0000 0x10000>,
                 <0xff170000 &sdhci1 0xff170000 0x10000>,
                 <0xfd400000 &psgtr 0xfd400000 0x80000>,
                 <0xfd3d0000 &psu_siou 0xfd3d0000 0x10000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xfd5f0000 &psu_smmu_reg 0xfd5f0000 0x10000>,
                 <0xff110000 &ttc0 0xff110000 0x10000>,
                 <0xff120000 &ttc1 0xff120000 0x10000>,
                 <0xff130000 &ttc2 0xff130000 0x10000>,
                 <0xff140000 &ttc3 0xff140000 0x10000>,
                 <0xff000000 &uart0 0xff000000 0x10000>,
                 <0xff010000 &uart1 0xff010000 0x10000>,
                 <0xff9d0000 &usb0 0xff9d0000 0x10000>,
                 <0xfe200000 &dwc3_0 0xfe200000 0x100000>,
                 <0xff150000 &lpd_watchdog 0xff150000 0x10000>,
                 <0xfd4d0000 &watchdog0 0xfd4d0000 0x10000>,
                 <0xffcb0000 &csuwdt_0 0xffcb0000 0x10000>,
                 <0xf9000000 &gic_r5 0xf9000000 0x10000>,
                 <0xff320000 &ipi2 0xff320000 0x10000>,
                 <0x0 &psu_r5_1_atcm 0x0 0x10000>,
                 <0x20000 &psu_r5_1_btcm 0x20000 0x10000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xa3>;

                psu_cortexr5_1: cpu@1 {
                        compatible = "arm,cortex-r5", "arm,armv8";
                        device_type = "cpu";
                        reg = <0x1>;
                        power-domains = <0x81 0x8>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,tz-nonsecure = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexr5";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x1dcca1db>;
                        xlnx,cpu-clk-freq-hz = <0x1dcca1db>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9350>;
                        access-val = <0xff>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        xlnx,timestamp-clk-freq = <0x5f5b9f5>;
                        phandle = <0xa4>;
                };
        };

        cpus_microblaze_0: cpus_microblaze@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0x0 &zynqmp_reset 0x0 0x0>,
                 <0xfffc0000 &psu_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x0 &psu_ddr_0_memory 0x0 0x7ff00000>,
                 <0x7ff00000 &psu_ddr_0_memory 0x7ff00000 0x100000>,
                 <0xffa80000 &lpd_dma_chan1 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan2 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan3 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan4 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan5 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan6 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan7 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan8 0xffaf0000 0x10000>,
                 <0xfd360000 &psu_afi_0 0xfd360000 0x10000>,
                 <0xfd370000 &psu_afi_1 0xfd370000 0x10000>,
                 <0xfd380000 &psu_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &psu_afi_3 0xfd390000 0x10000>,
                 <0xfd3a0000 &psu_afi_4 0xfd3a0000 0x10000>,
                 <0xfd3b0000 &psu_afi_5 0xfd3b0000 0x10000>,
                 <0xff9b0000 &psu_afi_6 0xff9b0000 0x10000>,
                 <0xffa50000 &xilinx_ams 0xffa50000 0x10000>,
                 <0xfd0b0000 &perf_monitor_ddr 0xfd0b0000 0x10000>,
                 <0xffa00000 &perf_monitor_ocm 0xffa00000 0x10000>,
                 <0xffa10000 &perf_monitor_lpd 0xffa10000 0x10000>,
                 <0xfd490000 &perf_monitor_cci 0xfd490000 0x10000>,
                 <0xfd5c0000 &psu_apu 0xfd5c0000 0x10000>,
                 <0xff070000 &can1 0xff070000 0x10000>,
                 <0xfd6e0000 &psu_cci_gpv 0xfd6e0000 0x10000>,
                 <0xfd5e0000 &psu_cci_reg 0xfd5e0000 0x10000>,
                 <0xfd1a0000 &psu_crf_apb 0xfd1a0000 0x140000>,
                 <0xff5e0000 &psu_crl_apb 0xff5e0000 0x280000>,
                 <0xffca0000 &psu_csu_0 0xffca0000 0x10000>,
                 <0xffc80000 &csudma_0 0xffc80000 0x20000>,
                 <0xff380000 &psu_ctrl_ipi 0xff380000 0x80000>,
                 <0xfd080000 &psu_ddr_phy 0xfd080000 0x10000>,
                 <0xfd090000 &psu_ddr_qos_ctrl 0xfd090000 0x10000>,
                 <0xfd000000 &psu_ddr_xmpu0_cfg 0xfd000000 0x10000>,
                 <0xfd010000 &psu_ddr_xmpu1_cfg 0xfd010000 0x10000>,
                 <0xfd020000 &psu_ddr_xmpu2_cfg 0xfd020000 0x10000>,
                 <0xfd030000 &psu_ddr_xmpu3_cfg 0xfd030000 0x10000>,
                 <0xfd040000 &psu_ddr_xmpu4_cfg 0xfd040000 0x10000>,
                 <0xfd050000 &psu_ddr_xmpu5_cfg 0xfd050000 0x10000>,
                 <0xfd070000 &mc 0xfd070000 0x1000>,
                 <0xfd4a0000 &zynqmp_dpsub 0xfd4a0000 0x10000>,
                 <0xfd4c0000 &zynqmp_dpdma 0xfd4c0000 0x10000>,
                 <0xffcc0000 &psu_efuse 0xffcc0000 0x10000>,
                 <0xff0e0000 &gem3 0xff0e0000 0x10000>,
                 <0xfd700000 &psu_fpd_gpv 0xfd700000 0x100000>,
                 <0xfd610000 &psu_fpd_slcr 0xfd610000 0x80000>,
                 <0xfd690000 &psu_fpd_slcr_secure 0xfd690000 0x40000>,
                 <0xfd5d0000 &psu_fpd_xmpu_cfg 0xfd5d0000 0x10000>,
                 <0xfd4f0000 &psu_fpd_xmpu_sink 0xfd4f0000 0x10000>,
                 <0xfd500000 &fpd_dma_chan1 0xfd500000 0x10000>,
                 <0xfd510000 &fpd_dma_chan2 0xfd510000 0x10000>,
                 <0xfd520000 &fpd_dma_chan3 0xfd520000 0x10000>,
                 <0xfd530000 &fpd_dma_chan4 0xfd530000 0x10000>,
                 <0xfd540000 &fpd_dma_chan5 0xfd540000 0x10000>,
                 <0xfd550000 &fpd_dma_chan6 0xfd550000 0x10000>,
                 <0xfd560000 &fpd_dma_chan7 0xfd560000 0x10000>,
                 <0xfd570000 &fpd_dma_chan8 0xfd570000 0x10000>,
                 <0xff0a0000 &gpio 0xff0a0000 0x10000>,
                 <0xfd4b0000 &gpu 0xfd4b0000 0x10000>,
                 <0xff020000 &i2c0 0xff020000 0x10000>,
                 <0xff030000 &i2c1 0xff030000 0x10000>,
                 <0xff250000 &psu_iou_scntr 0xff250000 0x10000>,
                 <0xff260000 &psu_iou_scntrs 0xff260000 0x10000>,
                 <0xff240000 &psu_iousecure_slcr 0xff240000 0x10000>,
                 <0xff180000 &psu_iouslcr_0 0xff180000 0xc0000>,
                 <0xff410000 &psu_lpd_slcr 0xff410000 0xa0000>,
                 <0xff4b0000 &psu_lpd_slcr_secure 0xff4b0000 0x30000>,
                 <0xff980000 &lpd_xppu 0xff980000 0x10000>,
                 <0xff9c0000 &psu_lpd_xppu_sink 0xff9c0000 0x10000>,
                 <0xffcf0000 &psu_mbistjtag 0xffcf0000 0x10000>,
                 <0xff990000 &psu_message_buffers 0xff990000 0x10000>,
                 <0xff960000 &ocm 0xff960000 0x10000>,
                 <0xffa70000 &psu_ocm_xmpu_cfg 0xffa70000 0x10000>,
                 <0xfd0e0000 &pcie 0xfd0e0000 0x10000>,
                 <0xfd480000 &psu_pcie_attrib_0 0xfd480000 0x10000>,
                 <0xfd0f0000 &psu_pcie_dma 0xfd0f0000 0x10000>,
                 <0xe0000000 &psu_pcie_low 0xe0000000 0x10000000>,
                 <0xffd80000 &psu_pmu_global_0 0xffd80000 0x40000>,
                 <0xff0f0000 &qspi 0xff0f0000 0x10000>,
                 <0xc0000000 &psu_qspi_linear_0 0xc0000000 0x20000000>,
                 <0xffe00000 &psu_r5_0_atcm_global 0xffe00000 0x10000>,
                 <0xffe20000 &psu_r5_0_btcm_global 0xffe20000 0x10000>,
                 <0xffe90000 &psu_r5_1_atcm_global 0xffe90000 0x10000>,
                 <0xffeb0000 &psu_r5_1_btcm_global 0xffeb0000 0x10000>,
                 <0xffe00000 &psu_r5_tcm_ram_global 0xffe00000 0x40000>,
                 <0xff9a0000 &psu_rpu 0xff9a0000 0x10000>,
                 <0xffce0000 &psu_rsa 0xffce0000 0x10000>,
                 <0xffa60000 &rtc 0xffa60000 0x10000>,
                 <0xfd0c0000 &sata 0xfd0c0000 0x10000>,
                 <0xff170000 &sdhci1 0xff170000 0x10000>,
                 <0xfd400000 &psgtr 0xfd400000 0x80000>,
                 <0xfd3d0000 &psu_siou 0xfd3d0000 0x10000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xfd5f0000 &psu_smmu_reg 0xfd5f0000 0x10000>,
                 <0xff110000 &ttc0 0xff110000 0x10000>,
                 <0xff120000 &ttc1 0xff120000 0x10000>,
                 <0xff130000 &ttc2 0xff130000 0x10000>,
                 <0xff140000 &ttc3 0xff140000 0x10000>,
                 <0xff000000 &uart0 0xff000000 0x10000>,
                 <0xff010000 &uart1 0xff010000 0x10000>,
                 <0xff9d0000 &usb0 0xff9d0000 0x10000>,
                 <0xfe200000 &dwc3_0 0xfe200000 0x100000>,
                 <0xff150000 &lpd_watchdog 0xff150000 0x10000>,
                 <0xfd4d0000 &watchdog0 0xfd4d0000 0x10000>,
                 <0xffcb0000 &csuwdt_0 0xffcb0000 0x10000>,
                 <0xffcd0000 &psu_bbram_0 0xffcd0000 0x10000>,
                 <0xff330000 &ipi3 0xff330000 0x1000>,
                 <0xff331000 &ipi4 0xff331000 0x1000>,
                 <0xff332000 &ipi5 0xff332000 0x1000>,
                 <0xff333000 &ipi6 0xff333000 0x1000>,
                 <0xffd40000 &psu_pmu_iomodule 0xffd40000 0x20000>,
                 <0xffdc0000 &psu_pmu_ram 0xffdc0000 0x20000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xa5>;

                psu_pmu_0: cpu@0 {
                        compatible = "pmu-microblaze";
                        device_type = "cpu";
                        reg = <0x0>;
                        operating-points-v2 = <0x75>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,addr-tag-bits = <0x0>;
                        xlnx,number-of-wr-addr-brk = <0x1>;
                        xlnx,dynamic-bus-sizing = <0x0>;
                        xlnx,icache-highaddr = <0x3fffffff>;
                        xlnx,rable = <0x0>;
                        d-cache-highaddr = <0x3fffffff>;
                        xlnx,ip-name = "psu_pmu";
                        xlnx,use-interrupt = <0x1>;
                        xlnx,dcache-force-tag-lutram = <0x0>;
                        xlnx,pc-width = <0x20>;
                        xlnx,async-interrupt = <0x1>;
                        xlnx,interrupt-is-edge = <0x0>;
                        xlnx,use-mmu = <0x0>;
                        xlnx,icache-victims = <0x0>;
                        xlnx,use-reorder-instr = <0x1>;
                        xlnx,dcache-always-used = <0x0>;
                        xlnx,ill-opcode-exception = <0x1>;
                        xlnx,use-div = <0x0>;
                        xlnx,psu-device = "PSSa";
                        i-cache-baseaddr = <0x0>;
                        xlnx,trace = <0x1>;
                        xlnx,use-config-reset = <0x0>;
                        xlnx,pvr = <0x0>;
                        xlnx,dcache-highaddr = <0x3fffffff>;
                        xlnx,dcache-byte-size = <0x2000>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,data-size = <0x20>;
                        xlnx,fault-tolerant = <0x1>;
                        xlnx,mmu-zones = <0x10>;
                        d-cache-line-size = <0x10>;
                        xlnx,mmu-privileged-instr = <0x0>;
                        xlnx,enable-discrete-ports = <0x1>;
                        xlnx,sco = <0x0>;
                        clock-frequency = <0xaba9500>;
                        xlnx,use-ext-brk = <0x0>;
                        xlnx,debug-enabled = <0x1>;
                        xlnx,endianness = <0x1>;
                        i-cache-line-size = <0x10>;
                        xlnx,fsl-exception = <0x0>;
                        xlnx,use-extended-fsl-instr = <0x0>;
                        xlnx,reset-msr = <0x0>;
                        xlnx,branch-target-cache-size = <0x0>;
                        xlnx,dcache-use-writeback = <0x0>;
                        xlnx,div-zero-exception = <0x0>;
                        xlnx,mmu-tlb-access = <0x3>;
                        xlnx,cache-byte-size = <0x2000>;
                        bus-handle = <0x1>;
                        xlnx,pvr-user2 = <0x0>;
                        xlnx,opcode-0x0-illegal = <0x1>;
                        xlnx,base-vectors = <0xffd00000>;
                        xlnx,ecc-use-ce-exception = <0x0>;
                        xlnx,icache-line-len = <0x4>;
                        microblaze_ddr_reserve_sa = <0x7ff00000>;
                        xlnx,use-dcache = <0x0>;
                        xlnx,use-barrel = <0x1>;
                        xlnx,allow-dcache-wr = <0x1>;
                        microblaze_ddr_reserve_ea = <0x7fffffff>;
                        i-cache-highaddr = <0x3fffffff>;
                        xlnx,allow-icache-wr = <0x1>;
                        xlnx,fpu-exception = <0x0>;
                        xlnx,g-use-exceptions = <0x1>;
                        xlnx,dcache-line-len = <0x4>;
                        xlnx,icache-streams = <0x0>;
                        xlnx,pss-ref-clk-freq = "33.330";
                        i-cache-size = <0x2000>;
                        xlnx,use-stack-protection = <0x1>;
                        xlnx,use-hw-mul = <0x0>;
                        xlnx,use-fpu = <0x0>;
                        xlnx,pmu-board-interface = "custom";
                        xlnx,edge-is-positive = <0x0>;
                        d-cache-size = <0x2000>;
                        xlnx,use-pcmp-instr = <0x1>;
                        xlnx,use-icache = <0x0>;
                        xlnx,icache-baseaddr = <0x0>;
                        xlnx,dcache-addr-tag = <0x0>;
                        d-cache-baseaddr = <0x0>;
                        xlnx,number-of-rd-addr-brk = <0x1>;
                        xlnx,ddr-reserve-sa = <0x7ff00000>;
                        xlnx,lockstep-slave = <0x0>;
                        xlnx,ddr-reserve-ea = <0x7fffffff>;
                        xlnx,use-ext-nm-brk = <0x0>;
                        xlnx,icache-always-used = <0x0>;
                        xlnx,mmu-dtlb-size = <0x4>;
                        xlnx,lockstep-select = <0x0>;
                        xlnx,dcache-baseaddr = <0x0>;
                        xlnx,fsl-links = <0x0>;
                        xlnx,dcache-data-width = <0x0>;
                        xlnx,dcache-victims = <0x0>;
                        xlnx,icache-force-tag-lutram = <0x0>;
                        xlnx,use-branch-target-cache = <0x0>;
                        xlnx,unaligned-exceptions = <0x1>;
                        xlnx,freq = <0xaba9500>;
                        xlnx,number-of-pc-brk = <0x1>;
                        xlnx,mmu-itlb-size = <0x2>;
                        xlnx,use-msr-instr = <0x1>;
                        xlnx,icache-data-width = <0x0>;
                        phandle = <0xa6>;
                };
        };

        cpu_opp_table: opp-table-cpu {
                compatible = "operating-points-v2";
                opp-shared;
                phandle = <0x75>;

                opp00 {
                        opp-hz = <0x0 0x47868bf4>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp01 {
                        opp-hz = <0x0 0x23c345fa>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp02 {
                        opp-hz = <0x0 0x17d783fc>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp03 {
                        opp-hz = <0x0 0x11e1a2fd>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };
        };

        zynqmp_ipi: zynqmp_ipi {
                u-boot,dm-pre-reloc;
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x23 0x4>;
                xlnx,ipi-id = <0x0>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                phandle = <0xa7>;

                ipi_mailbox_pmu1: mailbox@ff9905c0 {
                        u-boot,dm-pre-reloc;
                        reg = <0x0 0xff9905c0 0x0 0x20 0x0 0xff9905e0 0x0 0x20 0x0 0xff990e80 0x0 0x20 0x0 0xff990ea0 0x0 0x20>;
                        reg-names = "local_request_region", "local_response_region", "remote_request_region", "remote_response_region";
                        #mbox-cells = <0x1>;
                        xlnx,ipi-id = <0x4>;
                        phandle = <0x91>;
                };
        };

        dcc: dcc {
                compatible = "arm,dcc";
                status = "disabled";
                u-boot,dm-pre-reloc;
                phandle = <0xa8>;
        };

        pmu {
                compatible = "arm,armv8-pmuv3";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4>;
                interrupt-affinity = <0x8d 0x8e 0x8f 0x90>;
        };

        psci {
                compatible = "arm,psci-0.2";
                method = "smc";
        };

        firmware {

                zynqmp_firmware: zynqmp-firmware {
                        compatible = "xlnx,zynqmp-firmware";
                        u-boot,dm-pre-reloc;
                        method = "smc";
                        #power-domain-cells = <0x1>;
                        phandle = <0x81>;

                        zynqmp_power: zynqmp-power {
                                u-boot,dm-pre-reloc;
                                compatible = "xlnx,zynqmp-power";
                                interrupt-parent = <&gic_a53>;
                                interrupts = <0x0 0x23 0x4>;
                                mboxes = <0x91 0x0 0x91 0x1>;
                                mbox-names = "tx", "rx";
                                phandle = <0xa9>;
                        };

                        nvmem_firmware {
                                compatible = "xlnx,zynqmp-nvmem-fw";
                                #address-cells = <0x1>;
                                #size-cells = <0x1>;

                                soc_revision: soc_revision@0 {
                                        reg = <0x0 0x4>;
                                        phandle = <0x99>;
                                };

                                efuse_dna: efuse_dna@c {
                                        reg = <0xc 0xc>;
                                        phandle = <0xaa>;
                                };

                                efuse_usr0: efuse_usr0@20 {
                                        reg = <0x20 0x4>;
                                        phandle = <0xab>;
                                };

                                efuse_usr1: efuse_usr1@24 {
                                        reg = <0x24 0x4>;
                                        phandle = <0xac>;
                                };

                                efuse_usr2: efuse_usr2@28 {
                                        reg = <0x28 0x4>;
                                        phandle = <0xad>;
                                };

                                efuse_usr3: efuse_usr3@2c {
                                        reg = <0x2c 0x4>;
                                        phandle = <0xae>;
                                };

                                efuse_usr4: efuse_usr4@30 {
                                        reg = <0x30 0x4>;
                                        phandle = <0xaf>;
                                };

                                efuse_usr5: efuse_usr5@34 {
                                        reg = <0x34 0x4>;
                                        phandle = <0xb0>;
                                };

                                efuse_usr6: efuse_usr6@38 {
                                        reg = <0x38 0x4>;
                                        phandle = <0xb1>;
                                };

                                efuse_usr7: efuse_usr7@3c {
                                        reg = <0x3c 0x4>;
                                        phandle = <0xb2>;
                                };

                                efuse_miscusr: efuse_miscusr@40 {
                                        reg = <0x40 0x4>;
                                        phandle = <0xb3>;
                                };

                                efuse_chash: efuse_chash@50 {
                                        reg = <0x50 0x4>;
                                        phandle = <0xb4>;
                                };

                                efuse_pufmisc: efuse_pufmisc@54 {
                                        reg = <0x54 0x4>;
                                        phandle = <0xb5>;
                                };

                                efuse_sec: efuse_sec@58 {
                                        reg = <0x58 0x4>;
                                        phandle = <0xb6>;
                                };

                                efuse_spkid: efuse_spkid@5c {
                                        reg = <0x5c 0x4>;
                                        phandle = <0xb7>;
                                };

                                efuse_ppk0hash: efuse_ppk0hash@a0 {
                                        reg = <0xa0 0x30>;
                                        phandle = <0xb8>;
                                };

                                efuse_ppk1hash: efuse_ppk1hash@d0 {
                                        reg = <0xd0 0x30>;
                                        phandle = <0xb9>;
                                };
                        };

                        zynqmp_pcap: pcap {
                                compatible = "xlnx,zynqmp-pcap-fpga";
                                clock-names = "ref_clk";
                                clocks = <&zynqmp_clk 0x29>;
                                phandle = <0x97>;
                        };

                        zynqmp_reset: reset-controller {
                                compatible = "xlnx,zynqmp-reset";
                                #reset-cells = <0x1>;
                                status = "okay";
                                phandle = <0x3>;
                        };

                        pinctrl0: pinctrl {
                                compatible = "xlnx,zynqmp-pinctrl";
                                status = "okay";
                                phandle = <0x4>;
                        };

                        modepin_gpio: gpio {
                                compatible = "xlnx,zynqmp-gpio-modepin";
                                gpio-controller;
                                #gpio-cells = <0x2>;
                                phandle = <0x9a>;
                        };

                        xlnx_aes: zynqmp-aes {
                                compatible = "xlnx,zynqmp-aes";
                                phandle = <0xba>;
                        };

                        xlnx_keccak_384: sha384 {
                                compatible = "xlnx,zynqmp-keccak-384";
                                phandle = <0xbb>;
                        };

                        xlnx_rsa: zynqmp-rsa {
                                compatible = "xlnx,zynqmp-rsa";
                                phandle = <0xbc>;
                        };

                        zynqmp_clk: clock-controller {
                                u-boot,dm-pre-reloc;
                                #clock-cells = <0x1>;
                                compatible = "xlnx,zynqmp-clk";
                                clocks = <&pss_ref_clk>,
                                 <&video_clk>,
                                 <&pss_alt_ref_clk>,
                                 <&aux_ref_clk>,
                                 <&gt_crx_ref_clk>;
                                clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk", "aux_ref_clk", "gt_crx_ref_clk";
                                phandle = <0x78>;
                        };
                };
        };

        timer {
                compatible = "arm,armv8-timer";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
        };

        edac {
                compatible = "arm,cortex-a53-edac";
        };

        fpga_full: fpga-full {
                compatible = "fpga-region";
                fpga-mgr = <0x97>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                phandle = <0xbd>;
        };

        amba_apu: apu-bus {
                compatible = "simple-bus";
                #address-cells = <0x2>;
                #size-cells = <0x1>;
                ranges = <0x0 0x0 0x0 0x0 0xffffffff>;
                phandle = <0x2>;

                gic_a53: interrupt-controller@f9010000 {
                        compatible = "arm,gic-400";
                        #interrupt-cells = <0x3>;
                        reg = <0x0 0xf9010000 0x10000 0x0 0xf9020000 0x20000 0x0 0xf9040000 0x20000 0x0 0xf9060000 0x20000>;
                        interrupt-controller;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x1 0x9 0xf04>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_acpu_gic";
                        xlnx,name = "psu_acpu_gic";
                        phandle = <0xa>;
                };
        };

        amba_rpu: rpu-bus {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x1>;
                phandle = <0x79>;

                gic_r5: interrupt-controller@f9000000 {
                        compatible = "arm,gic-400";
                        #interrupt-cells = <0x3>;
                        reg = <0x0 0xf9000000 0x10000 0x0 0xf9001000 0x10000>;
                        interrupt-controller;
                        interrupt-parent = <&gic_r5>;
                        interrupts = <0x1 0x9 0xf04>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rcpu_gic";
                        xlnx,name = "psu_rcpu_gic";
                        phandle = <0x80>;
                };
        };

        amba: axi {
                compatible = "simple-bus";
                u-boot,dm-pre-reloc;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&gic_a53>;
                /* Proxy Interrupt Controller */
                phandle = <0x1>;

                can0: can@ff060000 {
                        compatible = "xlnx,zynq-can-1.0";
                        status = "disabled";
                        clock-names = "can_clk", "pclk";
                        reg = <0x0 0xff060000 0x0 0x1000>;
                        interrupts = <0x0 0x17 0x4>;
                        interrupt-parent = <&gic_a53>;
                        tx-fifo-depth = <0x40>;
                        rx-fifo-depth = <0x40>;
                        power-domains = <0x81 0x2f>;
                        clocks = <&zynqmp_clk 0x3f>,
                         <&zynqmp_clk 0x1f>;
                        phandle = <0xbe>;
                };

                can1: can@ff070000 {
                        compatible = "xlnx,zynq-can-1.0";
                        status = "okay";
                        clock-names = "can_clk", "pclk";
                        reg = <0x0 0xff070000 0x0 0x1000>;
                        interrupts = <0x0 0x18 0x4>;
                        interrupt-parent = <&gic_a53>;
                        tx-fifo-depth = <0x40>;
                        rx-fifo-depth = <0x40>;
                        power-domains = <0x81 0x30>;
                        clocks = <&zynqmp_clk 0x40>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,can-clk-freq-hz = <0x5f5b9f5>;
                        xlnx,ip-name = "psu_can";
                        xlnx,can-board-interface = "custom";
                        xlnx,name = "psu_can_1";
                        phandle = <0x20>;
                };

                cci: cci@fd6e0000 {
                        compatible = "arm,cci-400";
                        status = "disabled";
                        reg = <0x0 0xfd6e0000 0x0 0x9000>;
                        ranges = <0x0 0x0 0xfd6e0000 0x10000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x1>;
                        phandle = <0xbf>;

                        pmu@9000 {
                                compatible = "arm,cci-400-pmu,r1";
                                reg = <0x9000 0x5000>;
                                interrupt-parent = <&gic_a53>;
                                interrupts = <0x0 0x7b 0x4 0x0 0x7b 0x4 0x0 0x7b 0x4 0x0 0x7b 0x4 0x0 0x7b 0x4>;
                        };
                };

                fpd_dma_chan1: dma-controller@fd500000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd500000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7c 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14e8>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_0";
                        phandle = <0x3b>;
                };

                fpd_dma_chan2: dma-controller@fd510000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd510000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14e9>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_1";
                        phandle = <0x3c>;
                };

                fpd_dma_chan3: dma-controller@fd520000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd520000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ea>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_2";
                        phandle = <0x3d>;
                };

                fpd_dma_chan4: dma-controller@fd530000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd530000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14eb>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_3";
                        phandle = <0x3e>;
                };

                fpd_dma_chan5: dma-controller@fd540000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd540000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x80 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ec>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_4";
                        phandle = <0x3f>;
                };

                fpd_dma_chan6: dma-controller@fd550000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd550000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x81 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ed>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_5";
                        phandle = <0x40>;
                };

                fpd_dma_chan7: dma-controller@fd560000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd560000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x82 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ee>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_6";
                        phandle = <0x41>;
                };

                fpd_dma_chan8: dma-controller@fd570000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd570000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x83 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ef>;
                        power-domains = <0x81 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_7";
                        phandle = <0x42>;
                };

                gpu: gpu@fd4b0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-mali", "arm,mali-400";
                        reg = <0x0 0xfd4b0000 0x0 0x10000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x84 0x4 0x0 0x84 0x4 0x0 0x84 0x4 0x0 0x84 0x4 0x0 0x84 0x4 0x0 0x84 0x4>;
                        interrupt-names = "gp", "gpmmu", "pp0", "ppmmu0", "pp1", "ppmmu1";
                        clock-names = "bus", "core";
                        power-domains = <0x81 0x3a>;
                        clocks = <&zynqmp_clk 0x18>,
                         <&zynqmp_clk 0x19>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gpu";
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,name = "psu_gpu";
                        phandle = <0x44>;
                };

                lpd_dma_chan1: dma-controller@ffa80000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffa80000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x868>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_0";
                        phandle = <0xb>;
                };

                lpd_dma_chan2: dma-controller@ffa90000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffa90000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x869>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_1";
                        phandle = <0xc>;
                };

                lpd_dma_chan3: dma-controller@ffaa0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffaa0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86a>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_2";
                        phandle = <0xd>;
                };

                lpd_dma_chan4: dma-controller@ffab0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffab0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x50 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86b>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_3";
                        phandle = <0xe>;
                };

                lpd_dma_chan5: dma-controller@ffac0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffac0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x51 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86c>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_4";
                        phandle = <0xf>;
                };

                lpd_dma_chan6: dma-controller@ffad0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffad0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x52 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86d>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_5";
                        phandle = <0x10>;
                };

                lpd_dma_chan7: dma-controller@ffae0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffae0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x53 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86e>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_6";
                        phandle = <0x11>;
                };

                lpd_dma_chan8: dma-controller@ffaf0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffaf0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x54 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86f>; */
                        power-domains = <0x81 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_7";
                        phandle = <0x12>;
                };

                mc: memory-controller@fd070000 {
                        compatible = "xlnx,zynqmp-ddrc-2.40a";
                        reg = <0x0 0xfd070000 0x0 0x30000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x70 0x4>;
                        xlnx,ddrc-parity = <0x0>;
                        xlnx,addr-mapping = <0x0>;
                        xlnx,has-ecc = <0x0>;
                        xlnx,ddr-freq = <0x3f926a3a>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ddrc-low-power-auto-self-refresh = <0x0>;
                        xlnx,ip-name = "psu_ddrc";
                        xlnx,ddrc-2nd-clock = <0x0>;
                        xlnx,brc-mapping = <0x0>;
                        xlnx,ddrc-address-copy = <0x0>;
                        xlnx,ddrc-data-mask-and-dbi = <0x7>;
                        xlnx,ddrc-fine-granularity-refresh-mode = <0x0>;
                        xlnx,ddrc-memory-type = <0x4>;
                        xlnx,ddrc-self-refresh-abort = <0x0>;
                        xlnx,ddrc-max-operating-temparature = <0x0>;
                        status = "okay";
                        xlnx,ddrc-address-mirroring = <0x0>;
                        xlnx,ddrc-clk-freq-hz = <0x1fc9351d>;
                        xlnx,qos-enable = <0x0>;
                        xlnx,ddrc-temp-controlled-refresh = <0x0>;
                        xlnx,ddrc-power-down-enable = <0x0>;
                        xlnx,video-buf-size = <0x0>;
                        xlnx,ddrc-memory-address-map = <0x0>;
                        xlnx,name = "psu_ddrc_0";
                        xlnx,dddrc-ecc = <0x0>;
                        xlnx,ddrc-clock-stop = <0x0>;
                        xlnx,ddrc-dynamic-ddr-config-enabled = <0x1>;
                        phandle = <0x31>;
                };

                nand0: nand-controller@ff100000 {
                        compatible = "xlnx,zynqmp-nand-controller", "arasan,nfc-v3p10";
                        status = "disabled";
                        reg = <0x0 0xff100000 0x0 0x1000>;
                        clock-names = "controller", "bus";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0xe 0x4>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x872>;
                        power-domains = <0x81 0x2c>;
                        clocks = <&zynqmp_clk 0x3c>,
                         <&zynqmp_clk 0x1f>;
                        phandle = <0xc0>;
                };

                gem0: ethernet@ff0b0000 {
                        compatible = "xlnx,zynqmp-gem", "cdns,gem";
                        status = "disabled";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x39 0x4 0x0 0x39 0x4>;
                        reg = <0x0 0xff0b0000 0x0 0x1000>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x874>;
                        power-domains = <0x81 0x1d>;
                        resets = <0x3 0x1d>;
                        reset-names = "gem0_rst";
                        clocks = <&zynqmp_clk 0x1f>,
                         <&zynqmp_clk 0x68>,
                         <&zynqmp_clk 0x2d>,
                         <&zynqmp_clk 0x31>,
                         <&zynqmp_clk 0x2c>;
                        phandle = <0xc1>;
                };

                gem1: ethernet@ff0c0000 {
                        compatible = "xlnx,zynqmp-gem", "cdns,gem";
                        status = "disabled";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x3b 0x4 0x0 0x3b 0x4>;
                        reg = <0x0 0xff0c0000 0x0 0x1000>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x875>;
                        power-domains = <0x81 0x1e>;
                        resets = <0x3 0x1e>;
                        reset-names = "gem1_rst";
                        clocks = <&zynqmp_clk 0x1f>,
                         <&zynqmp_clk 0x69>,
                         <&zynqmp_clk 0x2e>,
                         <&zynqmp_clk 0x32>,
                         <&zynqmp_clk 0x2c>;
                        phandle = <0xc2>;
                };

                gem2: ethernet@ff0d0000 {
                        compatible = "xlnx,zynqmp-gem", "cdns,gem";
                        status = "disabled";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x3d 0x4 0x0 0x3d 0x4>;
                        reg = <0x0 0xff0d0000 0x0 0x1000>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x876>;
                        power-domains = <0x81 0x1f>;
                        resets = <0x3 0x1f>;
                        reset-names = "gem2_rst";
                        clocks = <&zynqmp_clk 0x1f>,
                         <&zynqmp_clk 0x6a>,
                         <&zynqmp_clk 0x2f>,
                         <&zynqmp_clk 0x33>,
                         <&zynqmp_clk 0x2c>;
                        phandle = <0xc3>;
                };

                gem3: ethernet@ff0e0000 {
                        compatible = "xlnx,zynqmp-gem", "cdns,gem";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x3f 0x4 0x0 0x3f 0x4>;
                        reg = <0x0 0xff0e0000 0x0 0x1000>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x877>;
                        power-domains = <0x81 0x20>;
                        resets = <0x3 0x20>;
                        reset-names = "gem3_rst";
                        clocks = <&zynqmp_clk 0x1f>,
                         <&zynqmp_clk 0x6b>,
                         <&zynqmp_clk 0x30>,
                         <&zynqmp_clk 0x34>,
                         <&zynqmp_clk 0x2c>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,has-mdio = <0x2faf080>;
                        xlnx,gem-board-interface = "custom";
                        phy-mode = "rgmii-id";
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,enet-slcr-1000mbps-div0 = <0xc>;
                        xlnx,enet-slcr-10mbps-div0 = <0x3c>;
                        xlnx,rable = <0x0>;
                        xlnx,enet-slcr-1000mbps-div1 = <0x1>;
                        xlnx,enet-slcr-10mbps-div1 = <0xa>;
                        xlnx,enet-tsu-clk-freq-hz = <0xee650ed>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ethernet";
                        xlnx,eth-mode = <0x1>;
                        xlnx,enet-reset = <0x2faf080>;
                        xlnx,enet-clk-freq-hz = <0x7732877>;
                        xlnx,enet-slcr-100mbps-div0 = <0x3c>;
                        xlnx,ptp-enet-clock = <0x0>;
                        local-mac-address = [00 0A 23 00 00 00];
                        xlnx,enet-slcr-100mbps-div1 = <0x1>;
                        xlnx,name = "psu_ethernet_3";
                        phandle = <0x35>;
                };

                gpio: gpio@ff0a0000 {
                        compatible = "xlnx,zynqmp-gpio-1.0";
                        status = "okay";
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x10 0x4>;
                        interrupt-controller;
                        #interrupt-cells = <0x2>;
                        reg = <0x0 0xff0a0000 0x0 0x1000>;
                        power-domains = <0x81 0x2e>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,mio-gpio-mask = <0x5600>;
                        xlnx,gpio-board-interface = "custom";
                        gpio-mask-high = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,emio-gpio-width = <0x20>;
                        xlnx,ip-name = "psu_gpio";
                        gpio-mask-low = <0x5600>;
                        emio-gpio-width = <0x20>;
                        xlnx,name = "psu_gpio_0";
                        phandle = <0x43>;
                };

                i2c0: i2c@ff020000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x11 0x4>;
                        clock-frequency = <0x61a80>;
                        reg = <0x0 0xff020000 0x0 0x1000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x81 0x25>;
                        clocks = <&zynqmp_clk 0x3d>;
                        xlnx,rable = <0x0>;
                        xlnx,i2c-reset = <0x0>;
                        xlnx,has-interrupt = <0x2faf080>;
                        xlnx,clock-freq = <0x5f5b9f5>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,i2c-clk-freq-hz = <0x5f5b9f5>;
                        xlnx,ip-name = "psu_i2c";
                        xlnx,iic-board-interface = "custom";
                        xlnx,name = "psu_i2c_0";
                        phandle = <0x45>;
                };

                i2c1: i2c@ff030000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x12 0x4>;
                        clock-frequency = <0x61a80>;
                        reg = <0x0 0xff030000 0x0 0x1000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x81 0x26>;
                        clocks = <&zynqmp_clk 0x3e>;
                        xlnx,rable = <0x0>;
                        xlnx,i2c-reset = <0x0>;
                        xlnx,has-interrupt = <0x2faf080>;
                        xlnx,clock-freq = <0x5f5b9f5>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,i2c-clk-freq-hz = <0x5f5b9f5>;
                        xlnx,ip-name = "psu_i2c";
                        xlnx,iic-board-interface = "custom";
                        xlnx,name = "psu_i2c_1";
                        phandle = <0x46>;
                };

                ocm: memory-controller@ff960000 {
                        compatible = "xlnx,zynqmp-ocmc-1.0";
                        reg = <0x0 0xff960000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0xa 0x4>;
                        xlnx,rable = <0x0>;
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm";
                        xlnx,name = "psu_ocm";
                        phandle = <0x52>;
                };

                perf_monitor_ocm: perf-monitor@ffa00000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xffa00000 0x0 0x10000>;
                        interrupts = <0x0 0x19 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_1";
                        phandle = <0x1c>;
                };

                perf_monitor_ddr: perf-monitor@fd0b0000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xfd0b0000 0x0 0x10000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x6>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0xa>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1c>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_0";
                        phandle = <0x1b>;
                };

                perf_monitor_cci: perf-monitor@fd490000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xfd490000 0x0 0x10000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1c>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_5";
                        phandle = <0x1e>;
                };

                perf_monitor_lpd: perf-monitor@ffa10000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xffa10000 0x0 0x10000>;
                        interrupts = <0x0 0x19 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_2";
                        phandle = <0x1d>;
                };

                pcie: pcie@fd0e0000 {
                        compatible = "xlnx,nwl-pcie-2.11";
                        status = "okay";
                        #address-cells = <0x3>;
                        #size-cells = <0x2>;
                        #interrupt-cells = <0x1>;
                        msi-controller;
                        device_type = "pci";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x76 0x4 0x0 0x75 0x4 0x0 0x74 0x4 0x0 0x73 0x4 0x0 0x72 0x4>;
                        /* MSI_0 [31...0] */
                        interrupt-names = "misc", "dummy", "intx", "msi1", "msi0";
                        msi-parent = <0x54>;
                        reg = <0x0 0xfd0e0000 0x0 0x1000 0x0 0xfd480000 0x0 0x1000 0x80 0x0 0x0 0x1000000>;
                        reg-names = "breg", "pcireg", "cfg";
                        ranges = <0x2000000 0x0 0xe0000000 0x0 0xe0000000 0x0 0x10000000 0x43000000 0x6 0x0 0x6 0x0 0x2 0x0>;
                        /* prefetchable memory */
                        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
                        bus-range = <0x0 0xff>;
                        interrupt-map = <0x0 &pcie_intc 0x98>,
                         <0x0 &pcie_intc 0x2>,
                         <0x0 &pcie_intc 0x0>,
                         <0x3 &pcie_intc 0x0>;
                        iommus = <&smmu 0x4d0>;
                        power-domains = <0x81 0x3b>;
                        clocks = <&zynqmp_clk 0x17>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,dma-addr = <0xfd0f0000>;
                        xlnx,bar1-enable = <0x0>;
                        xlnx,pcie-mode = "Root , Port";
                        xlnx,port-type = <0x1>;
                        xlnx,bar3-enable = <0x0>;
                        xlnx,tz-nonsecure = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,bar5-enable = <0x0>;
                        xlnx,ip-name = "psu_pcie";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,bar0-enable = <0x0>;
                        xlnx,bar2-enable = <0x0>;
                        xlnx,pcie-board-interface = "custom";
                        xlnx,bar4-enable = <0x0>;
                        xlnx,name = "psu_pcie";
                        phandle = <0x54>;

                        pcie_intc: legacy-interrupt-controller {
                                interrupt-controller;
                                #address-cells = <0x0>;
                                #interrupt-cells = <0x1>;
                                phandle = <0x98>;
                        };
                };

                qspi: spi@ff0f0000 {
                        u-boot,dm-pre-reloc;
                        compatible = "xlnx,zynqmp-qspi-1.0";
                        status = "okay";
                        clock-names = "ref_clk", "pclk";
                        interrupts = <0x0 0xf 0x4>;
                        interrupt-parent = <&gic_a53>;
                        num-cs = <0x1>;
                        reg = <0x0 0xff0f0000 0x0 0x1000 0x0 0xc0000000 0x0 0x8000000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x873>;
                        power-domains = <0x81 0x2d>;
                        clocks = <&zynqmp_clk 0x35>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,qspi-clk-freq-hz = <0x7732877>;
                        xlnx,rable = <0x0>;
                        xlnx,bus-width = <0x2>;
                        xlnx,ip-name = "psu_qspi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,qspi-board-interface = "custom";
                        spi-rx-bus-width = <0x4>;
                        xlnx,connection-mode = <0x2>;
                        spi-tx-bus-width = <0x4>;
                        qspi-fbclk = <0x0>;
                        xlnx,clock-freq = <0x7732877>;
                        xlnx,fb-clk = <0x1>;
                        xlnx,qspi-mode = <0x2>;
                        is-dual = <0x1>;
                        xlnx,name = "psu_qspi_0";
                        xlnx,qspi-bus-width = <0x2>;
                        phandle = <0x5b>;
                };

                psgtr: phy@fd400000 {
                        compatible = "xlnx,zynqmp-psgtr-v1.1";
                        status = "okay";
                        reg = <0x0 0xfd400000 0x0 0x40000 0x0 0xfd3d0000 0x0 0x1000>;
                        reg-names = "serdes", "siou";
                        #phy-cells = <0x4>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_serdes";
                        xlnx,name = "psu_serdes";
                        phandle = <0x67>;
                };

                rtc: rtc@ffa60000 {
                        compatible = "xlnx,zynqmp-rtc";
                        status = "okay";
                        reg = <0x0 0xffa60000 0x0 0x100>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x1a 0x4 0x0 0x1b 0x4>;
                        interrupt-names = "alarm", "sec";
                        calibration = <0x7fff>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rtc";
                        xlnx,name = "psu_rtc";
                        phandle = <0x64>;
                };

                sata: ahci@fd0c0000 {
                        compatible = "ceva,ahci-1v84";
                        status = "okay";
                        reg = <0x0 0xfd0c0000 0x0 0x2000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x85 0x4>;
                        power-domains = <0x81 0x1c>;
                        resets = <0x3 0x10>;
                        /*	iommus = <&smmu 0x4c0>, <&smmu 0x4c1>,
                         <&smmu 0x4c2>, <&smmu 0x4c3>;*/
                        clocks = <&zynqmp_clk 0x16>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,tz-nonsecure-sata0 = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_sata";
                        xlnx,tz-nonsecure-sata1 = <0x0>;
                        xlnx,sata-board-interface = "custom";
                        xlnx,name = "psu_sata";
                        phandle = <0x65>;
                };

                sdhci0: mmc@ff160000 {
                        u-boot,dm-pre-reloc;
                        compatible = "xlnx,zynqmp-8.9a", "arasan,sdhci-8.9a";
                        status = "disabled";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x30 0x4>;
                        reg = <0x0 0xff160000 0x0 0x1000>;
                        clock-names = "clk_xin", "clk_ahb";
                        xlnx,device_id = <0x0>;
                        iommus = <&smmu 0x870>;
                        power-domains = <0x81 0x27>;
                        nvmem-cells = <0x99>;
                        nvmem-cell-names = "soc_revision";
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd0", "clk_in_sd0";
                        resets = <0x3 0x26>;
                        clocks = <&zynqmp_clk 0x36>,
                         <&zynqmp_clk 0x1f>;
                        assigned-clocks = <0x78 0x36>;
                        phandle = <0xc4>;
                };

                sdhci1: mmc@ff170000 {
                        u-boot,dm-pre-reloc;
                        compatible = "xlnx,zynqmp-8.9a", "arasan,sdhci-8.9a";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x31 0x4>;
                        reg = <0x0 0xff170000 0x0 0x1000>;
                        clock-names = "clk_xin", "clk_ahb";
                        xlnx,device_id = <0x1>;
                        iommus = <&smmu 0x871>;
                        power-domains = <0x81 0x28>;
                        nvmem-cells = <0x99>;
                        nvmem-cell-names = "soc_revision";
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd1", "clk_in_sd1";
                        resets = <0x3 0x27>;
                        clocks = <&zynqmp_clk 0x37>,
                         <&zynqmp_clk 0x1f>;
                        assigned-clocks = <0x78 0x37>;
                        xlnx,sd-board-interface = "custom";
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,clk-50-ddr-otap-dly = <0x4>;
                        xlnx,clk-50-sdr-itap-dly = <0x15>;
                        xlnx,has-emio = <0x0>;
                        clock-frequency = <0xb2cbcae>;
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,clk-100-sdr-otap-dly = <0x3>;
                        xlnx,rable = <0x0>;
                        xlnx,mio-bank = <0x1>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_sd";
                        xlnx,bus-width = <0x8>;
                        xlnx,card-detect = <0x1>;
                        xlnx,has-wp = <0x1>;
                        xlnx,has-cd = <0x1>;
                        xlnx,slot-type = <0x3>;
                        xlnx,clk-50-sdr-otap-dly = <0x5>;
                        xlnx,clk-50-ddr-itap-dly = <0x3d>;
                        xlnx,has-power = <0x0>;
                        xlnx,clk-200-sdr-otap-dly = <0x3>;
                        xlnx,sdio-clk-freq-hz = <0xb2cbcae>;
                        xlnx,write-protect = <0x1>;
                        xlnx,name = "psu_sd_1";
                        phandle = <0x66>;
                };

                smmu: smmu@fd800000 {
                        compatible = "arm,mmu-500";
                        reg = <0x0 0xfd800000 0x0 0x20000>;
                        #iommu-cells = <0x1>;
                        status = "okay";
                        #global-interrupts = <0x1>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_smmu_gpv";
                        xlnx,name = "psu_smmu_gpv";
                        phandle = <0x69>;
                };

                spi0: spi@ff040000 {
                        compatible = "cdns,spi-r1p6";
                        status = "disabled";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x13 0x4>;
                        reg = <0x0 0xff040000 0x0 0x1000>;
                        clock-names = "ref_clk", "pclk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x81 0x23>;
                        clocks = <&zynqmp_clk 0x3a>,
                         <&zynqmp_clk 0x1f>;
                        phandle = <0xc5>;
                };

                spi1: spi@ff050000 {
                        compatible = "cdns,spi-r1p6";
                        status = "disabled";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x14 0x4>;
                        reg = <0x0 0xff050000 0x0 0x1000>;
                        clock-names = "ref_clk", "pclk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x81 0x24>;
                        clocks = <&zynqmp_clk 0x3b>,
                         <&zynqmp_clk 0x1f>;
                        phandle = <0xc6>;
                };

                ttc0: timer@ff110000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4>;
                        reg = <0x0 0xff110000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x81 0x18>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_0";
                        phandle = <0x6b>;
                };

                ttc1: timer@ff120000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x27 0x4 0x0 0x28 0x4 0x0 0x29 0x4>;
                        reg = <0x0 0xff120000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x81 0x19>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_1";
                        phandle = <0x6c>;
                };

                ttc2: timer@ff130000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x2a 0x4 0x0 0x2b 0x4 0x0 0x2c 0x4>;
                        reg = <0x0 0xff130000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x81 0x1a>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_2";
                        phandle = <0x6d>;
                };

                ttc3: timer@ff140000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x2d 0x4 0x0 0x2e 0x4 0x0 0x2f 0x4>;
                        reg = <0x0 0xff140000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x81 0x1b>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_3";
                        phandle = <0x6e>;
                };

                uart0: serial@ff000000 {
                        u-boot,dm-pre-reloc;
                        compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x15 0x4>;
                        reg = <0x0 0xff000000 0x0 0x1000>;
                        clock-names = "uart_clk", "pclk";
                        power-domains = <0x81 0x21>;
                        clocks = <&zynqmp_clk 0x38>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,has-modem = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5b9f5>;
                        port-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_uart";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,uart-board-interface = "custom";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        xlnx,clock-freq = <0x5f5b9f5>;
                        xlnx,name = "psu_uart_0";
                        phandle = <0x6f>;
                };

                uart1: serial@ff010000 {
                        u-boot,dm-pre-reloc;
                        compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x16 0x4>;
                        reg = <0x0 0xff010000 0x0 0x1000>;
                        clock-names = "uart_clk", "pclk";
                        power-domains = <0x81 0x22>;
                        clocks = <&zynqmp_clk 0x39>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,has-modem = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5b9f5>;
                        port-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_uart";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,uart-board-interface = "custom";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        xlnx,clock-freq = <0x5f5b9f5>;
                        xlnx,name = "psu_uart_1";
                        phandle = <0x70>;
                };

                usb0: usb0@ff9d0000 {
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        status = "okay";
                        compatible = "xlnx,zynqmp-dwc3";
                        reg = <0x0 0xff9d0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        power-domains = <0x81 0x16>;
                        resets = <0x3 0x3b 0x3 0x3d 0x3 0x3f>;
                        reset-names = "usb_crst", "usb_hibrst", "usb_apbrst";
                        reset-gpios = <0x9a 0x1 0x1>;
                        ranges;
                        clocks = <&zynqmp_clk 0x20>,
                         <&zynqmp_clk 0x22>;
                        assigned-clocks = <0x78 0x20 0x78 0x22>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,usb-polarity = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_usb";
                        xlnx,usb-reset-mode = <0x0>;
                        xlnx,usb-board-interface = "custom";
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,name = "psu_usb_0";
                        phandle = <0x71>;

                        dwc3_0: usb@fe200000 {
                                compatible = "snps,dwc3";
                                status = "okay";
                                reg = <0x0 0xfe200000 0x0 0x40000>;
                                interrupt-parent = <&gic_a53>;
                                interrupt-names = "dwc_usb3", "otg", "hiber";
                                interrupts = <0x0 0x41 0x4 0x0 0x45 0x4 0x0 0x4b 0x4>;
                                iommus = <&smmu 0x860>;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                clock-names = "ref";
                                snps,enable_guctl1_resume_quirk;
                                snps,enable_guctl1_ipd_quirk;
                                snps,resume-hs-terminations;
                                /* dma-coherent; */
                                clocks = <&zynqmp_clk 0x22>;
                                xlnx,rable = <0x0>;
                                xlnx,is-cache-coherent = <0x0>;
                                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                                xlnx,ip-name = "psu_usb_xhci";
                                xlnx,usb-board-interface = "custom";
                                xlnx,name = "psu_usb_xhci_0";
                                phandle = <0x72>;
                        };
                };

                usb1: usb1@ff9e0000 {
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        status = "disabled";
                        compatible = "xlnx,zynqmp-dwc3";
                        reg = <0x0 0xff9e0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        power-domains = <0x81 0x17>;
                        resets = <0x3 0x3c 0x3 0x3e 0x3 0x40>;
                        reset-names = "usb_crst", "usb_hibrst", "usb_apbrst";
                        ranges;
                        clocks = <&zynqmp_clk 0x21>,
                         <&zynqmp_clk 0x22>;
                        assigned-clocks = <0x78 0x21 0x78 0x22>;
                        phandle = <0xc7>;

                        dwc3_1: usb@fe300000 {
                                compatible = "snps,dwc3";
                                status = "disabled";
                                reg = <0x0 0xfe300000 0x0 0x40000>;
                                interrupt-parent = <&gic_a53>;
                                interrupt-names = "dwc_usb3", "otg", "hiber";
                                interrupts = <0x0 0x46 0x4 0x0 0x4a 0x4 0x0 0x4c 0x4>;
                                iommus = <&smmu 0x861>;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                clock-names = "ref";
                                snps,enable_guctl1_resume_quirk;
                                snps,enable_guctl1_ipd_quirk;
                                snps,resume-hs-terminations;
                                /* dma-coherent; */
                                clocks = <&zynqmp_clk 0x22>;
                                phandle = <0xc8>;
                        };
                };

                watchdog0: watchdog@fd4d0000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x71 0x1>;
                        reg = <0x0 0xfd4d0000 0x0 0x1000>;
                        timeout-sec = <0x3c>;
                        reset-on-timeout;
                        clocks = <&zynqmp_clk 0x4b>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5b9f5>;
                        xlnx,swdt-board-interface = "custom";
                        xlnx,name = "psu_wdt_1";
                        phandle = <0x74>;
                };

                lpd_watchdog: watchdog@ff150000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x34 0x1>;
                        reg = <0x0 0xff150000 0x0 0x1000>;
                        timeout-sec = <0xa>;
                        clocks = <&zynqmp_clk 0x70>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5b9f5>;
                        xlnx,swdt-board-interface = "custom";
                        xlnx,name = "psu_wdt_0";
                        phandle = <0x73>;
                };

                xilinx_ams: ams@ffa50000 {
                        compatible = "xlnx,zynqmp-ams";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x38 0x4>;
                        interrupt-names = "ams-irq";
                        reg = <0x0 0xffa50000 0x0 0x800>;
                        reg-names = "ams-base";
                        #address-cells = <0x1>;
                        #size-cells = <0x1>;
                        #io-channel-cells = <0x1>;
                        ranges = <0x0 0x0 0xffa50800 0x800>;
                        clocks = <&zynqmp_clk 0x46>;
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x31>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ams";
                        xlnx,name = "psu_ams";
                        phandle = <0x1a>;

                        ams_ps: ams_ps@0 {
                                compatible = "xlnx,zynqmp-ams-ps";
                                status = "okay";
                                reg = <0x0 0x400>;
                                phandle = <0x5>;
                        };

                        ams_pl: ams_pl@400 {
                                compatible = "xlnx,zynqmp-ams-pl";
                                status = "okay";
                                reg = <0x400 0x400>;
                                phandle = <0x6>;
                        };
                };

                zynqmp_dpdma: dma-controller@fd4c0000 {
                        compatible = "xlnx,zynqmp-dpdma";
                        status = "okay";
                        reg = <0x0 0xfd4c0000 0x0 0x1000>;
                        interrupts = <0x0 0x7a 0x4>;
                        interrupt-parent = <&gic_a53>;
                        clock-names = "axi_clk";
                        power-domains = <0x81 0x29>;
                        dma-channels = <0x6>;
                        iommus = <&smmu 0xce4>;
                        #dma-cells = <0x1>;
                        clocks = <&zynqmp_clk 0x14>;
                        assigned-clocks = <0x78 0x14>;
                        /* apll */
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_dpdma";
                        xlnx,name = "psu_dpdma";
                        phandle = <0x33>;

                        dma-video0channel {
                                compatible = "xlnx,video0";
                        };

                        dma-video1channel {
                                compatible = "xlnx,video1";
                        };

                        dma-video2channel {
                                compatible = "xlnx,video2";
                        };

                        dma-graphicschannel {
                                compatible = "xlnx,graphics";
                        };

                        dma-audio0channel {
                                compatible = "xlnx,audio0";
                        };

                        dma-audio1channel {
                                compatible = "xlnx,audio1";
                        };
                };

                zynqmp_dpaud_setting: dp_aud@fd4ac000 {
                        compatible = "xlnx,zynqmp-dpaud-setting", "syscon";
                        reg = <0x0 0xfd4ac000 0x0 0x1000>;
                        phandle = <0x9b>;
                };

                zynqmp_dpsub: display@fd4a0000 {
                        u-boot,dm-pre-reloc;
                        compatible = "xlnx,zynqmp-dpsub-1.7";
                        status = "okay";
                        reg = <0x0 0xfd4a0000 0x0 0x1000 0x0 0xfd4aa000 0x0 0x1000 0x0 0xfd4ab000 0x0 0x1000>;
                        reg-names = "dp", "blend", "av_buf";
                        xlnx,dpaud-reg = <0x9b>;
                        interrupts = <0x0 0x77 0x4>;
                        interrupt-parent = <&gic_a53>;
                        iommus = <&smmu 0xce3>;
                        clock-names = "dp_apb_clk", "dp_aud_clk", "dp_vtc_pixel_clk_in";
                        power-domains = <0x81 0x29>;
                        resets = <0x3 0x3>;
                        dma-names = "vid0", "vid1", "vid2", "gfx0";
                        dmas = <0x33 0x0 0x33 0x1 0x33 0x2 0x33 0x3>;
                        /* dummy node to to indicate there's no child i2c device */
                        clocks = <&dp_aclk>,
                         <&zynqmp_clk 0x11>,
                         <&zynqmp_clk 0x10>;
                        assigned-clocks = <0x78 0x12 0x78 0x11 0x78 0x10>;
                        /* rpll, rpll, vpll */
                        xlnx,max-lanes = <0x1>;
                        phys = <0x67 0x1 0x6 0x0 0x3>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,dp-board-interface = "custom";
                        xlnx,ip-name = "psu_dp";
                        phy-names = "dp-phy0";
                        xlnx,tz-nonsecure = <0x0>;
                        xlnx,name = "psu_dp";
                        phandle = <0x32>;

                        i2c-bus {
                        };

                        zynqmp_dp_snd_codec0: zynqmp_dp_snd_codec0 {
                                compatible = "xlnx,dp-snd-codec";
                                clock-names = "aud_clk";
                                clocks = <&zynqmp_clk 0x11>;
                                phandle = <0x9f>;
                        };

                        zynqmp_dp_snd_pcm0: zynqmp_dp_snd_pcm0 {
                                compatible = "xlnx,dp-snd-pcm0";
                                dmas = <0x33 0x4>;
                                dma-names = "tx";
                                phandle = <0x9d>;
                        };

                        zynqmp_dp_snd_pcm1: zynqmp_dp_snd_pcm1 {
                                compatible = "xlnx,dp-snd-pcm1";
                                dmas = <0x33 0x5>;
                                dma-names = "tx";
                                phandle = <0x9e>;
                        };

                        zynqmp_dp_snd_card0: zynqmp_dp_snd_card {
                                compatible = "xlnx,dp-snd-card";
                                xlnx,dp-snd-pcm = <0x9d 0x9e>;
                                xlnx,dp-snd-codec = <0x9f>;
                                phandle = <0xc9>;
                        };
                };

                csuwdt_0: watchdog@ffcb0000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x35 0x1>;
                        reg = <0x0 0xffcb0000 0x0 0x1000>;
                        timeout-sec = <0x3c>;
                        reset-on-timeout;
                        xlnx,clock-freq = <0x5f5b9f5>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_csu_wdt";
                        phandle = <0x7b>;
                };

                coresight_0: coresight@fe800000 {
                        compatible = "xlnx,coresight-1.0";
                        status = "okay";
                        reg = <0x0 0xfe800000 0x0 0x10000>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_coresight_0";
                        xlnx,name = "psu_coresight_0";
                        phandle = <0x23>;
                };

                csudma_0: dma@ffc80000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x56 0x4>;
                        reg = <0x0 0xffc80000 0x0 0x40000>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_csudma";
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_csudma";
                        phandle = <0x27>;
                };

                psu_r5_tcm_ram_global: psu_r5_tcm_ram@ffe00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-tcm-ram-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_tcm_ram";
                        reg = <0x0 0xffe00000 0x0 0x40000>;
                        xlnx,name = "psu_r5_tcm_ram_global";
                        phandle = <0x61>;
                };

                psu_r5_tcm_ram_0: psu_r5_tcm_ram@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-tcm-ram-1.0";
                        status = "okay";
                        power-domains = <0x81 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_tcm_ram";
                        reg = <0x0 0x0 0x0 0x40000>;
                        xlnx,name = "psu_r5_tcm_ram_0";
                        phandle = <0x7f>;
                };

                psu_ocm_ram_0: psu_ocm_ram_0@fffc0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ocm-ram-0-1.0";
                        status = "okay";
                        power-domains = <0x81 0xb>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm_ram_0";
                        reg = <0x0 0xfffc0000 0x0 0x40000>;
                        xlnx,name = "psu_ocm_ram_0";
                        phandle = <0xca>;
                };

                psu_r5_1_btcm: psu_r5_1_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-btcm-1.0";
                        status = "okay";
                        power-domains = <0x81 0x12>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_btcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_btcm";
                        phandle = <0x84>;
                };

                psu_r5_1_btcm_global: psu_r5_1_btcm_global@ffeb0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-btcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0x12>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_btcm_global";
                        reg = <0x0 0xffeb0000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_btcm_global";
                        phandle = <0x60>;
                };

                psu_r5_1_atcm: psu_r5_1_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-atcm-1.0";
                        status = "okay";
                        power-domains = <0x81 0x11>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_atcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_atcm";
                        phandle = <0x83>;
                };

                psu_r5_1_atcm_global: psu_r5_1_atcm_global@ffe90000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-atcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0x11>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_atcm_global";
                        reg = <0x0 0xffe90000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_atcm_global";
                        phandle = <0x5f>;
                };

                psu_r5_0_btcm_lockstep: psu_r5_0_btcm_lockstep@ffe30000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm_lockstep";
                        reg = <0x0 0xffe30000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm_lockstep";
                        phandle = <0xcb>;
                };

                psu_r5_0_btcm: psu_r5_0_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-1.0";
                        status = "okay";
                        power-domains = <0x81 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm";
                        phandle = <0x7e>;
                };

                psu_r5_0_btcm_global: psu_r5_0_btcm_global@ffe20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm_global";
                        reg = <0x0 0xffe20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm_global";
                        phandle = <0x5e>;
                };

                psu_r5_0_atcm_lockstep: psu_r5_0_atcm_lockstep@ffe10000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm_lockstep";
                        reg = <0x0 0xffe10000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm_lockstep";
                        phandle = <0xcc>;
                };

                psu_r5_0_atcm: psu_r5_0_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-1.0";
                        status = "okay";
                        power-domains = <0x81 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm";
                        phandle = <0x7d>;
                };

                psu_r5_0_atcm_global: psu_r5_0_atcm_global@ffe00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x81 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm_global";
                        reg = <0x0 0xffe00000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm_global";
                        phandle = <0x5d>;
                };

                psu_bbram_0: psu_bbram_0@ffcd0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-bbram-0-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_bbram_0";
                        reg = <0x0 0xffcd0000 0x0 0x10000>;
                        xlnx,name = "psu_bbram_0";
                        phandle = <0x85>;
                };

                psu_pmu_ram: psu_pmu_ram@ffdc0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pmu-ram-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pmu_ram";
                        reg = <0x0 0xffdc0000 0x0 0x20000>;
                        xlnx,name = "psu_pmu_ram";
                        phandle = <0x8b>;
                };

                psu_pmu_iomodule: psu_pmu_iomodule@ffd40000 {
                        compatible = "xlnx,psu-pmu-iomodule-1.0";
                        xlnx,gpo4-polarity = <0x0>;
                        xlnx,gpo2-enable = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,gpo4-enable = <0x1>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pmu_iomodule";
                        reg = <0x0 0xffd40000 0x0 0x20000>;
                        xlnx,gpo3-polarity = <0x0>;
                        xlnx,gpo5-polarity = <0x0>;
                        xlnx,gpo3-enable = <0x1>;
                        status = "okay";
                        xlnx,gpo5-enable = <0x1>;
                        xlnx,name = "psu_pmu_iomodule";
                        xlnx,gpo2-polarity = <0x1>;
                        phandle = <0x8a>;
                };

                psu_pmu_global_0: psu_pmu_global_0@ffd80000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pmu-global-0-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pmu_global_0";
                        reg = <0x0 0xffd80000 0x0 0x40000>;
                        xlnx,name = "psu_pmu_global_0";
                        phandle = <0x5a>;
                };

                psu_mbistjtag: psu_mbistjtag@ffcf0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-mbistjtag-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_mbistjtag";
                        reg = <0x0 0xffcf0000 0x0 0x10000>;
                        xlnx,name = "psu_mbistjtag";
                        phandle = <0x50>;
                };

                psu_rsa: psu_rsa@ffce0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-rsa-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rsa";
                        reg = <0x0 0xffce0000 0x0 0x10000>;
                        xlnx,name = "psu_rsa";
                        phandle = <0x63>;
                };

                psu_efuse: psu_efuse@ffcc0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-efuse-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_efuse";
                        reg = <0x0 0xffcc0000 0x0 0x10000>;
                        xlnx,name = "psu_efuse";
                        phandle = <0x34>;
                };

                psu_csu_0: psu_csu@ffca0000 {
                        xlnx,rable = <0x0>;
                        xlnx,csu-board-interface = "custom";
                        compatible = "xlnx,psu-csu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,can-clk-freq-hz = <0xaba9500>;
                        xlnx,ip-name = "psu_csu";
                        reg = <0x0 0xffca0000 0x0 0x10000>;
                        xlnx,name = "psu_csu_0";
                        phandle = <0x26>;
                };

                psu_fpd_gpv: psu_fpd_gpv@fd700000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-gpv-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_gpv";
                        reg = <0x0 0xfd700000 0x0 0x100000>;
                        xlnx,name = "psu_fpd_gpv";
                        phandle = <0x36>;
                };

                psu_cci_gpv: psu_cci_gpv@fd6e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-cci-gpv-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_cci_gpv";
                        reg = <0x0 0xfd6e0000 0x0 0x10000>;
                        xlnx,name = "psu_cci_gpv";
                        phandle = <0x21>;
                };

                psu_fpd_slcr_secure: psu_fpd_slcr_secure@fd690000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_slcr_secure";
                        reg = <0x0 0xfd690000 0x0 0x40000>;
                        xlnx,name = "psu_fpd_slcr_secure";
                        phandle = <0x38>;
                };

                psu_fpd_slcr: psu_fpd_slcr@fd610000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_slcr";
                        reg = <0x0 0xfd610000 0x0 0x80000>;
                        xlnx,name = "psu_fpd_slcr";
                        phandle = <0x37>;
                };

                psu_smmu_reg: psu_smmu_reg@fd5f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-smmu-reg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_smmu_reg";
                        reg = <0x0 0xfd5f0000 0x0 0x10000>;
                        xlnx,name = "psu_smmu_reg";
                        phandle = <0x6a>;
                };

                psu_cci_reg: psu_cci_reg@fd5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-cci-reg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_cci_reg";
                        reg = <0x0 0xfd5e0000 0x0 0x10000>;
                        xlnx,name = "psu_cci_reg";
                        phandle = <0x22>;
                };

                psu_fpd_xmpu_cfg: psu_fpd_xmpu_cfg@fd5d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-xmpu-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_xmpu_cfg";
                        reg = <0x0 0xfd5d0000 0x0 0x10000>;
                        xlnx,name = "psu_fpd_xmpu_cfg";
                        phandle = <0x39>;
                };

                psu_apu: psu_apu@fd5c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-apu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apu";
                        reg = <0x0 0xfd5c0000 0x0 0x10000>;
                        xlnx,name = "psu_apu";
                        phandle = <0x1f>;
                };

                psu_fpd_xmpu_sink: psu_fpd_xmpu_sink@fd4f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-xmpu-sink-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_xmpu_sink";
                        reg = <0x0 0xfd4f0000 0x0 0x10000>;
                        xlnx,name = "psu_fpd_xmpu_sink";
                        phandle = <0x3a>;
                };

                psu_siou: psu_siou@fd3d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-siou-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_siou";
                        reg = <0x0 0xfd3d0000 0x0 0x10000>;
                        xlnx,name = "psu_siou";
                        phandle = <0x68>;
                };

                psu_afi_5: psu_afi@fd3b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd3b0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_5";
                        phandle = <0x18>;
                };

                psu_afi_4: psu_afi@fd3a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd3a0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_4";
                        phandle = <0x17>;
                };

                psu_afi_3: psu_afi@fd390000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd390000 0x0 0x10000>;
                        xlnx,name = "psu_afi_3";
                        phandle = <0x16>;
                };

                psu_afi_2: psu_afi@fd380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd380000 0x0 0x10000>;
                        xlnx,name = "psu_afi_2";
                        phandle = <0x15>;
                };

                psu_afi_1: psu_afi@fd370000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd370000 0x0 0x10000>;
                        xlnx,name = "psu_afi_1";
                        phandle = <0x14>;
                };

                psu_afi_0: psu_afi@fd360000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd360000 0x0 0x10000>;
                        xlnx,name = "psu_afi_0";
                        phandle = <0x13>;
                };

                psu_crf_apb: psu_crf_apb@fd1a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-crf-apb-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_crf_apb";
                        reg = <0x0 0xfd1a0000 0x0 0x140000>;
                        xlnx,name = "psu_crf_apb";
                        phandle = <0x24>;
                };

                psu_pcie_dma: psu_pcie_dma@fd0f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pcie-dma-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pcie_dma";
                        reg = <0x0 0xfd0f0000 0x0 0x10000>;
                        xlnx,name = "psu_pcie_dma";
                        phandle = <0x56>;
                };

                psu_pcie_low: psu_pcie@e0000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pcie-1.0";
                        status = "okay";
                        xlnx,dma-addr = <0xfd0f0000>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pcie";
                        reg = <0x0 0xe0000000 0x0 0x10000000>;
                        xlnx,port-type = <0x1>;
                        xlnx,name = "psu_pcie_low";
                        phandle = <0x59>;
                };

                psu_pcie_high1: psu_pcie@600000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pcie-1.0";
                        status = "okay";
                        xlnx,dma-addr = <0xfd0f0000>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pcie";
                        reg = <0x6 0x0 0x2 0x0>;
                        xlnx,port-type = <0x1>;
                        xlnx,name = "psu_pcie_high1";
                        phandle = <0x57>;
                };

                psu_pcie_high2: psu_pcie@8000000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pcie-1.0";
                        status = "okay";
                        xlnx,dma-addr = <0xfd0f0000>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pcie";
                        reg = <0x80 0x0 0x40 0x0>;
                        xlnx,port-type = <0x1>;
                        xlnx,name = "psu_pcie_high2";
                        phandle = <0x58>;
                };

                psu_pcie_attrib_0: psu_pcie_attrib_0@fd480000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pcie-attrib-0-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pcie_attrib_0";
                        reg = <0x0 0xfd480000 0x0 0x10000>;
                        xlnx,name = "psu_pcie_attrib_0";
                        phandle = <0x55>;
                };

                psu_ddr_qos_ctrl: psu_ddr_qos_ctrl@fd090000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-qos-ctrl-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_qos_ctrl";
                        reg = <0x0 0xfd090000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_qos_ctrl";
                        phandle = <0x2a>;
                };

                psu_ddr_phy: psu_ddr_phy@fd080000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-phy-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_phy";
                        reg = <0x0 0xfd080000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_phy";
                        phandle = <0x29>;
                };

                psu_ddr_xmpu5_cfg: psu_ddr_xmpu5_cfg@fd050000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu5-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu5_cfg";
                        reg = <0x0 0xfd050000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu5_cfg";
                        phandle = <0x30>;
                };

                psu_ddr_xmpu4_cfg: psu_ddr_xmpu4_cfg@fd040000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu4-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu4_cfg";
                        reg = <0x0 0xfd040000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu4_cfg";
                        phandle = <0x2f>;
                };

                psu_ddr_xmpu3_cfg: psu_ddr_xmpu3_cfg@fd030000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu3-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu3_cfg";
                        reg = <0x0 0xfd030000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu3_cfg";
                        phandle = <0x2e>;
                };

                psu_ddr_xmpu2_cfg: psu_ddr_xmpu2_cfg@fd020000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu2-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu2_cfg";
                        reg = <0x0 0xfd020000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu2_cfg";
                        phandle = <0x2d>;
                };

                psu_ddr_xmpu1_cfg: psu_ddr_xmpu1_cfg@fd010000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu1-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu1_cfg";
                        reg = <0x0 0xfd010000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu1_cfg";
                        phandle = <0x2c>;
                };

                psu_ddr_xmpu0_cfg: psu_ddr_xmpu0_cfg@fd000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu0-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu0_cfg";
                        reg = <0x0 0xfd000000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu0_cfg";
                        phandle = <0x2b>;
                };

                psu_ocm_xmpu_cfg: psu_ocm_xmpu_cfg@ffa70000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ocm-xmpu-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm_xmpu_cfg";
                        reg = <0x0 0xffa70000 0x0 0x10000>;
                        xlnx,name = "psu_ocm_xmpu_cfg";
                        phandle = <0x53>;
                };

                psu_lpd_xppu_sink: psu_lpd_xppu_sink@ff9c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-xppu-sink-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_xppu_sink";
                        reg = <0x0 0xff9c0000 0x0 0x10000>;
                        xlnx,name = "psu_lpd_xppu_sink";
                        phandle = <0x4f>;
                };

                psu_afi_6: psu_afi@ff9b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xff9b0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_6";
                        phandle = <0x19>;
                };

                psu_rpu: psu_rpu@ff9a0000 {
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        compatible = "xlnx,psu-rpu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rpu";
                        reg = <0x0 0xff9a0000 0x0 0x10000>;
                        xlnx,name = "psu_rpu";
                        phandle = <0x62>;
                };

                psu_crl_apb: psu_crl_apb@ff5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-crl-apb-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_crl_apb";
                        reg = <0x0 0xff5e0000 0x0 0x280000>;
                        xlnx,name = "psu_crl_apb";
                        phandle = <0x25>;
                };

                psu_lpd_slcr_secure: psu_lpd_slcr_secure@ff4b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_slcr_secure";
                        reg = <0x0 0xff4b0000 0x0 0x30000>;
                        xlnx,name = "psu_lpd_slcr_secure";
                        phandle = <0x4d>;
                };

                psu_lpd_slcr: psu_lpd_slcr@ff410000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_slcr";
                        reg = <0x0 0xff410000 0x0 0xa0000>;
                        xlnx,name = "psu_lpd_slcr";
                        phandle = <0x4c>;
                };

                psu_ctrl_ipi: PERIPHERAL@ff380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,PERIPHERAL-1.0";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0xff380000 0x0 0x80000>;
                        phandle = <0x28>;
                };

                psu_message_buffers: PERIPHERAL@ff990000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,PERIPHERAL-1.0";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0xff990000 0x0 0x10000>;
                        phandle = <0x51>;
                };

                psu_iou_scntrs: psu_iou_scntrs@ff260000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iou-scntrs-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iou_scntrs";
                        reg = <0x0 0xff260000 0x0 0x10000>;
                        xlnx,name = "psu_iou_scntrs";
                        phandle = <0x48>;
                };

                psu_iou_scntr: psu_iou_scntr@ff250000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iou-scntr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iou_scntr";
                        reg = <0x0 0xff250000 0x0 0x10000>;
                        xlnx,name = "psu_iou_scntr";
                        phandle = <0x47>;
                };

                psu_iousecure_slcr: psu_iousecure_slcr@ff240000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iousecure-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iousecure_slcr";
                        reg = <0x0 0xff240000 0x0 0x10000>;
                        xlnx,name = "psu_iousecure_slcr";
                        phandle = <0x49>;
                };

                psu_iouslcr_0: psu_iouslcr@ff180000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iouslcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iouslcr";
                        reg = <0x0 0xff180000 0x0 0xc0000>;
                        xlnx,name = "psu_iouslcr_0";
                        phandle = <0x4a>;
                };

                psu_r5_ddr_0: psu_ddr@100000 {
                        compatible = "xlnx,psu-ddr-1.0";
                        xlnx,s-axi-hp1-baseaddr = <0xfffffff>;
                        xlnx,s-axi-hp3-baseaddr = <0xfffffff>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_ddr";
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0x100000 0x0 0x7fe00000>;
                        xlnx,s-axi-hp1-highaddr = <0xfffffff>;
                        xlnx,s-axi-hp3-highaddr = <0xfffffff>;
                        xlnx,s-axi-hp0-baseaddr = <0xfffffff>;
                        xlnx,s-axi-hp2-baseaddr = <0xfffffff>;
                        status = "okay";
                        xlnx,s-axi-hp0-highaddr = <0xfffffff>;
                        xlnx,s-axi-hp2-highaddr = <0xfffffff>;
                        xlnx,name = "psu_r5_ddr_0";
                        phandle = <0xcd>;
                };

                psu_ddr_0: psu_ddr@0 {
                        compatible = "xlnx,psu-ddr-1.0";
                        xlnx,s-axi-hp1-baseaddr = <0xfffffff>;
                        xlnx,ddrc-act-freq-hz = <0x3f926a3a>;
                        xlnx,s-axi-hp3-baseaddr = <0xfffffff>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_ddr";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP";
                        xlnx,s-axi-hp1-highaddr = <0xfffffff>;
                        reg = <0x0 0x0 0x0 0x7ff00000 0x0 0x7ff00000 0x0 0x100000>;
                        xlnx,ddrc-video-buffer-size = <0x0>;
                        xlnx,s-axi-hp3-highaddr = <0xfffffff>;
                        xlnx,ddrc-brc-mapping = <0x0>;
                        xlnx,s-axi-hp0-baseaddr = <0xfffffff>;
                        xlnx,s-axi-hp2-baseaddr = <0xfffffff>;
                        status = "okay";
                        xlnx,s-axi-hp0-highaddr = <0xfffffff>;
                        xlnx,s-axi-hp2-highaddr = <0xfffffff>;
                        xlnx,name = "psu_ddr_0";
                        xlnx,ddrc-ddr4-addr-mapping = <0x1>;
                        phandle = <0xce>;
                };

                psu_ddr_1: psu_ddr@800000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr";
                        reg = <0x8 0x0 0x0 0x80000000>;
                        xlnx,name = "psu_ddr_1";
                        phandle = <0xcf>;
                };

                psu_qspi_linear_0: psu_qspi_linear@c0000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-qspi-linear-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_qspi_linear";
                        reg = <0x0 0xc0000000 0x0 0x20000000>;
                        xlnx,name = "psu_qspi_linear_0";
                        phandle = <0x5c>;
                };
        };

        ipi0: ipi@ff300000 {
                status = "okay";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x23 0x4>;
                reg = <0x0 0xff300000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x1>;
                xlnx,ipi-id = <0x0>;
                xlnx,ipi-buf-index = <0x2>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "APU";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x0>;
                xlnx,buffer-base = <0xff990400>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x43>;
                xlnx,base-address = <0xff300000>;
                xlnx,buffer-index = <0x2>;
                xlnx,name = "psu_ipi_0";
                phandle = <0x4b>;

                ipi0_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff9904a0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990480>;
                        phandle = <0xd0>;
                };

                ipi0_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990420>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990400>;
                        phandle = <0xd1>;
                };

                ipi0_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990460>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990440>;
                        phandle = <0xd2>;
                };

                ipi0_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9905c0>;
                        phandle = <0xd3>;
                };

                ipi0_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9905c0>;
                        phandle = <0xd4>;
                };

                ipi0_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9905c0>;
                        phandle = <0xd5>;
                };

                ipi0_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9905c0>;
                        phandle = <0xd6>;
                };
        };

        ipi1: ipi@ff310000 {
                status = "okay";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x21 0x4>;
                reg = <0x0 0xff310000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x100>;
                xlnx,ipi-id = <0x1>;
                xlnx,ipi-buf-index = <0x0>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "RPU0";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x8>;
                xlnx,buffer-base = <0xff990000>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x41>;
                xlnx,base-address = <0xff310000>;
                xlnx,buffer-index = <0x0>;
                xlnx,name = "psu_ipi_1";
                phandle = <0x7c>;

                ipi1_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff9900a0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990080>;
                        phandle = <0xd7>;
                };

                ipi1_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990020>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990000>;
                        phandle = <0xd8>;
                };

                ipi1_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990060>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990040>;
                        phandle = <0xd9>;
                };

                ipi1_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9901e0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9901c0>;
                        phandle = <0xda>;
                };

                ipi1_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9901e0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9901c0>;
                        phandle = <0xdb>;
                };

                ipi1_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9901e0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9901c0>;
                        phandle = <0xdc>;
                };

                ipi1_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9901e0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9901c0>;
                        phandle = <0xdd>;
                };
        };

        ipi2: ipi@ff320000 {
                status = "okay";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x22 0x4>;
                reg = <0x0 0xff320000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x200>;
                xlnx,ipi-id = <0x2>;
                xlnx,ipi-buf-index = <0x1>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "RPU1";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x9>;
                xlnx,buffer-base = <0xff990200>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x42>;
                xlnx,base-address = <0xff320000>;
                xlnx,buffer-index = <0x1>;
                xlnx,name = "psu_ipi_2";
                phandle = <0x82>;

                ipi2_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff9902a0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990280>;
                        phandle = <0xde>;
                };

                ipi2_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990220>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990200>;
                        phandle = <0xdf>;
                };

                ipi2_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990260>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990240>;
                        phandle = <0xe0>;
                };

                ipi2_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9903e0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9903c0>;
                        phandle = <0xe1>;
                };

                ipi2_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9903e0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9903c0>;
                        phandle = <0xe2>;
                };

                ipi2_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9903e0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9903c0>;
                        phandle = <0xe3>;
                };

                ipi2_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff9903e0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff9903c0>;
                        phandle = <0xe4>;
                };
        };

        ipi3: ipi@ff330000 {
                status = "okay";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                reg = <0x0 0xff330000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x10000>;
                xlnx,ipi-id = <0x3>;
                xlnx,ipi-buf-index = <0x7>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "PMU";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x10>;
                xlnx,buffer-base = <0xff990e00>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x0>;
                xlnx,base-address = <0xff330000>;
                xlnx,buffer-index = <0x7>;
                xlnx,name = "psu_ipi_3";
                phandle = <0x86>;

                ipi3_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff990ea0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990e80>;
                        phandle = <0xe5>;
                };

                ipi3_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e20>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990e00>;
                        phandle = <0xe6>;
                };

                ipi3_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e60>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990e40>;
                        phandle = <0xe7>;
                };

                ipi3_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xe8>;
                };

                ipi3_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xe9>;
                };

                ipi3_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xea>;
                };

                ipi3_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xeb>;
                };
        };

        ipi4: ipi@ff331000 {
                status = "okay";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                reg = <0x0 0xff331000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x20000>;
                xlnx,ipi-id = <0x4>;
                xlnx,ipi-buf-index = <0x7>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "PMU";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x11>;
                xlnx,buffer-base = <0xff990e00>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x0>;
                xlnx,base-address = <0xff331000>;
                xlnx,buffer-index = <0x7>;
                xlnx,name = "psu_ipi_4";
                phandle = <0x87>;

                ipi4_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff990ea0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990e80>;
                        phandle = <0xec>;
                };

                ipi4_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e20>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990e00>;
                        phandle = <0xed>;
                };

                ipi4_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e60>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990e40>;
                        phandle = <0xee>;
                };

                ipi4_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xef>;
                };

                ipi4_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf0>;
                };

                ipi4_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf1>;
                };

                ipi4_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf2>;
                };
        };

        ipi5: ipi@ff332000 {
                compatible = "xlnx,zynqmp-ipi-mailbox";
                status = "okay";
                reg = <0x0 0xff332000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x40000>;
                xlnx,ipi-id = <0x5>;
                xlnx,ipi-buf-index = <0x7>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "PMU";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x12>;
                xlnx,buffer-base = <0xff990e00>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x0>;
                xlnx,base-address = <0xff332000>;
                xlnx,buffer-index = <0x7>;
                xlnx,name = "psu_ipi_5";
                phandle = <0x88>;

                ipi5_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff990ea0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990e80>;
                        phandle = <0xf3>;
                };

                ipi5_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e20>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990e00>;
                        phandle = <0xf4>;
                };

                ipi5_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e60>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990e40>;
                        phandle = <0xf5>;
                };

                ipi5_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf6>;
                };

                ipi5_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf7>;
                };

                ipi5_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf8>;
                };

                ipi5_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xf9>;
                };
        };

        ipi6: ipi@ff333000 {
                status = "okay";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                reg = <0x0 0xff333000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x80000>;
                xlnx,ipi-id = <0x6>;
                xlnx,ipi-buf-index = <0x7>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                xlnx,cpu-name = "PMU";
                xlnx,rable = <0x0>;
                xlnx,ip-name = "psu_ipi";
                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                xlnx,bit-position = <0x13>;
                xlnx,buffer-base = <0xff990e00>;
                xlnx,ipi-target-count = <0x7>;
                xlnx,int-id = <0x0>;
                xlnx,base-address = <0xff333000>;
                xlnx,buffer-index = <0x7>;
                xlnx,name = "psu_ipi_6";
                phandle = <0x89>;

                ipi6_0: child@0 {
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-rsp-msg-buf = <0xff990ea0>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        xlnx,ipi-req-msg-buf = <0xff990e80>;
                        phandle = <0xfa>;
                };

                ipi6_1: child@1 {
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e20>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x0>;
                        xlnx,ipi-req-msg-buf = <0xff990e00>;
                        phandle = <0xfb>;
                };

                ipi6_2: child@2 {
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-rsp-msg-buf = <0xff990e60>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0x1>;
                        xlnx,ipi-req-msg-buf = <0xff990e40>;
                        phandle = <0xfc>;
                };

                ipi6_3: child@3 {
                        xlnx,ipi-bitmask = <0x10000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x10>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xfd>;
                };

                ipi6_4: child@4 {
                        xlnx,ipi-bitmask = <0x20000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x11>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xfe>;
                };

                ipi6_5: child@5 {
                        xlnx,ipi-bitmask = <0x40000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x12>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0xff>;
                };

                ipi6_6: child@6 {
                        xlnx,ipi-bitmask = <0x80000>;
                        xlnx,ipi-rsp-msg-buf = <0xff990fe0>;
                        xlnx,ipi-id = <0x13>;
                        xlnx,ipi-buf-index = <0x7>;
                        xlnx,ipi-req-msg-buf = <0xff990fc0>;
                        phandle = <0x100>;
                };
        };

        ipi7: ipi@ff340000 {
                status = "disabled";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x1d 0x4>;
                reg = <0x0 0xff340000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x1000000>;
                xlnx,ipi-id = <0x7>;
                xlnx,ipi-buf-index = <0x3>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                phandle = <0x101>;
        };

        ipi8: ipi@ff350000 {
                status = "disabled";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x1e 0x4>;
                reg = <0x0 0xff350000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x2000000>;
                xlnx,ipi-id = <0x8>;
                xlnx,ipi-buf-index = <0x4>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                phandle = <0x102>;
        };

        ipi9: ipi@ff360000 {
                status = "disabled";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x1f 0x4>;
                reg = <0x0 0xff360000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x4000000>;
                xlnx,ipi-id = <0x9>;
                xlnx,ipi-buf-index = <0x5>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                phandle = <0x103>;
        };

        ipi10: ipi@ff370000 {
                status = "disabled";
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x20 0x4>;
                reg = <0x0 0xff370000 0x0 0x20>;
                xlnx,ipi-bitmask = <0x8000000>;
                xlnx,ipi-id = <0xa>;
                xlnx,ipi-buf-index = <0x5>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                u-boot,dm-pre-reloc;
                ranges;
                phandle = <0x104>;
        };

        amba_xppu: indirect-bus@1 {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                phandle = <0x105>;

                lpd_xppu: xppu@ff980000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xff980000 0x0 0x1000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_xppu";
                        xlnx,name = "psu_lpd_xppu";
                        phandle = <0x4e>;
                };
        };

        fclk0: fclk0 {
                status = "okay";
                compatible = "xlnx,fclk";
                clocks = <&zynqmp_clk 0x47>;
                phandle = <0x106>;
        };

        fclk1: fclk1 {
                status = "okay";
                compatible = "xlnx,fclk";
                clocks = <&zynqmp_clk 0x48>;
                phandle = <0x107>;
        };

        fclk2: fclk2 {
                status = "okay";
                compatible = "xlnx,fclk";
                clocks = <&zynqmp_clk 0x49>;
                phandle = <0x108>;
        };

        fclk3: fclk3 {
                status = "okay";
                compatible = "xlnx,fclk";
                clocks = <&zynqmp_clk 0x4a>;
                phandle = <0x109>;
        };

        pss_ref_clk: pss_ref_clk {
                u-boot,dm-pre-reloc;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x1fca055>;
                phandle = <0x92>;
        };

        video_clk: video_clk {
                u-boot,dm-pre-reloc;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x19bfcc0>;
                phandle = <0x93>;
        };

        pss_alt_ref_clk: pss_alt_ref_clk {
                u-boot,dm-pre-reloc;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x0>;
                phandle = <0x94>;
        };

        gt_crx_ref_clk: gt_crx_ref_clk {
                u-boot,dm-pre-reloc;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x66ff300>;
                phandle = <0x96>;
        };

        aux_ref_clk: aux_ref_clk {
                u-boot,dm-pre-reloc;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x19bfcc0>;
                phandle = <0x95>;
        };

        dp_aclk: dp_aclk {
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x5f5e100>;
                clock-accuracy = <0x64>;
                phandle = <0x9c>;
        };

        psu_ocm_ram_0_memory: memory@fffc0000 {
                compatible = "xlnx,psu-ocm-ram-0-1.0", "mmio-sram";
                device_type = "memory";
                reg = <0x0 0xfffc0000 0x0 0x40000>;
                phandle = <0x7>;
        };

        psu_r5_ddr_0_memory: memory@100000 {
                compatible = "xlnx,psu-ddr-1.0";
                device_type = "memory";
                reg = <0x0 0x100000 0x0 0x7fefffff>;
                phandle = <0x7a>;
        };

        psu_ddr_0_memory: memory@0 {
                compatible = "xlnx,psu-ddr-1.0";
                device_type = "memory";
                reg = <0x0 0x0 0x0 0x7ff00000 0x0 0x7ff00000 0x0 0x100000>;
                phandle = <0x8>;
        };

        psu_ddr_1_memory: memory@800000000 {
                compatible = "xlnx,psu-ddr-1.0";
                device_type = "memory";
                reg = <0x8 0x0 0x0 0x80000000>;
                phandle = <0x9>;
        };

        chosen {
                bootargs = "earlycon console=ttyPS0,115200 clk_ignore_unused init_fatal_sh=1";
                stdout-path = "serial0:115200n8";
        };

        aliases {
                serial0 = "/axi/serial@ff000000";
                spi0 = "/axi/spi@ff0f0000";
                serial1 = "/axi/serial@ff010000";
                serial2 = "/axi/coresight@fe800000";
                i2c0 = "/axi/i2c@ff030000";
                i2c1 = "/axi/i2c@ff020000";
                ethernet0 = "/axi/ethernet@ff0e0000";
        };

        __symbols__ {
                cpus_a53 = "/cpus-a53@0";
                psu_cortexa53_0 = "/cpus-a53@0/cpu@0";
                psu_cortexa53_1 = "/cpus-a53@0/cpu@1";
                psu_cortexa53_2 = "/cpus-a53@0/cpu@2";
                psu_cortexa53_3 = "/cpus-a53@0/cpu@3";
                L2 = "/cpus-a53@0/l2-cache";
                CPU_SLEEP_0 = "/cpus-a53@0/idle-states/cpu-sleep-0";
                cpus_r5_0 = "/cpus-r5@0";
                psu_cortexr5_0 = "/cpus-r5@0/cpu@0";
                cpus_r5_1 = "/cpus-r5@1";
                psu_cortexr5_1 = "/cpus-r5@1/cpu@1";
                cpus_microblaze_0 = "/cpus_microblaze@0";
                psu_pmu_0 = "/cpus_microblaze@0/cpu@0";
                cpu_opp_table = "/opp-table-cpu";
                zynqmp_ipi = "/zynqmp_ipi";
                ipi_mailbox_pmu1 = "/zynqmp_ipi/mailbox@ff9905c0";
                dcc = "/dcc";
                zynqmp_firmware = "/firmware/zynqmp-firmware";
                zynqmp_power = "/firmware/zynqmp-firmware/zynqmp-power";
                soc_revision = "/firmware/zynqmp-firmware/nvmem_firmware/soc_revision@0";
                efuse_dna = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_dna@c";
                efuse_usr0 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr0@20";
                efuse_usr1 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr1@24";
                efuse_usr2 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr2@28";
                efuse_usr3 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr3@2c";
                efuse_usr4 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr4@30";
                efuse_usr5 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr5@34";
                efuse_usr6 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr6@38";
                efuse_usr7 = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_usr7@3c";
                efuse_miscusr = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_miscusr@40";
                efuse_chash = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_chash@50";
                efuse_pufmisc = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_pufmisc@54";
                efuse_sec = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_sec@58";
                efuse_spkid = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_spkid@5c";
                efuse_ppk0hash = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_ppk0hash@a0";
                efuse_ppk1hash = "/firmware/zynqmp-firmware/nvmem_firmware/efuse_ppk1hash@d0";
                zynqmp_pcap = "/firmware/zynqmp-firmware/pcap";
                zynqmp_reset = "/firmware/zynqmp-firmware/reset-controller";
                pinctrl0 = "/firmware/zynqmp-firmware/pinctrl";
                modepin_gpio = "/firmware/zynqmp-firmware/gpio";
                xlnx_aes = "/firmware/zynqmp-firmware/zynqmp-aes";
                xlnx_keccak_384 = "/firmware/zynqmp-firmware/sha384";
                xlnx_rsa = "/firmware/zynqmp-firmware/zynqmp-rsa";
                zynqmp_clk = "/firmware/zynqmp-firmware/clock-controller";
                fpga_full = "/fpga-full";
                amba_apu = "/apu-bus";
                gic_a53 = "/apu-bus/interrupt-controller@f9010000";
                amba_rpu = "/rpu-bus";
                gic_r5 = "/rpu-bus/interrupt-controller@f9000000";
                amba = "/axi";
                imux = "/axi/interrupt-multiplex";
                can0 = "/axi/can@ff060000";
                can1 = "/axi/can@ff070000";
                cci = "/axi/cci@fd6e0000";
                fpd_dma_chan1 = "/axi/dma-controller@fd500000";
                fpd_dma_chan2 = "/axi/dma-controller@fd510000";
                fpd_dma_chan3 = "/axi/dma-controller@fd520000";
                fpd_dma_chan4 = "/axi/dma-controller@fd530000";
                fpd_dma_chan5 = "/axi/dma-controller@fd540000";
                fpd_dma_chan6 = "/axi/dma-controller@fd550000";
                fpd_dma_chan7 = "/axi/dma-controller@fd560000";
                fpd_dma_chan8 = "/axi/dma-controller@fd570000";
                gpu = "/axi/gpu@fd4b0000";
                lpd_dma_chan1 = "/axi/dma-controller@ffa80000";
                lpd_dma_chan2 = "/axi/dma-controller@ffa90000";
                lpd_dma_chan3 = "/axi/dma-controller@ffaa0000";
                lpd_dma_chan4 = "/axi/dma-controller@ffab0000";
                lpd_dma_chan5 = "/axi/dma-controller@ffac0000";
                lpd_dma_chan6 = "/axi/dma-controller@ffad0000";
                lpd_dma_chan7 = "/axi/dma-controller@ffae0000";
                lpd_dma_chan8 = "/axi/dma-controller@ffaf0000";
                mc = "/axi/memory-controller@fd070000";
                nand0 = "/axi/nand-controller@ff100000";
                gem0 = "/axi/ethernet@ff0b0000";
                gem1 = "/axi/ethernet@ff0c0000";
                gem2 = "/axi/ethernet@ff0d0000";
                gem3 = "/axi/ethernet@ff0e0000";
                gpio = "/axi/gpio@ff0a0000";
                i2c0 = "/axi/i2c@ff020000";
                i2c1 = "/axi/i2c@ff030000";
                ocm = "/axi/memory-controller@ff960000";
                perf_monitor_ocm = "/axi/perf-monitor@ffa00000";
                perf_monitor_ddr = "/axi/perf-monitor@fd0b0000";
                perf_monitor_cci = "/axi/perf-monitor@fd490000";
                perf_monitor_lpd = "/axi/perf-monitor@ffa10000";
                pcie = "/axi/pcie@fd0e0000";
                pcie_intc = "/axi/pcie@fd0e0000/legacy-interrupt-controller";
                qspi = "/axi/spi@ff0f0000";
                psgtr = "/axi/phy@fd400000";
                rtc = "/axi/rtc@ffa60000";
                sata = "/axi/ahci@fd0c0000";
                sdhci0 = "/axi/mmc@ff160000";
                sdhci1 = "/axi/mmc@ff170000";
                smmu = "/axi/smmu@fd800000";
                spi0 = "/axi/spi@ff040000";
                spi1 = "/axi/spi@ff050000";
                ttc0 = "/axi/timer@ff110000";
                ttc1 = "/axi/timer@ff120000";
                ttc2 = "/axi/timer@ff130000";
                ttc3 = "/axi/timer@ff140000";
                uart0 = "/axi/serial@ff000000";
                uart1 = "/axi/serial@ff010000";
                usb0 = "/axi/usb0@ff9d0000";
                dwc3_0 = "/axi/usb0@ff9d0000/usb@fe200000";
                usb1 = "/axi/usb1@ff9e0000";
                dwc3_1 = "/axi/usb1@ff9e0000/usb@fe300000";
                watchdog0 = "/axi/watchdog@fd4d0000";
                lpd_watchdog = "/axi/watchdog@ff150000";
                xilinx_ams = "/axi/ams@ffa50000";
                ams_ps = "/axi/ams@ffa50000/ams_ps@0";
                ams_pl = "/axi/ams@ffa50000/ams_pl@400";
                zynqmp_dpdma = "/axi/dma-controller@fd4c0000";
                zynqmp_dpaud_setting = "/axi/dp_aud@fd4ac000";
                zynqmp_dpsub = "/axi/display@fd4a0000";
                zynqmp_dp_snd_codec0 = "/axi/display@fd4a0000/zynqmp_dp_snd_codec0";
                zynqmp_dp_snd_pcm0 = "/axi/display@fd4a0000/zynqmp_dp_snd_pcm0";
                zynqmp_dp_snd_pcm1 = "/axi/display@fd4a0000/zynqmp_dp_snd_pcm1";
                zynqmp_dp_snd_card0 = "/axi/display@fd4a0000/zynqmp_dp_snd_card";
                csuwdt_0 = "/axi/watchdog@ffcb0000";
                coresight_0 = "/axi/coresight@fe800000";
                csudma_0 = "/axi/dma@ffc80000";
                psu_r5_tcm_ram_global = "/axi/psu_r5_tcm_ram@ffe00000";
                psu_r5_tcm_ram_0 = "/axi/psu_r5_tcm_ram@0";
                psu_ocm_ram_0 = "/axi/psu_ocm_ram_0@fffc0000";
                psu_r5_1_btcm = "/axi/psu_r5_1_btcm@20000";
                psu_r5_1_btcm_global = "/axi/psu_r5_1_btcm_global@ffeb0000";
                psu_r5_1_atcm = "/axi/psu_r5_1_atcm@0";
                psu_r5_1_atcm_global = "/axi/psu_r5_1_atcm_global@ffe90000";
                psu_r5_0_btcm_lockstep = "/axi/psu_r5_0_btcm_lockstep@ffe30000";
                psu_r5_0_btcm = "/axi/psu_r5_0_btcm@20000";
                psu_r5_0_btcm_global = "/axi/psu_r5_0_btcm_global@ffe20000";
                psu_r5_0_atcm_lockstep = "/axi/psu_r5_0_atcm_lockstep@ffe10000";
                psu_r5_0_atcm = "/axi/psu_r5_0_atcm@0";
                psu_r5_0_atcm_global = "/axi/psu_r5_0_atcm_global@ffe00000";
                psu_bbram_0 = "/axi/psu_bbram_0@ffcd0000";
                psu_pmu_ram = "/axi/psu_pmu_ram@ffdc0000";
                psu_pmu_iomodule = "/axi/psu_pmu_iomodule@ffd40000";
                psu_pmu_global_0 = "/axi/psu_pmu_global_0@ffd80000";
                psu_mbistjtag = "/axi/psu_mbistjtag@ffcf0000";
                psu_rsa = "/axi/psu_rsa@ffce0000";
                psu_efuse = "/axi/psu_efuse@ffcc0000";
                psu_csu_0 = "/axi/psu_csu@ffca0000";
                psu_fpd_gpv = "/axi/psu_fpd_gpv@fd700000";
                psu_cci_gpv = "/axi/psu_cci_gpv@fd6e0000";
                psu_fpd_slcr_secure = "/axi/psu_fpd_slcr_secure@fd690000";
                psu_fpd_slcr = "/axi/psu_fpd_slcr@fd610000";
                psu_smmu_reg = "/axi/psu_smmu_reg@fd5f0000";
                psu_cci_reg = "/axi/psu_cci_reg@fd5e0000";
                psu_fpd_xmpu_cfg = "/axi/psu_fpd_xmpu_cfg@fd5d0000";
                psu_apu = "/axi/psu_apu@fd5c0000";
                psu_fpd_xmpu_sink = "/axi/psu_fpd_xmpu_sink@fd4f0000";
                psu_siou = "/axi/psu_siou@fd3d0000";
                psu_afi_5 = "/axi/psu_afi@fd3b0000";
                psu_afi_4 = "/axi/psu_afi@fd3a0000";
                psu_afi_3 = "/axi/psu_afi@fd390000";
                psu_afi_2 = "/axi/psu_afi@fd380000";
                psu_afi_1 = "/axi/psu_afi@fd370000";
                psu_afi_0 = "/axi/psu_afi@fd360000";
                psu_crf_apb = "/axi/psu_crf_apb@fd1a0000";
                psu_pcie_dma = "/axi/psu_pcie_dma@fd0f0000";
                psu_pcie_low = "/axi/psu_pcie@e0000000";
                psu_pcie_high1 = "/axi/psu_pcie@600000000";
                psu_pcie_high2 = "/axi/psu_pcie@8000000000";
                psu_pcie_attrib_0 = "/axi/psu_pcie_attrib_0@fd480000";
                psu_ddr_qos_ctrl = "/axi/psu_ddr_qos_ctrl@fd090000";
                psu_ddr_phy = "/axi/psu_ddr_phy@fd080000";
                psu_ddr_xmpu5_cfg = "/axi/psu_ddr_xmpu5_cfg@fd050000";
                psu_ddr_xmpu4_cfg = "/axi/psu_ddr_xmpu4_cfg@fd040000";
                psu_ddr_xmpu3_cfg = "/axi/psu_ddr_xmpu3_cfg@fd030000";
                psu_ddr_xmpu2_cfg = "/axi/psu_ddr_xmpu2_cfg@fd020000";
                psu_ddr_xmpu1_cfg = "/axi/psu_ddr_xmpu1_cfg@fd010000";
                psu_ddr_xmpu0_cfg = "/axi/psu_ddr_xmpu0_cfg@fd000000";
                psu_ocm_xmpu_cfg = "/axi/psu_ocm_xmpu_cfg@ffa70000";
                psu_lpd_xppu_sink = "/axi/psu_lpd_xppu_sink@ff9c0000";
                psu_afi_6 = "/axi/psu_afi@ff9b0000";
                psu_rpu = "/axi/psu_rpu@ff9a0000";
                psu_crl_apb = "/axi/psu_crl_apb@ff5e0000";
                psu_lpd_slcr_secure = "/axi/psu_lpd_slcr_secure@ff4b0000";
                psu_lpd_slcr = "/axi/psu_lpd_slcr@ff410000";
                psu_ctrl_ipi = "/axi/PERIPHERAL@ff380000";
                psu_message_buffers = "/axi/PERIPHERAL@ff990000";
                psu_iou_scntrs = "/axi/psu_iou_scntrs@ff260000";
                psu_iou_scntr = "/axi/psu_iou_scntr@ff250000";
                psu_iousecure_slcr = "/axi/psu_iousecure_slcr@ff240000";
                psu_iouslcr_0 = "/axi/psu_iouslcr@ff180000";
                psu_r5_ddr_0 = "/axi/psu_ddr@100000";
                psu_ddr_0 = "/axi/psu_ddr@0";
                psu_ddr_1 = "/axi/psu_ddr@800000000";
                psu_qspi_linear_0 = "/axi/psu_qspi_linear@c0000000";
                ipi0 = "/ipi@ff300000";
                ipi0_0 = "/ipi@ff300000/child@0";
                ipi0_1 = "/ipi@ff300000/child@1";
                ipi0_2 = "/ipi@ff300000/child@2";
                ipi0_3 = "/ipi@ff300000/child@3";
                ipi0_4 = "/ipi@ff300000/child@4";
                ipi0_5 = "/ipi@ff300000/child@5";
                ipi0_6 = "/ipi@ff300000/child@6";
                ipi1 = "/ipi@ff310000";
                ipi1_0 = "/ipi@ff310000/child@0";
                ipi1_1 = "/ipi@ff310000/child@1";
                ipi1_2 = "/ipi@ff310000/child@2";
                ipi1_3 = "/ipi@ff310000/child@3";
                ipi1_4 = "/ipi@ff310000/child@4";
                ipi1_5 = "/ipi@ff310000/child@5";
                ipi1_6 = "/ipi@ff310000/child@6";
                ipi2 = "/ipi@ff320000";
                ipi2_0 = "/ipi@ff320000/child@0";
                ipi2_1 = "/ipi@ff320000/child@1";
                ipi2_2 = "/ipi@ff320000/child@2";
                ipi2_3 = "/ipi@ff320000/child@3";
                ipi2_4 = "/ipi@ff320000/child@4";
                ipi2_5 = "/ipi@ff320000/child@5";
                ipi2_6 = "/ipi@ff320000/child@6";
                ipi3 = "/ipi@ff330000";
                ipi3_0 = "/ipi@ff330000/child@0";
                ipi3_1 = "/ipi@ff330000/child@1";
                ipi3_2 = "/ipi@ff330000/child@2";
                ipi3_3 = "/ipi@ff330000/child@3";
                ipi3_4 = "/ipi@ff330000/child@4";
                ipi3_5 = "/ipi@ff330000/child@5";
                ipi3_6 = "/ipi@ff330000/child@6";
                ipi4 = "/ipi@ff331000";
                ipi4_0 = "/ipi@ff331000/child@0";
                ipi4_1 = "/ipi@ff331000/child@1";
                ipi4_2 = "/ipi@ff331000/child@2";
                ipi4_3 = "/ipi@ff331000/child@3";
                ipi4_4 = "/ipi@ff331000/child@4";
                ipi4_5 = "/ipi@ff331000/child@5";
                ipi4_6 = "/ipi@ff331000/child@6";
                ipi5 = "/ipi@ff332000";
                ipi5_0 = "/ipi@ff332000/child@0";
                ipi5_1 = "/ipi@ff332000/child@1";
                ipi5_2 = "/ipi@ff332000/child@2";
                ipi5_3 = "/ipi@ff332000/child@3";
                ipi5_4 = "/ipi@ff332000/child@4";
                ipi5_5 = "/ipi@ff332000/child@5";
                ipi5_6 = "/ipi@ff332000/child@6";
                ipi6 = "/ipi@ff333000";
                ipi6_0 = "/ipi@ff333000/child@0";
                ipi6_1 = "/ipi@ff333000/child@1";
                ipi6_2 = "/ipi@ff333000/child@2";
                ipi6_3 = "/ipi@ff333000/child@3";
                ipi6_4 = "/ipi@ff333000/child@4";
                ipi6_5 = "/ipi@ff333000/child@5";
                ipi6_6 = "/ipi@ff333000/child@6";
                ipi7 = "/ipi@ff340000";
                ipi8 = "/ipi@ff350000";
                ipi9 = "/ipi@ff360000";
                ipi10 = "/ipi@ff370000";
                amba_xppu = "/indirect-bus@1";
                lpd_xppu = "/indirect-bus@1/xppu@ff980000";
                fclk0 = "/fclk0";
                fclk1 = "/fclk1";
                fclk2 = "/fclk2";
                fclk3 = "/fclk3";
                pss_ref_clk = "/pss_ref_clk";
                video_clk = "/video_clk";
                pss_alt_ref_clk = "/pss_alt_ref_clk";
                gt_crx_ref_clk = "/gt_crx_ref_clk";
                aux_ref_clk = "/aux_ref_clk";
                dp_aclk = "/dp_aclk";
                psu_ocm_ram_0_memory = "/memory@fffc0000";
                psu_r5_ddr_0_memory = "/memory@100000";
                psu_ddr_0_memory = "/memory@0";
                psu_ddr_1_memory = "/memory@800000000";
        };
};
