{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682014414664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682014414670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 15:13:34 2023 " "Processing started: Thu Apr 20 15:13:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682014414670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682014414670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula12_Exercicio1 -c Aula12_Exercicio1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula12_Exercicio1 -c Aula12_Exercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682014414670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682014415202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682014415202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula12_exercicio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula12_exercicio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula12_Exercicio1-logic " "Found design unit 1: Aula12_Exercicio1-logic" {  } { { "Aula12_Exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio1/Aula12_Exercicio1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682014424523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula12_Exercicio1 " "Found entity 1: Aula12_Exercicio1" {  } { { "Aula12_Exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio1/Aula12_Exercicio1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682014424523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682014424523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula12_Exercicio1 " "Elaborating entity \"Aula12_Exercicio1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682014424556 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "led_high Aula12_Exercicio1.vhd(13) " "VHDL Variable Declaration warning at Aula12_Exercicio1.vhd(13): used initial value expression for variable \"led_high\" because variable was never assigned a value" {  } { { "Aula12_Exercicio1.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/Aula12_Exercicio1/Aula12_Exercicio1.vhd" 13 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1682014424557 "|Aula12_Exercicio1"}
