
module tb_n_bit_clock_divider();

parameter N = 4;
reg clk_in;
reg reset;
wire clk_out;
n_bit_clock_divider #(N) uut (
    .clk_in(clk_in),
    .reset(reset),
    .clk_out(clk_out)
);
initial clk_in = 0;
always #5 clk_in = ~clk_in;
initial begin
    $monitor("Time=%t clk_in=%b reset=%b clk_out=%b",
             $time, clk_in, reset, clk_out);

    reset = 1; 
    #20;
    reset = 0;  

    #500;    

    $finish;  
end

endmodule
