@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-369] AXI_master port 'frame_in' has a depth of '115200'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-369] AXI_master port 'bounding' has a depth of '40'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-369] AXI_master port 'featureh' has a depth of '5120'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/home/zynq-fyp/Xilinx/Vivado_HLS/2015.4/lnx64/tools/gcc/bin/g++"
   Compiling feature.cpp_pre.cpp.tb.cpp
   Compiling apatb_feature.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-1] *** C/RTL co-simulation file generate finished: PASS ***
