
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001250                       # Number of seconds simulated
sim_ticks                                  1250021000                       # Number of ticks simulated
final_tick                               2255689940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30314159                       # Simulator instruction rate (inst/s)
host_op_rate                                 30314090                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              386730043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.23                       # Real time elapsed on the host
sim_insts                                    97983523                       # Number of instructions simulated
sim_ops                                      97983523                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       448384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1001600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1449984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       448384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        448384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       607552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          607552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    358701174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    801266539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1159967713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    358701174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        358701174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       486033435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486033435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       486033435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    358701174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    801266539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646001147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9493                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1446656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  605952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1449984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               607552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              508                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1249989000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9493                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.124075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.214441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.810578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3661     45.93%     45.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1959     24.58%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          662      8.31%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          321      4.03%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          225      2.82%     85.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          134      1.68%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          139      1.74%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           97      1.22%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          773      9.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.684932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.707900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.988114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             41      7.02%      7.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           252     43.15%     50.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           140     23.97%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            62     10.62%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            49      8.39%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14      2.40%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      2.23%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      1.03%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.51%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.690130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              528     90.41%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.86%     91.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      6.51%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.71%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           584                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    410738250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               834563250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113020000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18171.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36921.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1157.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       484.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1159.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17071                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38881.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29718360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16215375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85667400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37525680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            803732490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             42607500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1096836405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            880.243652                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     65944250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1138529500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30383640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16578375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90129000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23606640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            825809445                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             23241750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1091118450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            875.654824                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     33789250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1170846750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1138438500     91.20%     91.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1524000      0.12%     91.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               108309500      8.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1248272000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          876688000     70.23%     70.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            371577000     29.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18275                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.963721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.483888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.516112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.047820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.952180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187863                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       134424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          134424                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58654                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2218                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2218                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2377                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2377                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       193078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           193078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       193078                       # number of overall hits
system.cpu.dcache.overall_hits::total          193078                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26742                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67582                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          399                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94324                       # number of overall misses
system.cpu.dcache.overall_misses::total         94324                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1647915752                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1647915752                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5025573106                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5025573106                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28188250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28188250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6673488858                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6673488858                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6673488858                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6673488858                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287402                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287402                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287402                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165928                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535362                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.152465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.152465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328195                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328195                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328195                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61622.756413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61622.756413                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74362.598118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74362.598118                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 70647.243108                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70647.243108                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        34001                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70750.698210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70750.698210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70750.698210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70750.698210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       397029                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7653                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.878871                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10978                       # number of writebacks
system.cpu.dcache.writebacks::total             10978                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17776                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58485                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76261                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8966                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9097                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18063                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    647440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    647440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    779780272                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    779780272                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1427220772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1427220772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1427220772                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1427220772                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062849                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72210.629043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72210.629043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85718.398593                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85718.398593                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 67759.009009                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67759.009009                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79013.495654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79013.495654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79013.495654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79013.495654                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10174                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.761995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.615490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.110067                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.651927                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041231                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            339046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           339046                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152274                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152274                       # number of overall hits
system.cpu.icache.overall_hits::total          152274                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12157                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12157                       # number of overall misses
system.cpu.icache.overall_misses::total         12157                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    756650996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    756650996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    756650996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    756650996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    756650996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    756650996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164431                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073934                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073934                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62239.943736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62239.943736                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62239.943736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62239.943736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62239.943736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62239.943736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1880                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.645161                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1973                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1973                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1973                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1973                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1973                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10184                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10184                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10184                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10184                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10184                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10184                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    627831003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627831003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    627831003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627831003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    627831003                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627831003                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.061935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.061935                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061935                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.061935                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061935                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61648.763060                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61648.763060                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61648.763060                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61648.763060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61648.763060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61648.763060                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23774                       # number of replacements
system.l2.tags.tagsinuse                  2386.935203                       # Cycle average of tags in use
system.l2.tags.total_refs                        7298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23774                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.306974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      875.479994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        114.085277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        183.619599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   587.827776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   625.922556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.121216                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    663687                       # Number of tag accesses
system.l2.tags.data_accesses                   663687                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3167                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1885                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5052                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10978                       # number of Writeback hits
system.l2.Writeback_hits::total                 10978                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          740                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   740                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3167                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2625                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5792                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3167                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2625                       # number of overall hits
system.l2.overall_hits::total                    5792                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7301                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14307                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8350                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22657                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7006                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15651                       # number of overall misses
system.l2.overall_misses::total                 22657                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    584324750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    632526250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1216851000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    761649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     761649500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    584324750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1394175750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1978500500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    584324750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1394175750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1978500500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19359                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10978                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10978                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9090                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10173                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28449                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10173                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28449                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.688686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.794796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.739036                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.918592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918592                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.688686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.856369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796408                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.688686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.856369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796408                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83403.475592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86635.563621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85052.841267                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91215.508982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91215.508982                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83403.475592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89079.020510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87324.027894                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83403.475592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89079.020510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87324.027894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9493                       # number of writebacks
system.l2.writebacks::total                      9493                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14307                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8350                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22657                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    496428250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    541103750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1037532000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       109005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       109005                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    658374500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    658374500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    496428250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1199478250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1695906500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    496428250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1199478250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1695906500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.688686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.794796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.739036                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.918592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918592                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.688686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.856369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796408                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.688686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.856369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.796408                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70857.586355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74113.648815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72519.186412                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18167.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18167.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78847.245509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78847.245509                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70857.586355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76639.080570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74851.326301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70857.586355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76639.080570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74851.326301                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14307                       # Transaction distribution
system.membus.trans_dist::ReadResp              14306                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8350                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8350                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2057536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2057544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2057544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32158                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76114500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120345494                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          244070                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202211                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11228                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       173491                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83302                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.015171                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14431                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          493                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199731                       # DTB read hits
system.switch_cpus.dtb.read_misses               3062                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            61056                       # DTB read accesses
system.switch_cpus.dtb.write_hits              137353                       # DTB write hits
system.switch_cpus.dtb.write_misses               977                       # DTB write misses
system.switch_cpus.dtb.write_acv                   62                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25370                       # DTB write accesses
system.switch_cpus.dtb.data_hits               337084                       # DTB hits
system.switch_cpus.dtb.data_misses               4039                       # DTB misses
system.switch_cpus.dtb.data_acv                    85                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86426                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59550                       # ITB hits
system.switch_cpus.itb.fetch_misses              1045                       # ITB misses
system.switch_cpus.itb.fetch_acv                   31                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60595                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2500042                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       431080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1272782                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              244070                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97733                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1338429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32182                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          638                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        32820                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164433                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1819074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.699687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.017048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1580993     86.91%     86.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15977      0.88%     87.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28375      1.56%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18141      1.00%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45506      2.50%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10715      0.59%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18376      1.01%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8151      0.45%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92840      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1819074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097626                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.509104                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           311159                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1306474                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            151953                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34717                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14770                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11951                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1348                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1081156                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4277                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14770                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           329286                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          509802                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       519782                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167360                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        278073                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1026305                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1175                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28504                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17313                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         200191                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       686660                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1314626                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1311381                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2828                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493813                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           192839                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31921                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3608                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            234408                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34955                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21467                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             938311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            895559                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1605                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       238334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18483                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1819074                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.492316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.207205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1451212     79.78%     79.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146193      8.04%     87.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73236      4.03%     91.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59950      3.30%     95.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46337      2.55%     97.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23848      1.31%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11740      0.65%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4448      0.24%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2110      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1819074                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1328      4.31%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17917     58.21%     62.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11535     37.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        520773     58.15%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          761      0.08%     58.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     58.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       212367     23.71%     82.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140390     15.68%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         895559                       # Type of FU issued
system.switch_cpus.iq.rate                   0.358218                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30780                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034370                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3633873                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1200325                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       834730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8703                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4516                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4132                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         921345                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4534                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7705                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54490                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1010                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        19122                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34436                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14770                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          225619                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        243967                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       985453                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192848                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147921                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21884                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        242216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1010                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13941                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        882428                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        204001                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13130                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19921                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342758                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           118934                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138757                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.352965                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 846145                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                838862                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404947                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542575                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.335539                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746343                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       234451                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12688                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1778236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.417193                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.343794                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1507326     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126469      7.11%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49814      2.80%     94.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21120      1.19%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22654      1.27%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8220      0.46%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6931      0.39%     97.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6507      0.37%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29195      1.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1778236                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741868                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741868                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267157                       # Number of memory references committed
system.switch_cpus.commit.loads                138358                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98733                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712645                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433543     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142546     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129145     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741868                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29195                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2708147                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1993904                       # The number of ROB writes
system.switch_cpus.timesIdled                    6959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  680968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727193                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.437935                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.437935                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.290872                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.290872                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1167196                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          578840                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2713                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25419                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19370                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19369                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10978                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9090                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       651072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1872200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2523272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              11                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39449                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39449    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39449                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30703000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16652997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29820006                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.663053                       # Number of seconds simulated
sim_ticks                                2663052585000                       # Number of ticks simulated
final_tick                               4919982320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222816                       # Simulator instruction rate (inst/s)
host_op_rate                                   222816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              315551396                       # Simulator tick rate (ticks/s)
host_mem_usage                                 738324                       # Number of bytes of host memory used
host_seconds                                  8439.36                       # Real time elapsed on the host
sim_insts                                  1880422477                       # Number of instructions simulated
sim_ops                                    1880422477                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst    123308608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1096794944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1220104320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst    123308608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     123308608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    199898432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       199898432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1926697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     17137421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19064130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3123413                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3123413                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     46303482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    411856285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             458160055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     46303482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46303482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75063644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75063644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75063644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     46303482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    411856285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            533223700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    19064129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3198485                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19064129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3198485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1217654976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2449344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               201195328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1220104256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            204703040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  38271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54812                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           64                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1298041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            936412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1471873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1462166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1174347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1302132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1382549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1026315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1306479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            926857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1272947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1076148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1184047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1083535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           970794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1151217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            187090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            205203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            183519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            247207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            189855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            183663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            196325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           204237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           195931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           189370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           179272                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       300                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2663052485000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19064129                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3198485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14949965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3331595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  523571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  212319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  58135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  62605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 164042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 180076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 183111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 183710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 184818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 187864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 193697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 187586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 186135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 185477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    990                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12254824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.779047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.291838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    98.732377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6301248     51.42%     51.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5409403     44.14%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       327197      2.67%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77337      0.63%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34513      0.28%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16710      0.14%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11151      0.09%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6361      0.05%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70904      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12254824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       187181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.644163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.950636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10063      5.38%      5.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         19121     10.22%     15.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          6586      3.52%     19.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         12529      6.69%     25.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79         17272      9.23%     35.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95         19701     10.53%     45.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111        20660     11.04%     56.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127        19726     10.54%     67.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143        17653      9.43%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159        14420      7.70%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175        10903      5.82%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         7476      3.99%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         4787      2.56%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223         2895      1.55%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239         1600      0.85%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          900      0.48%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          483      0.26%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287          224      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303          108      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           36      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        187181                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       187182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.794831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.714350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.981784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        186967     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           141      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            28      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            11      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        187182                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 353308664634                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            710043520884                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                95129295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18569.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37319.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       457.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    458.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8848421                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1066295                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     119619.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    44.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              49164713640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              26825984625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             78590483400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            10237758480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         174099921840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1757972461410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          57241272750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2154132596145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            808.141982                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  85222951686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   88925200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2488905160314                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              43601944680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              23790743625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             70160032800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            10255001760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         174099921840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1737461621880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          75233237250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2134602503835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            800.815095                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 115286588702                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   88925200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2458841435298                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      181                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   11823045                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    25852     30.75%     30.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      79      0.09%     30.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2727      3.24%     34.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   55408     65.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                84066                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     25851     47.43%     47.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       79      0.14%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2727      5.00%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    25851     47.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 54508                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2633557207500     98.89%     98.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81455500      0.00%     98.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2509311000      0.09%     98.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             26905646000      1.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2663053620000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999961                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.466557                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.648395                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.15%      0.15% # number of syscalls executed
system.cpu.kern.syscall::3                        428     62.21%     62.35% # number of syscalls executed
system.cpu.kern.syscall::4                         12      1.74%     64.10% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.29%     64.39% # number of syscalls executed
system.cpu.kern.syscall::17                       235     34.16%     98.55% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.15%     98.69% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.15%     98.84% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.15%     98.98% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.15%     99.13% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.15%     99.27% # number of syscalls executed
system.cpu.kern.syscall::71                         2      0.29%     99.56% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.15%     99.71% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.15%     99.85% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    688                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   236      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                 72379      5.49%      5.51% # number of callpals executed
system.cpu.kern.callpal::rdps                    5751      0.44%      5.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      5.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      5.95% # number of callpals executed
system.cpu.kern.callpal::rti                     8881      0.67%      6.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  711      0.05%      6.68% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%      6.68% # number of callpals executed
system.cpu.kern.callpal::rdunique             1229298     93.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                1317270                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              9093                       # number of protection mode switches
system.cpu.kern.mode_switch::user                8778                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                8786                      
system.cpu.kern.mode_good::user                  8778                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch_good::kernel     0.966238                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.981950                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        70070150000      2.63%      2.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         2586224066000     97.11%     99.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           6759404000      0.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      236                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          24478240                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           546125704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24478240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.310661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2449187056                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2449187056                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    390857509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       390857509                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    142913694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      142913694                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      6373836                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      6373836                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      6378307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      6378307                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    533771203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        533771203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    533771203                       # number of overall hits
system.cpu.dcache.overall_hits::total       533771203                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     52152011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      52152011                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7440805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7440805                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        61041                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        61041                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     59592816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       59592816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     59592816                       # number of overall misses
system.cpu.dcache.overall_misses::total      59592816                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 3368345018948                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3368345018948                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 494066253733                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 494066253733                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   2854613918                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2854613918                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3862411272681                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3862411272681                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3862411272681                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3862411272681                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    443009520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    443009520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150354499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150354499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      6434877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      6434877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      6378308                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      6378308                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    593364019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    593364019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    593364019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    593364019                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.117722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117722                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.049488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049488                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.009486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.100432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.100432                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.100432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.100432                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 64587.059144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64587.059144                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66399.570172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66399.570172                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 46765.516915                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46765.516915                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        34001                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 64813.370670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64813.370670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 64813.370670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64813.370670                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34201361                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            581610                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             250                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.804630                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.688000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3793204                       # number of writebacks
system.cpu.dcache.writebacks::total           3793204                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     29317667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     29317667                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5850245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5850245                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         7644                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7644                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     35167912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     35167912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     35167912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     35167912                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     22834344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22834344                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1590560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1590560                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        53397                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        53397                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     24424904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24424904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     24424904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24424904                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1695                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1695                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         4149                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4149                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         5844                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5844                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1491094329730                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1491094329730                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 111247658656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 111247658656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   2219271332                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2219271332                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1602341988386                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1602341988386                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1602341988386                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1602341988386                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    346450500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    346450500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    871602000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    871602000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   1218052500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1218052500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.051544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008298                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041163                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65300.510920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65300.510920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 69942.447098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69942.447098                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 41561.723168                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41561.723168                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 65602.795752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65602.795752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 65602.795752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65602.795752                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204395.575221                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 204395.575221                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210075.198843                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 210075.198843                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 208427.874743                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 208427.874743                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          13311826                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.365391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           616031565                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13311826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.277015                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.365391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1275104986                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1275104986                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    616905241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       616905241                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    616905241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        616905241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    616905241                       # number of overall hits
system.cpu.icache.overall_hits::total       616905241                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13991294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13991294                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13991294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13991294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13991294                       # number of overall misses
system.cpu.icache.overall_misses::total      13991294                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 341783928320                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 341783928320                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 341783928320                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 341783928320                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 341783928320                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 341783928320                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    630896535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    630896535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    630896535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    630896535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    630896535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    630896535                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.022177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022177                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.022177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.022177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022177                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 24428.328668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24428.328668                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 24428.328668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24428.328668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 24428.328668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24428.328668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        22740                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               632                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.981013                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       679379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       679379                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       679379                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       679379                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       679379                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       679379                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     13311915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13311915                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     13311915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13311915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     13311915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13311915                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 303046209327                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 303046209327                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 303046209327                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 303046209327                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 303046209327                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 303046209327                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.021100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.021100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.021100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021100                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22765.034882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22765.034882                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22765.034882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22765.034882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22765.034882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22765.034882                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1856                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1856                       # Transaction distribution
system.iobus.trans_dist::WriteReq               79221                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4149                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  162154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        26785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4832681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5753000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              168000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2145000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           436412265                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7539000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75428492                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                75233                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75233                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677097                       # Number of tag accesses
system.iocache.tags.data_accesses              677097                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        75072                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        75072                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     20974695                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     20974695                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  16410735078                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  16410735078                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     20974695                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     20974695                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     20974695                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     20974695                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        75072                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 130277.608696                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 130277.608696                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218599.945093                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218599.945093                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 130277.608696                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 130277.608696                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 130277.608696                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 130277.608696                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        150108                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                22972                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.534390                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          161                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        75072                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          161                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          161                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     12531195                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12531195                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  12506507562                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  12506507562                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     12531195                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12531195                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     12531195                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12531195                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77833.509317                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77833.509317                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166593.504396                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166593.504396                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77833.509317                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77833.509317                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77833.509317                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77833.509317                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  19610869                       # number of replacements
system.l2.tags.tagsinuse                  5586.775036                       # Cycle average of tags in use
system.l2.tags.total_refs                    20374861                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19610869                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.038958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      562.457801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   247.347455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4776.969780                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.015097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.291563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.340990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.385620                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 686539434                       # Number of tag accesses
system.l2.tags.data_accesses                686539434                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     11385129                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      6959629                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18344758                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3793204                       # number of Writeback hits
system.l2.Writeback_hits::total               3793204                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       381154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                381154                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      11385129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7340783                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18725912                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     11385129                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7340783                       # number of overall hits
system.l2.overall_hits::total                18725912                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1926697                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     15928023                       # number of ReadReq misses
system.l2.ReadReq_misses::total              17854720                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1209435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1209435                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1926697                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     17137458                       # number of demand (read+write) misses
system.l2.demand_misses::total               19064155                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1926697                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     17137458                       # number of overall misses
system.l2.overall_misses::total              19064155                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 170165849582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1396514704622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1566680554204                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        35999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        35999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 105607583358                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105607583358                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 170165849582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1502122287980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1672288137562                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 170165849582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1502122287980                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1672288137562                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     13311826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     22887652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            36199478                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3793204                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3793204                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1590589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1590589                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     13311826                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     24478241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37790067                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     13311826                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     24478241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37790067                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.144736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.695922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.493231                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.683333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.683333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.760369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.760369                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.144736                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.700110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.504475                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.144736                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.700110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.504475                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 88319.984711                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87676.587648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87746.016415                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   878.024390                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   878.024390                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87319.767791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87319.767791                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 88319.984711                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87651.405942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87718.975090                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 88319.984711                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87651.405942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87718.975090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3048341                       # number of writebacks
system.l2.writebacks::total                   3048341                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1926696                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     15928023                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         17854719                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1209435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1209435                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1926696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     17137458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19064154                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1926696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     17137458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19064154                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1695                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1695                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         4149                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4149                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         5844                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         5844                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 145770289668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1196314290378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1342084580046                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       737036                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       737036                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  90516115642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  90516115642                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 145770289668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1286830406020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1432600695688                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 145770289668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1286830406020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1432600695688                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    322720500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    322720500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    817665000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    817665000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1140385500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1140385500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.144736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.695922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.493231                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.683333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.683333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.760369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.760369                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.144736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.700110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.504475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.144736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.700110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.504475                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75658.168008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75107.519017                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75166.939342                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17976.487805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17976.487805                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74841.653865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74841.653865                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 75658.168008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75088.756222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75146.303145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 75658.168008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75088.756222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75146.303145                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190395.575221                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190395.575221                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 197075.198843                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 197075.198843                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 195137.833676                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 195137.833676                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            17856575                       # Transaction distribution
system.membus.trans_dist::ReadResp           17856575                       # Transaction distribution
system.membus.trans_dist::WriteReq               4149                       # Transaction distribution
system.membus.trans_dist::WriteResp              4149                       # Transaction distribution
system.membus.trans_dist::Writeback           3123413                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        75072                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        75072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               63                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              64                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1209413                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1209413                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        11688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41176718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41188408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41413797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9609984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9609984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        26785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1415197376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1415224161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1424834145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              163                       # Total snoops (count)
system.membus.snoop_fanout::samples          22268986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                22268986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            22268986                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11055499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         40748482811                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76154508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       103299616775                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1227821894                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    869662029                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     28505753                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    795666481                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       643595853                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.887642                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        91395619                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       142750                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            483389413                       # DTB read hits
system.switch_cpus.dtb.read_misses           35411796                       # DTB read misses
system.switch_cpus.dtb.read_acv                    30                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        514245537                       # DTB read accesses
system.switch_cpus.dtb.write_hits           190704130                       # DTB write hits
system.switch_cpus.dtb.write_misses           1182345                       # DTB write misses
system.switch_cpus.dtb.write_acv                   59                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       184244696                       # DTB write accesses
system.switch_cpus.dtb.data_hits            674093543                       # DTB hits
system.switch_cpus.dtb.data_misses           36594141                       # DTB misses
system.switch_cpus.dtb.data_acv                    89                       # DTB access violations
system.switch_cpus.dtb.data_accesses        698490233                       # DTB accesses
system.switch_cpus.itb.fetch_hits           626671877                       # ITB hits
system.switch_cpus.itb.fetch_misses           1950989                       # ITB misses
system.switch_cpus.itb.fetch_acv                  957                       # ITB acv
system.switch_cpus.itb.fetch_accesses       628622866                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               5312727543                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    958773111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4774374797                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1227821894                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    734991472                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3961710506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       101991600                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             331943                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       456398                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     94843046                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        24631                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1128                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         630896537                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      14174532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes            3345                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   5067136563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.942223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.173928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3967902718     78.31%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        155329535      3.07%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        247206640      4.88%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        147885128      2.92%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         97375051      1.92%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         36334657      0.72%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51430065      1.01%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        108159433      2.13%     94.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        255513336      5.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   5067136563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.231110                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.898667                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        721947202                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    3453890508                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         753911152                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      87149083                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       50238618                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    236746392                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        777482                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4015379521                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1331224                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       50238618                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        775727671                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1629934870                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1559206828                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         777330136                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     274698440                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3795042456                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       5439835                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       46858782                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       46038738                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       22447681                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2314142360                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4121950444                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4120836550                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1004868                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1210307079                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1103835277                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    143669257                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      7529713                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         443893309                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    636874703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206971876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     35480230                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25166107                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3164985434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    113026734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2548353748                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1914972                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1496299711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    965147411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     96541960                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   5067136563                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.502918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.222519                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3997540803     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    427337838      8.43%     87.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    259033873      5.11%     92.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    160673945      3.17%     95.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     96636180      1.91%     97.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     58456853      1.15%     98.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41857458      0.83%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     13844308      0.27%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11755305      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   5067136563                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9372033     20.77%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              8      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22920580     50.81%     71.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12821030     28.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       200130      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1705586845     66.93%     66.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       522196      0.02%     66.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       663687      0.03%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       300176      0.01%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       100064      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    540849580     21.22%     88.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    193445646      7.59%     95.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    106685423      4.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2548353748                       # Type of FU issued
system.switch_cpus.iq.rate                   0.479670                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            45113651                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017703                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  10207445028                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4772722206                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2443261591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      3427654                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1759847                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1670090                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2591552918                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1714351                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     36100987                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    281171630                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       139229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       174946                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     50226025                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       201576                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       664890                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       50238618                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1423234692                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      64093855                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3538162091                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     14749137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     636874703                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206971876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    103677534                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       15282783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      45552531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       174946                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23480100                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     24184995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     47665095                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2504746838                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     521582635                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     43606910                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             260149923                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            713473556                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        596410557                       # Number of branches executed
system.switch_cpus.iew.exec_stores          191890921                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.471462                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2489130703                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2444931681                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1001537459                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1399385551                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.460203                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.715698                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1369452513                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     16484774                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     39571616                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4859235589                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.398940                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.360024                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4193509800     86.30%     86.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    311951015      6.42%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     98268759      2.02%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55407619      1.14%     95.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51279958      1.06%     96.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26762361      0.55%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14857135      0.31%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21833587      0.45%     98.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     85365355      1.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4859235589                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1938543786                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1938543786                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              512448923                       # Number of memory references committed
system.switch_cpus.commit.loads             355703072                       # Number of loads committed
system.switch_cpus.commit.membars             8758704                       # Number of memory barriers committed
system.switch_cpus.commit.branches          400977772                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1668121                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1703087787                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     43981360                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    157031463      8.10%      8.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1152030387     59.43%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       514037      0.03%     67.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       662255      0.03%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       300173      0.02%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     67.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       100063      0.01%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    364461776     18.80%     86.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    156758220      8.09%     94.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    106685411      5.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1938543786                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      85365355                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           7945288150                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6824748374                       # The number of ROB writes
system.switch_cpus.timesIdled                 6564390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               245590980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             13377627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          1781712452                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1781712452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.981810                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.981810                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.335367                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.335367                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2967138867                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1684733036                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1003918                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1003805                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80258066                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       57117810                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           36201423                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          36201321                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4149                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4149                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3793204                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        75258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              60                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1590589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1590589                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     26623742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52761555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79385297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    851956928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1809402977                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2661359905                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75567                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         41664684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001810                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41589265     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  75419      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41664684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24589911000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            88500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20314841170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       39319758310                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.982885                       # Number of seconds simulated
sim_ticks                                982884621500                       # Number of ticks simulated
final_tick                               5902866942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 894880                       # Simulator instruction rate (inst/s)
host_op_rate                                   894880                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              394259421                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739348                       # Number of bytes of host memory used
host_seconds                                  2492.99                       # Real time elapsed on the host
sim_insts                                  2230926082                       # Number of instructions simulated
sim_ops                                    2230926082                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      9945536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    378701696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          388647232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      9945536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9945536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23212992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23212992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       155399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      5917214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6072613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        362703                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             362703                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     10118722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    385296186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395414908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     10118722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10118722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23617209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23617209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23617209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     10118722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    385296186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            419032117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6072613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     362703                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6072613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   362703                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              388143680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  503552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23201024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               388647232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23212992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            395416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            374958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            385118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            318846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            316138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            343570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            373610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            439980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            375215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           327665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           346630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           336937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           331539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           327726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           633671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24987                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  982884667000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6072613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               362703                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5773367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  222786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5319163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.332684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.736985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.388628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4593022     86.35%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       657471     12.36%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40544      0.76%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13846      0.26%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3847      0.07%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2352      0.04%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1648      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1060      0.02%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5373      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5319163                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     285.048599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    241.029350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.573168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1387      6.52%      6.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1076      5.06%     11.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         2383     11.20%     22.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         4286     20.14%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         4443     20.88%     63.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3123     14.68%     78.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2079      9.77%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1236      5.81%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          667      3.13%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          355      1.67%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          145      0.68%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           63      0.30%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           20      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            7      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21276                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.038729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.009711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9804     46.08%     46.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1095      5.15%     51.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10183     47.86%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      0.70%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21276                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 142354641500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            256068610250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                30323725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23472.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42222.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       394.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   990816                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     152732.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    17.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              69034056840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              37667392125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            101564704800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            11367779760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         238297484880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2411338930605                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          73846480500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2943116829510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            806.681073                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  23980445000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   32820840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  926088259000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              63945813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              34891069125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             94491329400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            11474187840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         238297484880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2392424342730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          90438224250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2925962452185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            801.979217                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  21631768000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   32820840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  928436874500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5568708                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    13898     31.64%     31.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1006      2.29%     33.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   29020     66.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                43924                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     13898     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1006      3.49%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    13898     48.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 28802                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             970022879000     98.69%     98.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               876637500      0.09%     98.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11984730000      1.22%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         982884246500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.478911                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.655724                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     25.81%     25.81% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.81%     26.61% # number of syscalls executed
system.cpu.kern.syscall::71                        32     25.81%     52.42% # number of syscalls executed
system.cpu.kern.syscall::73                        27     21.77%     74.19% # number of syscalls executed
system.cpu.kern.syscall::74                        32     25.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    124                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2108      1.33%      1.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.34% # number of callpals executed
system.cpu.kern.callpal::swpipl                 38711     24.51%     25.85% # number of callpals executed
system.cpu.kern.callpal::rdps                    2049      1.30%     27.14% # number of callpals executed
system.cpu.kern.callpal::rti                     4207      2.66%     29.81% # number of callpals executed
system.cpu.kern.callpal::callsys                 3141      1.99%     31.79% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     31.80% # number of callpals executed
system.cpu.kern.callpal::rdunique              107723     68.20%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 157941                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6315                       # number of protection mode switches
system.cpu.kern.mode_switch::user                4200                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                4200                      
system.cpu.kern.mode_good::user                  4200                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.665083                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.798859                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18859025500      1.92%      1.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         964025221000     98.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2108                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7420542                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            62086949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7420542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.366902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         299912982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        299912982                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     48708381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        48708381                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12565430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12565430                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       220810                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       220810                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       211613                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       211613                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     61273811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61273811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     61273811                       # number of overall hits
system.cpu.dcache.overall_hits::total        61273811                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11122978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11122978                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       287605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       287605                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         6292                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6292                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11410583                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11410583                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11410583                       # number of overall misses
system.cpu.dcache.overall_misses::total      11410583                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 861734377698                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 861734377698                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  16641272846                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16641272846                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    436598997                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    436598997                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 878375650544                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 878375650544                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 878375650544                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 878375650544                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     59831359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     59831359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12853035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12853035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       227102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       227102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       211614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       211614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     72684394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     72684394                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     72684394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     72684394                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.185905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.185905                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022376                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.027706                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027706                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.156988                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156988                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.156988                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156988                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 77473.350905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77473.350905                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 57861.556113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57861.556113                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 69389.541799                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69389.541799                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 76979.033459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76979.033459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 76979.033459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76979.033459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2392585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             48722                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.106872                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          160                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       449501                       # number of writebacks
system.cpu.dcache.writebacks::total            449501                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3779383                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3779383                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       216750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       216750                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          185                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          185                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3996133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3996133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3996133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3996133                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7343595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7343595                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        70855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70855                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         6107                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6107                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7414450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7414450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7414450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7414450                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1006                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1006                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1006                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1006                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 567452910539                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 567452910539                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4424726173                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4424726173                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    413365003                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    413365003                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 571877636712                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 571877636712                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 571877636712                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 571877636712                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    225419500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    225419500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    225419500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    225419500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.122738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.122738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.026891                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026891                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.102009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.102009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.102009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.102009                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77271.814491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77271.814491                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 62447.620817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62447.620817                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 67687.080891                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67687.080891                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 77130.149467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77130.149467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 77130.149467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77130.149467                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 224075.049702                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224075.049702                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224075.049702                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224075.049702                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            274557                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.591460                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           110481245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            274557                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.398209                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   507.591460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.991390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278478449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278478449                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    138808378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       138808378                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    138808378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        138808378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    138808378                       # number of overall hits
system.cpu.icache.overall_hits::total       138808378                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       293557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        293557                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       293557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         293557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       293557                       # number of overall misses
system.cpu.icache.overall_misses::total        293557                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  16209783622                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16209783622                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  16209783622                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16209783622                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  16209783622                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16209783622                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    139101935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139101935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    139101935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139101935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    139101935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139101935                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002110                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002110                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 55218.521861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55218.521861                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 55218.521861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55218.521861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 55218.521861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55218.521861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1782                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.483871                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        18977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18977                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        18977                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18977                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        18977                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18977                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       274580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       274580                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       274580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       274580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       274580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       274580                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  14915753123                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14915753123                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  14915753123                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14915753123                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  14915753123                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14915753123                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001974                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54322.066877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54322.066877                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54322.066877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54322.066877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54322.066877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54322.066877                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                1006                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1006                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2012000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1006000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6161352                       # number of replacements
system.l2.tags.tagsinuse                 13386.427348                       # Cycle average of tags in use
system.l2.tags.total_refs                     1905145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6161352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.309209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      278.199113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   118.061592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 12990.166643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.007206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.792857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.817043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4377                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.850647                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 136554197                       # Number of tag accesses
system.l2.tags.data_accesses                136554197                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       119160                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1479908                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1599068                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           449501                       # number of Writeback hits
system.l2.Writeback_hits::total                449501                       # number of Writeback hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        23416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23416                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        119160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1503324                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1622484                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       119160                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1503324                       # number of overall hits
system.l2.overall_hits::total                 1622484                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       155399                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      5869300                       # number of ReadReq misses
system.l2.ReadReq_misses::total               6024699                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        47920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               47920                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       155399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      5917220                       # number of demand (read+write) misses
system.l2.demand_misses::total                6072619                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       155399                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      5917220                       # number of overall misses
system.l2.overall_misses::total               6072619                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  13387290500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 544884112750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    558271403250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        30999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   4140320246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4140320246                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  13387290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 549024432996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     562411723496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  13387290500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 549024432996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    562411723496                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       274559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7349208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7623767                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       449501                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            449501                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        71336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71336                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       274559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7420544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7695103                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       274559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7420544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7695103                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.565995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.798630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.790252                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.671751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.671751                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.565995                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.797411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789154                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.565995                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.797411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789154                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86147.854877                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92836.302924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 92663.783411                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2384.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2384.538462                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86400.672913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86400.672913                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86147.854877                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92784.184633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92614.360212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86147.854877                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92784.184633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92614.360212                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               362703                       # number of writebacks
system.l2.writebacks::total                    362703                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       155399                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      5869300                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          6024699                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        47920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47920                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       155399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      5917220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6072619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       155399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      5917220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6072619                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1006                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1006                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1006                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1006                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  11423314500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 469999392750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 481422707250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       228513                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       228513                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3543582254                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3543582254                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  11423314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 473542975004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 484966289504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  11423314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 473542975004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 484966289504                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    212341500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    212341500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    212341500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    212341500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.565995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.798630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.790252                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.671751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.671751                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.565995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.797411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.789154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.565995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.797411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.789154                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73509.575351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80077.588937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79908.175869                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17577.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17577.923077                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73947.876753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73947.876753                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73509.575351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80027.948091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79861.142203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73509.575351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80027.948091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79861.142203                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 211075.049702                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211075.049702                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 211075.049702                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211075.049702                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             6024699                       # Transaction distribution
system.membus.trans_dist::ReadResp            6024697                       # Transaction distribution
system.membus.trans_dist::WriteReq               1006                       # Transaction distribution
system.membus.trans_dist::WriteResp              1006                       # Transaction distribution
system.membus.trans_dist::Writeback            362703                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47916                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47916                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12507963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12509979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12509979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    411860224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    411868272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               411868272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           6436341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 6436341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6436341                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2178500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9138413500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        33902098483                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       227356471                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    194256668                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2183594                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     41587513                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        36414270                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.560586                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7495980                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         7961                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             65159383                       # DTB read hits
system.switch_cpus.dtb.read_misses           11554705                       # DTB read misses
system.switch_cpus.dtb.read_acv                    57                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         74543649                       # DTB read accesses
system.switch_cpus.dtb.write_hits            19780819                       # DTB write hits
system.switch_cpus.dtb.write_misses           1070353                       # DTB write misses
system.switch_cpus.dtb.write_acv                   27                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        19497999                       # DTB write accesses
system.switch_cpus.dtb.data_hits             84940202                       # DTB hits
system.switch_cpus.dtb.data_misses           12625058                       # DTB misses
system.switch_cpus.dtb.data_acv                    84                       # DTB access violations
system.switch_cpus.dtb.data_accesses         94041648                       # DTB accesses
system.switch_cpus.itb.fetch_hits           137677388                       # ITB hits
system.switch_cpus.itb.fetch_misses            243345                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3105                       # ITB acv
system.switch_cpus.itb.fetch_accesses       137920733                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1965769245                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    159531503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1485978762                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           227356471                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     43910250                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1753966431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        26353252                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             196883                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       295965                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     15669498                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         139101935                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1301821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes            1719                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1942836917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.764850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.249998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1721994175     88.63%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          5947910      0.31%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8317728      0.43%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8184250      0.42%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         27867090      1.43%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7422879      0.38%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3842496      0.20%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6878197      0.35%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        152382192      7.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1942836917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.115658                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.755927                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        108768910                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1670109158                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         113382780                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      37406829                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       13169240                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     18768054                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          7421                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1055797276                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         22694                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       13169240                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        127806400                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       958132806                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    594352590                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         128128063                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     121247818                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      973762606                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       4720932                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       39187251                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        7839597                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         256415                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    694158817                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1095206405                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    779390467                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    315809656                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     273917721                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        420241095                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     68365776                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       420874                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         255345329                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    122554241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     25195868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     66633107                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5949865                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          799164685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     61919045                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         506815396                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       133622                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    510580125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    460651559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     56576235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1942836917                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.260864                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.840108                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1687074248     86.84%     86.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    139400040      7.18%     94.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     50043714      2.58%     96.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     25255212      1.30%     97.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     25574412      1.32%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7645080      0.39%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4962359      0.26%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1789726      0.09%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1092126      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1942836917                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          915769     13.63%     13.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         61181      0.91%     14.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            58      0.00%     14.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            47      0.00%     14.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         3955      0.06%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4012770     59.72%     74.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1725490     25.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     264244757     52.14%     52.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        53454      0.01%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     60929571     12.02%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1804621      0.36%     64.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     18027102      3.56%     68.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2545773      0.50%     68.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       526503      0.10%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     83279067     16.43%     85.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     20958249      4.14%     89.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     54446299     10.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      506815396                       # Type of FU issued
system.switch_cpus.iq.rate                   0.257820                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             6719271                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013258                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2778515118                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    961172144                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    399591144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    184805484                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    410506756                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     90613498                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      421005519                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        92529148                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6230777                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     73535008                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        23679                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        16008                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     12126006                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       115072                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       13169240                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       891657869                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      19376088                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    914055339                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1182595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     122554241                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     25195868                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     45608586                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       14502308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       4824381                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        16008                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       894283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6997684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7891967                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     504342402                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      77944196                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2472994                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              52971609                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             98802807                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         58594639                       # Number of branches executed
system.switch_cpus.iew.exec_stores           20858611                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.256562                       # Inst execution rate
system.switch_cpus.iew.wb_sent              503134094                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             490204642                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         261044427                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         321914955                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.249370                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.810911                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    496216377                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5342810                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7744916                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1871119826                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.203231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.904888                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1714971503     91.65%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     72685184      3.88%     95.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41394332      2.21%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9495861      0.51%     98.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10466350      0.56%     98.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6076218      0.32%     99.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1542614      0.08%     99.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1096519      0.06%     99.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     13391245      0.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1871119826                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    380269198                       # Number of instructions committed
system.switch_cpus.commit.committedOps      380269198                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               62089096                       # Number of memory references committed
system.switch_cpus.commit.loads              49019234                       # Number of loads committed
system.switch_cpus.commit.membars             4958754                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33605061                       # Number of branches committed
system.switch_cpus.commit.fp_insts           82676032                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         274860772                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2898905                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     29765593      7.83%      7.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    150705166     39.63%     47.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        49861      0.01%     47.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     47.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     57174946     15.04%     62.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      1415575      0.37%     62.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     17226394      4.53%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult      2145787      0.56%     67.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       285641      0.08%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     53977988     14.19%     82.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     13075948      3.44%     85.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     54446299     14.32%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    380269198                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      13391245                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2663872452                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1824707740                       # The number of ROB writes
system.switch_cpus.timesIdled                  295763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                22932328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           350503605                       # Number of Instructions Simulated
system.switch_cpus.committedOps             350503605                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.608414                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.608414                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.178304                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.178304                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        505105393                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       299345210                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         115847794                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         85970787                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       134979112                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22879040                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            7623788                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7623785                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1006                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1006                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           449501                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71336                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       549138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15292629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15841767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17571712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    503690800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              521262512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              21                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8145645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8145645    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8145645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4522826500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         443372377                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12136019221                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.640060                       # Number of seconds simulated
sim_ticks                                640059590000                       # Number of ticks simulated
final_tick                               6542926532000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1607327                       # Simulator instruction rate (inst/s)
host_op_rate                                  1607327                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              431748398                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740372                       # Number of bytes of host memory used
host_seconds                                  1482.48                       # Real time elapsed on the host
sim_insts                                  2382834492                       # Number of instructions simulated
sim_ops                                    2382834492                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1430208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    301791808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          303222016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1430208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1430208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72998912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72998912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        22347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4715497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4737844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1140608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1140608                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      2234492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    471505798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             473740290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      2234492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2234492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       114050181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114050181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       114050181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      2234492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    471505798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587790471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4737844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1141760                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4737844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1141760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              302724224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  497792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72694912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               303222016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73072640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5901                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            349258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            335367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            364330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            346056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            263444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            264476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            265865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            267753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            270894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            274715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           270486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           275538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           271278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           270669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           266985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           372952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             69265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68211                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  640059640500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4737844                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1141760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4345122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  310394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  69104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  69030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  69099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    180                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4362261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.060061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.002285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    61.372516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3493899     80.09%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       725717     16.64%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       121500      2.79%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10100      0.23%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3290      0.08%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1363      0.03%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          888      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          471      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5033      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4362261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.717480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    563.447686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        68468     99.47%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           34      0.05%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           11      0.02%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            8      0.01%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           22      0.03%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           43      0.06%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           80      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           50      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           43      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           20      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263           15      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287           21      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68834                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.501409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.469867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.124933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         68831    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-503            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68834                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 102925626500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            191614364000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23650330000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21759.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40509.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       472.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    473.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1427332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 6.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108861.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              86129182440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              46995089625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            120725389200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            15045315840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         280102642560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2838561474555                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          83121728250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           3470680822470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            809.303276                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  13042373000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   21372780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  605637971000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              79828965720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              43557471375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            112224348600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            15156655200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         280102642560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2817698394690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         101422675500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           3449991153645                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            804.478800                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  15890440750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   21372780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  602789888000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        5                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    3110518                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    14002     39.41%     39.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.03%     39.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     655      1.84%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   20857     58.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                35525                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     14000     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.04%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      655      2.28%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    14000     48.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 28666                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             635284371500     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                10109500      0.00%     99.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               466401500      0.07%     99.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4297823000      0.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         640058705500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999857                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.671237                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.806925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.85%      3.85% # number of syscalls executed
system.cpu.kern.syscall::3                          2      7.69%     11.54% # number of syscalls executed
system.cpu.kern.syscall::4                          5     19.23%     30.77% # number of syscalls executed
system.cpu.kern.syscall::6                          2      7.69%     38.46% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.85%     42.31% # number of syscalls executed
system.cpu.kern.syscall::19                         1      3.85%     46.15% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.85%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     11.54%     61.54% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.85%     65.38% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.85%     69.23% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.85%     73.08% # number of syscalls executed
system.cpu.kern.syscall::71                         5     19.23%     92.31% # number of syscalls executed
system.cpu.kern.syscall::73                         1      3.85%     96.15% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.85%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     26                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   134      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.02%      0.38% # number of callpals executed
system.cpu.kern.callpal::swpipl                 33993     93.34%     93.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1326      3.64%     97.36% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     97.37% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     97.37% # number of callpals executed
system.cpu.kern.callpal::rti                      866      2.38%     99.75% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      0.12%     99.86% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.02%     99.89% # number of callpals executed
system.cpu.kern.callpal::rdunique                  41      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  36419                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               997                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 850                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 851                      
system.cpu.kern.mode_good::user                   850                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.853561                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.920000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6900510500      1.08%      1.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         632787618000     98.86%     99.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            370577000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      134                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           5553576                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32787851                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5554088                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.903373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         167385748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        167385748                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20198113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20198113                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     10183497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10183497                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1188977                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1188977                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1187006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1187006                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     30381610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30381610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     30381610                       # number of overall hits
system.cpu.dcache.overall_hits::total        30381610                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7373414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7373414                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       137689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137689                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       189345                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       189345                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7511103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7511103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7511103                       # number of overall misses
system.cpu.dcache.overall_misses::total       7511103                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 584996078718                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 584996078718                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   9935954598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9935954598                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data  15929575000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  15929575000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        67502                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        67502                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 594932033316                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 594932033316                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 594932033316                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 594932033316                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     27571527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27571527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10321186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10321186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1378322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1378322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1187008                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1187008                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     37892713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37892713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     37892713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37892713                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.267429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.267429                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013340                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.137374                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.137374                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000002                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000002                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.198220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.198220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.198220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.198220                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 79338.564024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79338.564024                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 72162.297627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72162.297627                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 84129.895165                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 84129.895165                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        33751                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        33751                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 79207.013047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79207.013047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 79207.013047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79207.013047                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4040163                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          263                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             87984                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.919292                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          263                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1187223                       # number of writebacks
system.cpu.dcache.writebacks::total           1187223                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2069187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2069187                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        77326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        77326                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          354                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          354                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2146513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2146513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2146513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2146513                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5304227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5304227                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        60363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60363                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data       188991                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total       188991                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5364590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5364590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5364590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5364590                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          845                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          845                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1254                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1254                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 423116849033                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 423116849033                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4508826523                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4508826523                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data  15544543500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total  15544543500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        64498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        64498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 427625675556                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 427625675556                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 427625675556                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 427625675556                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     91316000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91316000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    187909500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    187909500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    279225500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    279225500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.192381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.192381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.137117                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.137117                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000002                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.141573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.141573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.141573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.141573                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79769.747606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79769.747606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 74695.202740                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74695.202740                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 82250.178580                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82250.178580                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32249                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32249                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79712.648228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79712.648228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79712.648228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79712.648228                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 223266.503667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223266.503667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 222378.106509                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222378.106509                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 222667.862839                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 222667.862839                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             30977                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105523328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3351.223577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999253                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         152697120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        152697120                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     76298204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        76298204                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     76298204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         76298204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     76298204                       # number of overall hits
system.cpu.icache.overall_hits::total        76298204                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        34861                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34861                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        34861                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34861                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        34861                       # number of overall misses
system.cpu.icache.overall_misses::total         34861                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2367272744                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2367272744                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2367272744                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2367272744                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2367272744                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2367272744                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     76333065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     76333065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     76333065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     76333065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     76333065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     76333065                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000457                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000457                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000457                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000457                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000457                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 67906.048134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67906.048134                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 67906.048134                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67906.048134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 67906.048134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67906.048134                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1985                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.152174                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3872                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3872                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3872                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3872                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3872                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3872                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        30989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        30989                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        30989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        30989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        30989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        30989                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2087995755                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2087995755                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2087995755                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2087995755                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2087995755                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2087995755                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000406                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67378.610313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67378.610313                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 67378.610313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67378.610313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 67378.610313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67378.610313                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  412                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 412                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1997                       # Transaction distribution
system.iobus.trans_dist::WriteResp                845                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4818                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          522                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6003                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    79755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1325000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              665000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             6707384                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1663000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1158501                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       363499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       363499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    255556384                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    255556384                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       363499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       363499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       363499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       363499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121166.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121166.333333                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221837.138889                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221837.138889                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121166.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121166.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121166.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121166.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2274                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  324                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.018519                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       206499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       206499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    195650386                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    195650386                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       206499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       206499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       206499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       206499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        68833                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        68833                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169835.404514                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169835.404514                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        68833                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        68833                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        68833                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        68833                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5079006                       # number of replacements
system.l2.tags.tagsinuse                 14373.796219                       # Cycle average of tags in use
system.l2.tags.total_refs                     1645839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5081788                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.323870                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1068.758313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    28.379564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13276.658342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.065232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.810343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.877307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.169800                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 113476806                       # Number of tag accesses
system.l2.tags.data_accesses                113476806                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8634                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       834459                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  843093                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1187223                       # number of Writeback hits
system.l2.Writeback_hits::total               1187223                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3620                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        838079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   846713                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8634                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       838079                       # number of overall hits
system.l2.overall_hits::total                  846713                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        22347                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      4658756                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4681103                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        56741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56741                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        22347                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4715497                       # number of demand (read+write) misses
system.l2.demand_misses::total                4737844                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        22347                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4715497                       # number of overall misses
system.l2.overall_misses::total               4737844                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1966113750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 424349115500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    426315229250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   4408917250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4408917250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1966113750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 428758032750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     430724146500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1966113750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 428758032750                       # number of overall miss cycles
system.l2.overall_miss_latency::total    430724146500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        30981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5493215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5524196                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1187223                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1187223                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        60361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60361                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        30981                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5553576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5584557                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        30981                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5553576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5584557                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.721313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.848093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.847382                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.600000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.940028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.940028                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.721313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.849092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.848383                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.721313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.849092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.848383                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87981.104846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91086.357710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91071.533621                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77702.494669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77702.494669                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87981.104846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90925.311319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90911.424374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87981.104846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90925.311319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90911.424374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1139456                       # number of writebacks
system.l2.writebacks::total                   1139456                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        22347                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      4658756                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4681103                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        56741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56741                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        22347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4715497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4737844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        22347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4715497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4737844                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          409                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          409                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          845                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          845                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1254                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1254                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1683824750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 365207021500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 366890846250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        53503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        53503                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3701495250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3701495250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1683824750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 368908516750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370592341500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1683824750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 368908516750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 370592341500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     85590000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     85590000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    176924500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    176924500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    262514500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    262514500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.721313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.848093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.847382                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.940028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.940028                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.721313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.849092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.848383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.721313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.849092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.848383                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75349.028952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78391.532310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78377.007780                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17834.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17834.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65234.931531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65234.931531                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 75349.028952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78233.220539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78219.616665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 75349.028952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78233.220539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78219.616665                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 209266.503667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209266.503667                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 209378.106509                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209378.106509                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 209341.706539                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 209341.706539                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4681515                       # Transaction distribution
system.membus.trans_dist::ReadResp            4681515                       # Transaction distribution
system.membus.trans_dist::WriteReq                845                       # Transaction distribution
system.membus.trans_dist::WriteResp               845                       # Transaction distribution
system.membus.trans_dist::Writeback           1140608                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56741                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56741                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10615154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10617662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10621121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    376147200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    376153203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               376300659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples           5880892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5880892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5880892                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2323500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11851015645                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1168499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        26139978995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       154581038                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    132080512                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1114892                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     42451058                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        37355208                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.995941                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4596484                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5551                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             30722096                       # DTB read hits
system.switch_cpus.dtb.read_misses            7220443                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         36696130                       # DTB read accesses
system.switch_cpus.dtb.write_hits            13466422                       # DTB write hits
system.switch_cpus.dtb.write_misses           2068329                       # DTB write misses
system.switch_cpus.dtb.write_acv                   52                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        14861101                       # DTB write accesses
system.switch_cpus.dtb.data_hits             44188518                       # DTB hits
system.switch_cpus.dtb.data_misses            9288772                       # DTB misses
system.switch_cpus.dtb.data_acv                    72                       # DTB access violations
system.switch_cpus.dtb.data_accesses         51557231                       # DTB accesses
system.switch_cpus.itb.fetch_hits            75475058                       # ITB hits
system.switch_cpus.itb.fetch_misses            167810                       # ITB misses
system.switch_cpus.itb.fetch_acv                22030                       # ITB acv
system.switch_cpus.itb.fetch_accesses        75642868                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1279445377                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     84159306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              764877208                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           154581038                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     41951692                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1160372197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        14624054                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              47594                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       210263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     10618711                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          510                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          76333066                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        393090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             220                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1262720689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.605737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.978254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1135398958     89.92%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6707972      0.53%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14956165      1.18%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9582554      0.76%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7065852      0.56%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7580712      0.60%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          4736213      0.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8613106      0.68%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         68079157      5.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1262720689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.120819                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.597819                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         56474980                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1116247590                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          63816297                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      18872923                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7308899                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     13246648                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3183                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      532731192                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         14117                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7308899                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         66176192                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       510076846                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    548430330                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          70558886                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      60169536                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      486800137                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        207647                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       17117611                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         732053                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         204590                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    308339049                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     508101676                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    431584585                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     76515973                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     101213637                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        207125409                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     39678842                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1634889                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         125948417                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     73671372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21434989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     37852957                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6073147                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          390006066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     37253788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         237879490                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        64438                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    275351446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    238048458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     33520220                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1262720689                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.188386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.686575                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1127046076     89.26%     89.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     82360179      6.52%     95.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     30401576      2.41%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10320479      0.82%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6138076      0.49%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2250845      0.18%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2440746      0.19%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       797979      0.06%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       964733      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1262720689                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          260211      6.56%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2733395     68.93%     75.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        971782     24.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     140218971     58.95%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        23955      0.01%     58.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      7777851      3.27%     62.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            3      0.00%     62.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2000075      0.84%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     41198239     17.32%     80.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15774321      6.63%     87.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     30885335     12.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      237879490                       # Type of FU issued
system.switch_cpus.iq.rate                   0.185924                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             3965388                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016670                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1722888560                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    592521843                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    216057300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     19620934                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    110102994                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9751365                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      232033396                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         9810989                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1289496                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     48197311                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14028                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9925079                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         5819                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       948974                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7308899                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       484880956                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7811795                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    453552133                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1270844                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      73671372                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21434989                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27716418                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        5549316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1841499                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14028                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       566658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3761633                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4328291                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     236793188                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      38433001                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1086301                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              26292279                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             53975851                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         42655246                       # Number of branches executed
system.switch_cpus.iew.exec_stores           15542850                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.185075                       # Inst execution rate
system.switch_cpus.iew.wb_sent              235246067                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             225808665                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          94042585                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         123470240                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.176489                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.761662                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    273507129                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3733568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4222282                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1223179555                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.134762                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.732159                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1147043104     93.78%     93.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     43746332      3.58%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18061057      1.48%     98.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2213463      0.18%     99.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3171123      0.26%     99.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1136259      0.09%     99.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       329550      0.03%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1843166      0.15%     99.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      5635501      0.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1223179555                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    164838092                       # Number of instructions committed
system.switch_cpus.commit.committedOps      164838092                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36983971                       # Number of memory references committed
system.switch_cpus.commit.loads              25474061                       # Number of loads committed
system.switch_cpus.commit.membars             2506699                       # Number of memory barriers committed
system.switch_cpus.commit.branches           23969546                       # Number of branches committed
system.switch_cpus.commit.fp_insts            8404728                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         137846125                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1943829                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     12930174      7.84%      7.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     73106097     44.35%     52.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        22527      0.01%     52.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     52.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      6401340      3.88%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            2      0.00%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      2000004      1.21%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            2      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     27980760     16.97%     74.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     11511606      6.98%     81.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     30885335     18.74%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    164838092                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       5635501                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1615924820                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           916231940                       # The number of ROB writes
system.switch_cpus.timesIdled                  138289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                16724688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               673803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           151908410                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151908410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.422479                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.422479                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.118730                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.118730                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        255436251                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       146882332                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          13482873                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9747939                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        30549334                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       14979669                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            5524616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5524615                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               845                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              845                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1187223                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        61971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12296898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12358869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1982848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    431417203                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              433400051                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1180                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6774220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6773049     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1171      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6774220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4574170000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50708745                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9155535968                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
