// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_94 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_7_val,
        x_10_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_7_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_300_p2;
reg   [0:0] icmp_ln86_reg_1216;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1216_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1216_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1216_pp0_iter3_reg;
wire   [0:0] icmp_ln86_144_fu_306_p2;
reg   [0:0] icmp_ln86_144_reg_1227;
wire   [0:0] icmp_ln86_145_fu_312_p2;
reg   [0:0] icmp_ln86_145_reg_1232;
reg   [0:0] icmp_ln86_145_reg_1232_pp0_iter1_reg;
reg   [0:0] icmp_ln86_145_reg_1232_pp0_iter2_reg;
wire   [0:0] icmp_ln86_146_fu_318_p2;
reg   [0:0] icmp_ln86_146_reg_1238;
wire   [0:0] icmp_ln86_147_fu_324_p2;
reg   [0:0] icmp_ln86_147_reg_1244;
reg   [0:0] icmp_ln86_147_reg_1244_pp0_iter1_reg;
wire   [0:0] icmp_ln86_148_fu_330_p2;
reg   [0:0] icmp_ln86_148_reg_1250;
reg   [0:0] icmp_ln86_148_reg_1250_pp0_iter1_reg;
reg   [0:0] icmp_ln86_148_reg_1250_pp0_iter2_reg;
reg   [0:0] icmp_ln86_148_reg_1250_pp0_iter3_reg;
reg   [0:0] icmp_ln86_148_reg_1250_pp0_iter4_reg;
wire   [0:0] icmp_ln86_149_fu_346_p2;
reg   [0:0] icmp_ln86_149_reg_1256;
reg   [0:0] icmp_ln86_149_reg_1256_pp0_iter1_reg;
reg   [0:0] icmp_ln86_149_reg_1256_pp0_iter2_reg;
reg   [0:0] icmp_ln86_149_reg_1256_pp0_iter3_reg;
wire   [0:0] icmp_ln86_150_fu_352_p2;
reg   [0:0] icmp_ln86_150_reg_1262;
wire   [0:0] icmp_ln86_151_fu_358_p2;
reg   [0:0] icmp_ln86_151_reg_1269;
reg   [0:0] icmp_ln86_151_reg_1269_pp0_iter1_reg;
reg   [0:0] icmp_ln86_151_reg_1269_pp0_iter2_reg;
wire   [0:0] icmp_ln86_152_fu_364_p2;
reg   [0:0] icmp_ln86_152_reg_1275;
reg   [0:0] icmp_ln86_152_reg_1275_pp0_iter1_reg;
reg   [0:0] icmp_ln86_152_reg_1275_pp0_iter2_reg;
reg   [0:0] icmp_ln86_152_reg_1275_pp0_iter3_reg;
wire   [0:0] icmp_ln86_153_fu_370_p2;
reg   [0:0] icmp_ln86_153_reg_1281;
reg   [0:0] icmp_ln86_153_reg_1281_pp0_iter1_reg;
reg   [0:0] icmp_ln86_153_reg_1281_pp0_iter2_reg;
reg   [0:0] icmp_ln86_153_reg_1281_pp0_iter3_reg;
wire   [0:0] icmp_ln86_154_fu_376_p2;
reg   [0:0] icmp_ln86_154_reg_1287;
reg   [0:0] icmp_ln86_154_reg_1287_pp0_iter1_reg;
reg   [0:0] icmp_ln86_154_reg_1287_pp0_iter2_reg;
reg   [0:0] icmp_ln86_154_reg_1287_pp0_iter3_reg;
reg   [0:0] icmp_ln86_154_reg_1287_pp0_iter4_reg;
wire   [0:0] icmp_ln86_155_fu_382_p2;
reg   [0:0] icmp_ln86_155_reg_1293;
reg   [0:0] icmp_ln86_155_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_155_reg_1293_pp0_iter2_reg;
reg   [0:0] icmp_ln86_155_reg_1293_pp0_iter3_reg;
reg   [0:0] icmp_ln86_155_reg_1293_pp0_iter4_reg;
reg   [0:0] icmp_ln86_155_reg_1293_pp0_iter5_reg;
reg   [0:0] icmp_ln86_155_reg_1293_pp0_iter6_reg;
wire   [0:0] icmp_ln86_156_fu_388_p2;
reg   [0:0] icmp_ln86_156_reg_1299;
wire   [0:0] icmp_ln86_157_fu_394_p2;
reg   [0:0] icmp_ln86_157_reg_1304;
reg   [0:0] icmp_ln86_157_reg_1304_pp0_iter1_reg;
wire   [0:0] icmp_ln86_158_fu_400_p2;
reg   [0:0] icmp_ln86_158_reg_1309;
reg   [0:0] icmp_ln86_158_reg_1309_pp0_iter1_reg;
wire   [0:0] icmp_ln86_159_fu_406_p2;
reg   [0:0] icmp_ln86_159_reg_1314;
reg   [0:0] icmp_ln86_159_reg_1314_pp0_iter1_reg;
wire   [0:0] icmp_ln86_160_fu_412_p2;
reg   [0:0] icmp_ln86_160_reg_1319;
reg   [0:0] icmp_ln86_160_reg_1319_pp0_iter1_reg;
reg   [0:0] icmp_ln86_160_reg_1319_pp0_iter2_reg;
wire   [0:0] icmp_ln86_161_fu_418_p2;
reg   [0:0] icmp_ln86_161_reg_1324;
reg   [0:0] icmp_ln86_161_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_161_reg_1324_pp0_iter2_reg;
wire   [0:0] icmp_ln86_162_fu_424_p2;
reg   [0:0] icmp_ln86_162_reg_1329;
reg   [0:0] icmp_ln86_162_reg_1329_pp0_iter1_reg;
reg   [0:0] icmp_ln86_162_reg_1329_pp0_iter2_reg;
wire   [0:0] icmp_ln86_163_fu_430_p2;
reg   [0:0] icmp_ln86_163_reg_1334;
reg   [0:0] icmp_ln86_163_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_163_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_163_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_164_fu_436_p2;
reg   [0:0] icmp_ln86_164_reg_1339;
reg   [0:0] icmp_ln86_164_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_164_reg_1339_pp0_iter2_reg;
reg   [0:0] icmp_ln86_164_reg_1339_pp0_iter3_reg;
wire   [0:0] icmp_ln86_165_fu_442_p2;
reg   [0:0] icmp_ln86_165_reg_1344;
reg   [0:0] icmp_ln86_165_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_165_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln86_165_reg_1344_pp0_iter3_reg;
wire   [0:0] icmp_ln86_166_fu_448_p2;
reg   [0:0] icmp_ln86_166_reg_1349;
reg   [0:0] icmp_ln86_166_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_166_reg_1349_pp0_iter2_reg;
reg   [0:0] icmp_ln86_166_reg_1349_pp0_iter3_reg;
reg   [0:0] icmp_ln86_166_reg_1349_pp0_iter4_reg;
wire   [0:0] icmp_ln86_167_fu_454_p2;
reg   [0:0] icmp_ln86_167_reg_1354;
reg   [0:0] icmp_ln86_167_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_167_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_167_reg_1354_pp0_iter3_reg;
reg   [0:0] icmp_ln86_167_reg_1354_pp0_iter4_reg;
wire   [0:0] icmp_ln86_168_fu_460_p2;
reg   [0:0] icmp_ln86_168_reg_1359;
reg   [0:0] icmp_ln86_168_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_168_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_168_reg_1359_pp0_iter3_reg;
reg   [0:0] icmp_ln86_168_reg_1359_pp0_iter4_reg;
wire   [0:0] icmp_ln86_169_fu_466_p2;
reg   [0:0] icmp_ln86_169_reg_1364;
reg   [0:0] icmp_ln86_169_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_169_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_169_reg_1364_pp0_iter3_reg;
reg   [0:0] icmp_ln86_169_reg_1364_pp0_iter4_reg;
reg   [0:0] icmp_ln86_169_reg_1364_pp0_iter5_reg;
wire   [0:0] icmp_ln86_170_fu_472_p2;
reg   [0:0] icmp_ln86_170_reg_1369;
reg   [0:0] icmp_ln86_170_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_170_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_170_reg_1369_pp0_iter3_reg;
reg   [0:0] icmp_ln86_170_reg_1369_pp0_iter4_reg;
reg   [0:0] icmp_ln86_170_reg_1369_pp0_iter5_reg;
reg   [0:0] icmp_ln86_170_reg_1369_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_478_p2;
reg   [0:0] and_ln102_reg_1374;
reg   [0:0] and_ln102_reg_1374_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1374_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_489_p2;
reg   [0:0] and_ln104_reg_1384;
wire   [0:0] and_ln102_178_fu_494_p2;
reg   [0:0] and_ln102_178_reg_1390;
wire   [0:0] and_ln104_28_fu_503_p2;
reg   [0:0] and_ln104_28_reg_1398;
wire   [0:0] and_ln102_182_fu_508_p2;
reg   [0:0] and_ln102_182_reg_1403;
wire   [0:0] xor_ln104_75_fu_513_p2;
reg   [0:0] xor_ln104_75_reg_1408;
wire   [0:0] and_ln102_183_fu_518_p2;
reg   [0:0] and_ln102_183_reg_1414;
wire   [1:0] select_ln117_141_fu_536_p3;
reg   [1:0] select_ln117_141_reg_1420;
wire   [0:0] xor_ln104_fu_544_p2;
reg   [0:0] xor_ln104_reg_1425;
wire   [0:0] and_ln102_179_fu_549_p2;
reg   [0:0] and_ln102_179_reg_1431;
wire   [0:0] and_ln104_29_fu_558_p2;
reg   [0:0] and_ln104_29_reg_1437;
reg   [0:0] and_ln104_29_reg_1437_pp0_iter3_reg;
wire   [0:0] and_ln102_184_fu_563_p2;
reg   [0:0] and_ln102_184_reg_1443;
wire   [3:0] select_ln117_147_fu_656_p3;
reg   [3:0] select_ln117_147_reg_1448;
wire   [0:0] or_ln117_134_fu_663_p2;
reg   [0:0] or_ln117_134_reg_1453;
wire   [0:0] and_ln102_177_fu_668_p2;
reg   [0:0] and_ln102_177_reg_1459;
reg   [0:0] and_ln102_177_reg_1459_pp0_iter4_reg;
wire   [0:0] and_ln104_27_fu_677_p2;
reg   [0:0] and_ln104_27_reg_1465;
wire   [0:0] and_ln102_180_fu_682_p2;
reg   [0:0] and_ln102_180_reg_1471;
wire   [0:0] and_ln102_186_fu_696_p2;
reg   [0:0] and_ln102_186_reg_1477;
wire   [0:0] or_ln117_138_fu_770_p2;
reg   [0:0] or_ln117_138_reg_1483;
wire   [3:0] select_ln117_153_fu_784_p3;
reg   [3:0] select_ln117_153_reg_1488;
wire   [0:0] and_ln102_181_fu_792_p2;
reg   [0:0] and_ln102_181_reg_1493;
wire   [0:0] and_ln104_30_fu_801_p2;
reg   [0:0] and_ln104_30_reg_1499;
reg   [0:0] and_ln104_30_reg_1499_pp0_iter5_reg;
reg   [0:0] and_ln104_30_reg_1499_pp0_iter6_reg;
wire   [0:0] and_ln102_187_fu_816_p2;
reg   [0:0] and_ln102_187_reg_1505;
wire   [0:0] or_ln117_143_fu_899_p2;
reg   [0:0] or_ln117_143_reg_1511;
wire   [4:0] select_ln117_159_fu_911_p3;
reg   [4:0] select_ln117_159_reg_1516;
wire   [0:0] or_ln117_145_fu_919_p2;
reg   [0:0] or_ln117_145_reg_1521;
wire   [0:0] or_ln117_149_fu_1007_p2;
reg   [0:0] or_ln117_149_reg_1529;
wire   [4:0] select_ln117_165_fu_1019_p3;
reg   [4:0] select_ln117_165_reg_1535;
wire   [0:0] or_ln117_151_fu_1041_p2;
reg   [0:0] or_ln117_151_reg_1540;
wire   [4:0] select_ln117_167_fu_1053_p3;
reg   [4:0] select_ln117_167_reg_1545;
wire    ap_block_pp0_stage0;
wire   [10:0] tmp_fu_336_p4;
wire   [0:0] xor_ln104_69_fu_484_p2;
wire   [0:0] xor_ln104_71_fu_498_p2;
wire   [0:0] and_ln102_189_fu_523_p2;
wire   [1:0] select_ln117_fu_528_p3;
wire   [0:0] xor_ln104_72_fu_553_p2;
wire   [0:0] and_ln102_190_fu_568_p2;
wire   [0:0] and_ln102_193_fu_581_p2;
wire   [0:0] and_ln102_191_fu_572_p2;
wire   [0:0] or_ln117_fu_590_p2;
wire   [2:0] zext_ln117_fu_595_p1;
wire   [0:0] and_ln102_192_fu_577_p2;
wire   [2:0] select_ln117_142_fu_598_p3;
wire   [0:0] or_ln117_130_fu_606_p2;
wire   [2:0] select_ln117_143_fu_611_p3;
wire   [0:0] or_ln117_131_fu_618_p2;
wire   [0:0] and_ln102_194_fu_585_p2;
wire   [2:0] select_ln117_144_fu_622_p3;
wire   [2:0] select_ln117_145_fu_636_p3;
wire   [0:0] or_ln117_132_fu_630_p2;
wire   [3:0] zext_ln117_15_fu_644_p1;
wire   [3:0] select_ln117_146_fu_648_p3;
wire   [0:0] xor_ln104_70_fu_672_p2;
wire   [0:0] xor_ln104_76_fu_687_p2;
wire   [0:0] and_ln102_196_fu_705_p2;
wire   [0:0] and_ln102_185_fu_692_p2;
wire   [0:0] and_ln102_195_fu_701_p2;
wire   [0:0] or_ln117_133_fu_720_p2;
wire   [0:0] and_ln102_197_fu_710_p2;
wire   [3:0] select_ln117_148_fu_725_p3;
wire   [0:0] or_ln117_135_fu_732_p2;
wire   [3:0] select_ln117_149_fu_737_p3;
wire   [0:0] or_ln117_136_fu_744_p2;
wire   [0:0] and_ln102_198_fu_715_p2;
wire   [3:0] select_ln117_150_fu_748_p3;
wire   [0:0] or_ln117_137_fu_756_p2;
wire   [3:0] select_ln117_151_fu_762_p3;
wire   [3:0] select_ln117_152_fu_776_p3;
wire   [0:0] xor_ln104_74_fu_796_p2;
wire   [0:0] xor_ln104_77_fu_806_p2;
wire   [0:0] and_ln102_199_fu_821_p2;
wire   [0:0] xor_ln104_78_fu_811_p2;
wire   [0:0] and_ln102_202_fu_835_p2;
wire   [0:0] and_ln102_200_fu_826_p2;
wire   [0:0] or_ln117_139_fu_845_p2;
wire   [4:0] zext_ln117_16_fu_850_p1;
wire   [0:0] and_ln102_201_fu_831_p2;
wire   [4:0] select_ln117_154_fu_853_p3;
wire   [0:0] or_ln117_140_fu_861_p2;
wire   [4:0] select_ln117_155_fu_866_p3;
wire   [0:0] or_ln117_141_fu_873_p2;
wire   [0:0] and_ln102_203_fu_840_p2;
wire   [4:0] select_ln117_156_fu_877_p3;
wire   [0:0] or_ln117_142_fu_885_p2;
wire   [4:0] select_ln117_157_fu_891_p3;
wire   [4:0] select_ln117_158_fu_903_p3;
wire   [0:0] xor_ln104_73_fu_923_p2;
wire   [0:0] and_ln102_204_fu_933_p2;
wire   [0:0] xor_ln104_79_fu_928_p2;
wire   [0:0] and_ln102_207_fu_947_p2;
wire   [0:0] and_ln102_205_fu_938_p2;
wire   [0:0] or_ln117_144_fu_957_p2;
wire   [0:0] and_ln102_206_fu_943_p2;
wire   [4:0] select_ln117_160_fu_962_p3;
wire   [0:0] or_ln117_146_fu_969_p2;
wire   [4:0] select_ln117_161_fu_974_p3;
wire   [0:0] or_ln117_147_fu_981_p2;
wire   [0:0] and_ln102_208_fu_952_p2;
wire   [4:0] select_ln117_162_fu_985_p3;
wire   [0:0] or_ln117_148_fu_993_p2;
wire   [4:0] select_ln117_163_fu_999_p3;
wire   [4:0] select_ln117_164_fu_1011_p3;
wire   [0:0] and_ln102_188_fu_1027_p2;
wire   [0:0] and_ln102_209_fu_1031_p2;
wire   [0:0] or_ln117_150_fu_1036_p2;
wire   [4:0] select_ln117_166_fu_1046_p3;
wire   [0:0] xor_ln104_80_fu_1061_p2;
wire   [0:0] and_ln102_210_fu_1066_p2;
wire   [0:0] and_ln102_211_fu_1071_p2;
wire   [0:0] or_ln117_152_fu_1076_p2;
wire   [11:0] agg_result_fu_1088_p61;
wire   [4:0] agg_result_fu_1088_p62;
wire   [11:0] agg_result_fu_1088_p63;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1088_p1;
wire   [4:0] agg_result_fu_1088_p3;
wire   [4:0] agg_result_fu_1088_p5;
wire   [4:0] agg_result_fu_1088_p7;
wire   [4:0] agg_result_fu_1088_p9;
wire   [4:0] agg_result_fu_1088_p11;
wire   [4:0] agg_result_fu_1088_p13;
wire   [4:0] agg_result_fu_1088_p15;
wire   [4:0] agg_result_fu_1088_p17;
wire   [4:0] agg_result_fu_1088_p19;
wire   [4:0] agg_result_fu_1088_p21;
wire   [4:0] agg_result_fu_1088_p23;
wire   [4:0] agg_result_fu_1088_p25;
wire   [4:0] agg_result_fu_1088_p27;
wire   [4:0] agg_result_fu_1088_p29;
wire  signed [4:0] agg_result_fu_1088_p31;
wire  signed [4:0] agg_result_fu_1088_p33;
wire  signed [4:0] agg_result_fu_1088_p35;
wire  signed [4:0] agg_result_fu_1088_p37;
wire  signed [4:0] agg_result_fu_1088_p39;
wire  signed [4:0] agg_result_fu_1088_p41;
wire  signed [4:0] agg_result_fu_1088_p43;
wire  signed [4:0] agg_result_fu_1088_p45;
wire  signed [4:0] agg_result_fu_1088_p47;
wire  signed [4:0] agg_result_fu_1088_p49;
wire  signed [4:0] agg_result_fu_1088_p51;
wire  signed [4:0] agg_result_fu_1088_p53;
wire  signed [4:0] agg_result_fu_1088_p55;
wire  signed [4:0] agg_result_fu_1088_p57;
wire  signed [4:0] agg_result_fu_1088_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_61_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h1 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h2 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h3 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h4 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h5 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h6 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h7 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h8 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h9 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'hA ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hB ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hC ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hD ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hE ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hF ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'h10 ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h11 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h12 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h13 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h14 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h15 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h16 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h17 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h18 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h19 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h1A ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1B ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1C ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1D ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1E ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_U133(
    .din0(12'd153),
    .din1(12'd55),
    .din2(12'd3915),
    .din3(12'd20),
    .din4(12'd404),
    .din5(12'd201),
    .din6(12'd272),
    .din7(12'd4076),
    .din8(12'd3698),
    .din9(12'd4035),
    .din10(12'd3862),
    .din11(12'd3665),
    .din12(12'd4070),
    .din13(12'd311),
    .din14(12'd3963),
    .din15(12'd3756),
    .din16(12'd1587),
    .din17(12'd77),
    .din18(12'd4016),
    .din19(12'd3743),
    .din20(12'd37),
    .din21(12'd3635),
    .din22(12'd717),
    .din23(12'd3979),
    .din24(12'd3849),
    .din25(12'd3613),
    .din26(12'd95),
    .din27(12'd3580),
    .din28(12'd3602),
    .din29(12'd3677),
    .def(agg_result_fu_1088_p61),
    .sel(agg_result_fu_1088_p62),
    .dout(agg_result_fu_1088_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_177_reg_1459 <= and_ln102_177_fu_668_p2;
        and_ln102_177_reg_1459_pp0_iter4_reg <= and_ln102_177_reg_1459;
        and_ln102_178_reg_1390 <= and_ln102_178_fu_494_p2;
        and_ln102_179_reg_1431 <= and_ln102_179_fu_549_p2;
        and_ln102_180_reg_1471 <= and_ln102_180_fu_682_p2;
        and_ln102_181_reg_1493 <= and_ln102_181_fu_792_p2;
        and_ln102_182_reg_1403 <= and_ln102_182_fu_508_p2;
        and_ln102_183_reg_1414 <= and_ln102_183_fu_518_p2;
        and_ln102_184_reg_1443 <= and_ln102_184_fu_563_p2;
        and_ln102_186_reg_1477 <= and_ln102_186_fu_696_p2;
        and_ln102_187_reg_1505 <= and_ln102_187_fu_816_p2;
        and_ln102_reg_1374 <= and_ln102_fu_478_p2;
        and_ln102_reg_1374_pp0_iter1_reg <= and_ln102_reg_1374;
        and_ln102_reg_1374_pp0_iter2_reg <= and_ln102_reg_1374_pp0_iter1_reg;
        and_ln104_27_reg_1465 <= and_ln104_27_fu_677_p2;
        and_ln104_28_reg_1398 <= and_ln104_28_fu_503_p2;
        and_ln104_29_reg_1437 <= and_ln104_29_fu_558_p2;
        and_ln104_29_reg_1437_pp0_iter3_reg <= and_ln104_29_reg_1437;
        and_ln104_30_reg_1499 <= and_ln104_30_fu_801_p2;
        and_ln104_30_reg_1499_pp0_iter5_reg <= and_ln104_30_reg_1499;
        and_ln104_30_reg_1499_pp0_iter6_reg <= and_ln104_30_reg_1499_pp0_iter5_reg;
        and_ln104_reg_1384 <= and_ln104_fu_489_p2;
        icmp_ln86_144_reg_1227 <= icmp_ln86_144_fu_306_p2;
        icmp_ln86_145_reg_1232 <= icmp_ln86_145_fu_312_p2;
        icmp_ln86_145_reg_1232_pp0_iter1_reg <= icmp_ln86_145_reg_1232;
        icmp_ln86_145_reg_1232_pp0_iter2_reg <= icmp_ln86_145_reg_1232_pp0_iter1_reg;
        icmp_ln86_146_reg_1238 <= icmp_ln86_146_fu_318_p2;
        icmp_ln86_147_reg_1244 <= icmp_ln86_147_fu_324_p2;
        icmp_ln86_147_reg_1244_pp0_iter1_reg <= icmp_ln86_147_reg_1244;
        icmp_ln86_148_reg_1250 <= icmp_ln86_148_fu_330_p2;
        icmp_ln86_148_reg_1250_pp0_iter1_reg <= icmp_ln86_148_reg_1250;
        icmp_ln86_148_reg_1250_pp0_iter2_reg <= icmp_ln86_148_reg_1250_pp0_iter1_reg;
        icmp_ln86_148_reg_1250_pp0_iter3_reg <= icmp_ln86_148_reg_1250_pp0_iter2_reg;
        icmp_ln86_148_reg_1250_pp0_iter4_reg <= icmp_ln86_148_reg_1250_pp0_iter3_reg;
        icmp_ln86_149_reg_1256 <= icmp_ln86_149_fu_346_p2;
        icmp_ln86_149_reg_1256_pp0_iter1_reg <= icmp_ln86_149_reg_1256;
        icmp_ln86_149_reg_1256_pp0_iter2_reg <= icmp_ln86_149_reg_1256_pp0_iter1_reg;
        icmp_ln86_149_reg_1256_pp0_iter3_reg <= icmp_ln86_149_reg_1256_pp0_iter2_reg;
        icmp_ln86_150_reg_1262 <= icmp_ln86_150_fu_352_p2;
        icmp_ln86_151_reg_1269 <= icmp_ln86_151_fu_358_p2;
        icmp_ln86_151_reg_1269_pp0_iter1_reg <= icmp_ln86_151_reg_1269;
        icmp_ln86_151_reg_1269_pp0_iter2_reg <= icmp_ln86_151_reg_1269_pp0_iter1_reg;
        icmp_ln86_152_reg_1275 <= icmp_ln86_152_fu_364_p2;
        icmp_ln86_152_reg_1275_pp0_iter1_reg <= icmp_ln86_152_reg_1275;
        icmp_ln86_152_reg_1275_pp0_iter2_reg <= icmp_ln86_152_reg_1275_pp0_iter1_reg;
        icmp_ln86_152_reg_1275_pp0_iter3_reg <= icmp_ln86_152_reg_1275_pp0_iter2_reg;
        icmp_ln86_153_reg_1281 <= icmp_ln86_153_fu_370_p2;
        icmp_ln86_153_reg_1281_pp0_iter1_reg <= icmp_ln86_153_reg_1281;
        icmp_ln86_153_reg_1281_pp0_iter2_reg <= icmp_ln86_153_reg_1281_pp0_iter1_reg;
        icmp_ln86_153_reg_1281_pp0_iter3_reg <= icmp_ln86_153_reg_1281_pp0_iter2_reg;
        icmp_ln86_154_reg_1287 <= icmp_ln86_154_fu_376_p2;
        icmp_ln86_154_reg_1287_pp0_iter1_reg <= icmp_ln86_154_reg_1287;
        icmp_ln86_154_reg_1287_pp0_iter2_reg <= icmp_ln86_154_reg_1287_pp0_iter1_reg;
        icmp_ln86_154_reg_1287_pp0_iter3_reg <= icmp_ln86_154_reg_1287_pp0_iter2_reg;
        icmp_ln86_154_reg_1287_pp0_iter4_reg <= icmp_ln86_154_reg_1287_pp0_iter3_reg;
        icmp_ln86_155_reg_1293 <= icmp_ln86_155_fu_382_p2;
        icmp_ln86_155_reg_1293_pp0_iter1_reg <= icmp_ln86_155_reg_1293;
        icmp_ln86_155_reg_1293_pp0_iter2_reg <= icmp_ln86_155_reg_1293_pp0_iter1_reg;
        icmp_ln86_155_reg_1293_pp0_iter3_reg <= icmp_ln86_155_reg_1293_pp0_iter2_reg;
        icmp_ln86_155_reg_1293_pp0_iter4_reg <= icmp_ln86_155_reg_1293_pp0_iter3_reg;
        icmp_ln86_155_reg_1293_pp0_iter5_reg <= icmp_ln86_155_reg_1293_pp0_iter4_reg;
        icmp_ln86_155_reg_1293_pp0_iter6_reg <= icmp_ln86_155_reg_1293_pp0_iter5_reg;
        icmp_ln86_156_reg_1299 <= icmp_ln86_156_fu_388_p2;
        icmp_ln86_157_reg_1304 <= icmp_ln86_157_fu_394_p2;
        icmp_ln86_157_reg_1304_pp0_iter1_reg <= icmp_ln86_157_reg_1304;
        icmp_ln86_158_reg_1309 <= icmp_ln86_158_fu_400_p2;
        icmp_ln86_158_reg_1309_pp0_iter1_reg <= icmp_ln86_158_reg_1309;
        icmp_ln86_159_reg_1314 <= icmp_ln86_159_fu_406_p2;
        icmp_ln86_159_reg_1314_pp0_iter1_reg <= icmp_ln86_159_reg_1314;
        icmp_ln86_160_reg_1319 <= icmp_ln86_160_fu_412_p2;
        icmp_ln86_160_reg_1319_pp0_iter1_reg <= icmp_ln86_160_reg_1319;
        icmp_ln86_160_reg_1319_pp0_iter2_reg <= icmp_ln86_160_reg_1319_pp0_iter1_reg;
        icmp_ln86_161_reg_1324 <= icmp_ln86_161_fu_418_p2;
        icmp_ln86_161_reg_1324_pp0_iter1_reg <= icmp_ln86_161_reg_1324;
        icmp_ln86_161_reg_1324_pp0_iter2_reg <= icmp_ln86_161_reg_1324_pp0_iter1_reg;
        icmp_ln86_162_reg_1329 <= icmp_ln86_162_fu_424_p2;
        icmp_ln86_162_reg_1329_pp0_iter1_reg <= icmp_ln86_162_reg_1329;
        icmp_ln86_162_reg_1329_pp0_iter2_reg <= icmp_ln86_162_reg_1329_pp0_iter1_reg;
        icmp_ln86_163_reg_1334 <= icmp_ln86_163_fu_430_p2;
        icmp_ln86_163_reg_1334_pp0_iter1_reg <= icmp_ln86_163_reg_1334;
        icmp_ln86_163_reg_1334_pp0_iter2_reg <= icmp_ln86_163_reg_1334_pp0_iter1_reg;
        icmp_ln86_163_reg_1334_pp0_iter3_reg <= icmp_ln86_163_reg_1334_pp0_iter2_reg;
        icmp_ln86_164_reg_1339 <= icmp_ln86_164_fu_436_p2;
        icmp_ln86_164_reg_1339_pp0_iter1_reg <= icmp_ln86_164_reg_1339;
        icmp_ln86_164_reg_1339_pp0_iter2_reg <= icmp_ln86_164_reg_1339_pp0_iter1_reg;
        icmp_ln86_164_reg_1339_pp0_iter3_reg <= icmp_ln86_164_reg_1339_pp0_iter2_reg;
        icmp_ln86_165_reg_1344 <= icmp_ln86_165_fu_442_p2;
        icmp_ln86_165_reg_1344_pp0_iter1_reg <= icmp_ln86_165_reg_1344;
        icmp_ln86_165_reg_1344_pp0_iter2_reg <= icmp_ln86_165_reg_1344_pp0_iter1_reg;
        icmp_ln86_165_reg_1344_pp0_iter3_reg <= icmp_ln86_165_reg_1344_pp0_iter2_reg;
        icmp_ln86_166_reg_1349 <= icmp_ln86_166_fu_448_p2;
        icmp_ln86_166_reg_1349_pp0_iter1_reg <= icmp_ln86_166_reg_1349;
        icmp_ln86_166_reg_1349_pp0_iter2_reg <= icmp_ln86_166_reg_1349_pp0_iter1_reg;
        icmp_ln86_166_reg_1349_pp0_iter3_reg <= icmp_ln86_166_reg_1349_pp0_iter2_reg;
        icmp_ln86_166_reg_1349_pp0_iter4_reg <= icmp_ln86_166_reg_1349_pp0_iter3_reg;
        icmp_ln86_167_reg_1354 <= icmp_ln86_167_fu_454_p2;
        icmp_ln86_167_reg_1354_pp0_iter1_reg <= icmp_ln86_167_reg_1354;
        icmp_ln86_167_reg_1354_pp0_iter2_reg <= icmp_ln86_167_reg_1354_pp0_iter1_reg;
        icmp_ln86_167_reg_1354_pp0_iter3_reg <= icmp_ln86_167_reg_1354_pp0_iter2_reg;
        icmp_ln86_167_reg_1354_pp0_iter4_reg <= icmp_ln86_167_reg_1354_pp0_iter3_reg;
        icmp_ln86_168_reg_1359 <= icmp_ln86_168_fu_460_p2;
        icmp_ln86_168_reg_1359_pp0_iter1_reg <= icmp_ln86_168_reg_1359;
        icmp_ln86_168_reg_1359_pp0_iter2_reg <= icmp_ln86_168_reg_1359_pp0_iter1_reg;
        icmp_ln86_168_reg_1359_pp0_iter3_reg <= icmp_ln86_168_reg_1359_pp0_iter2_reg;
        icmp_ln86_168_reg_1359_pp0_iter4_reg <= icmp_ln86_168_reg_1359_pp0_iter3_reg;
        icmp_ln86_169_reg_1364 <= icmp_ln86_169_fu_466_p2;
        icmp_ln86_169_reg_1364_pp0_iter1_reg <= icmp_ln86_169_reg_1364;
        icmp_ln86_169_reg_1364_pp0_iter2_reg <= icmp_ln86_169_reg_1364_pp0_iter1_reg;
        icmp_ln86_169_reg_1364_pp0_iter3_reg <= icmp_ln86_169_reg_1364_pp0_iter2_reg;
        icmp_ln86_169_reg_1364_pp0_iter4_reg <= icmp_ln86_169_reg_1364_pp0_iter3_reg;
        icmp_ln86_169_reg_1364_pp0_iter5_reg <= icmp_ln86_169_reg_1364_pp0_iter4_reg;
        icmp_ln86_170_reg_1369 <= icmp_ln86_170_fu_472_p2;
        icmp_ln86_170_reg_1369_pp0_iter1_reg <= icmp_ln86_170_reg_1369;
        icmp_ln86_170_reg_1369_pp0_iter2_reg <= icmp_ln86_170_reg_1369_pp0_iter1_reg;
        icmp_ln86_170_reg_1369_pp0_iter3_reg <= icmp_ln86_170_reg_1369_pp0_iter2_reg;
        icmp_ln86_170_reg_1369_pp0_iter4_reg <= icmp_ln86_170_reg_1369_pp0_iter3_reg;
        icmp_ln86_170_reg_1369_pp0_iter5_reg <= icmp_ln86_170_reg_1369_pp0_iter4_reg;
        icmp_ln86_170_reg_1369_pp0_iter6_reg <= icmp_ln86_170_reg_1369_pp0_iter5_reg;
        icmp_ln86_reg_1216 <= icmp_ln86_fu_300_p2;
        icmp_ln86_reg_1216_pp0_iter1_reg <= icmp_ln86_reg_1216;
        icmp_ln86_reg_1216_pp0_iter2_reg <= icmp_ln86_reg_1216_pp0_iter1_reg;
        icmp_ln86_reg_1216_pp0_iter3_reg <= icmp_ln86_reg_1216_pp0_iter2_reg;
        or_ln117_134_reg_1453 <= or_ln117_134_fu_663_p2;
        or_ln117_138_reg_1483 <= or_ln117_138_fu_770_p2;
        or_ln117_143_reg_1511 <= or_ln117_143_fu_899_p2;
        or_ln117_145_reg_1521 <= or_ln117_145_fu_919_p2;
        or_ln117_149_reg_1529 <= or_ln117_149_fu_1007_p2;
        or_ln117_151_reg_1540 <= or_ln117_151_fu_1041_p2;
        select_ln117_141_reg_1420 <= select_ln117_141_fu_536_p3;
        select_ln117_147_reg_1448 <= select_ln117_147_fu_656_p3;
        select_ln117_153_reg_1488 <= select_ln117_153_fu_784_p3;
        select_ln117_159_reg_1516 <= select_ln117_159_fu_911_p3;
        select_ln117_165_reg_1535 <= select_ln117_165_fu_1019_p3;
        select_ln117_167_reg_1545 <= select_ln117_167_fu_1053_p3;
        xor_ln104_75_reg_1408 <= xor_ln104_75_fu_513_p2;
        xor_ln104_reg_1425 <= xor_ln104_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign agg_result_fu_1088_p61 = 'bx;

assign agg_result_fu_1088_p62 = ((or_ln117_152_fu_1076_p2[0:0] == 1'b1) ? select_ln117_167_reg_1545 : 5'd30);

assign and_ln102_177_fu_668_p2 = (xor_ln104_reg_1425 & icmp_ln86_145_reg_1232_pp0_iter2_reg);

assign and_ln102_178_fu_494_p2 = (icmp_ln86_146_reg_1238 & and_ln102_reg_1374);

assign and_ln102_179_fu_549_p2 = (icmp_ln86_147_reg_1244_pp0_iter1_reg & and_ln104_reg_1384);

assign and_ln102_180_fu_682_p2 = (icmp_ln86_148_reg_1250_pp0_iter2_reg & and_ln102_177_fu_668_p2);

assign and_ln102_181_fu_792_p2 = (icmp_ln86_149_reg_1256_pp0_iter3_reg & and_ln104_27_reg_1465);

assign and_ln102_182_fu_508_p2 = (icmp_ln86_150_reg_1262 & and_ln102_178_fu_494_p2);

assign and_ln102_183_fu_518_p2 = (icmp_ln86_150_reg_1262 & and_ln104_28_fu_503_p2);

assign and_ln102_184_fu_563_p2 = (icmp_ln86_151_reg_1269_pp0_iter1_reg & and_ln102_179_fu_549_p2);

assign and_ln102_185_fu_692_p2 = (icmp_ln86_152_reg_1275_pp0_iter2_reg & and_ln104_29_reg_1437);

assign and_ln102_186_fu_696_p2 = (icmp_ln86_153_reg_1281_pp0_iter2_reg & and_ln102_180_fu_682_p2);

assign and_ln102_187_fu_816_p2 = (icmp_ln86_154_reg_1287_pp0_iter3_reg & and_ln102_181_fu_792_p2);

assign and_ln102_188_fu_1027_p2 = (icmp_ln86_155_reg_1293_pp0_iter5_reg & and_ln104_30_reg_1499_pp0_iter5_reg);

assign and_ln102_189_fu_523_p2 = (icmp_ln86_156_reg_1299 & and_ln102_182_fu_508_p2);

assign and_ln102_190_fu_568_p2 = (xor_ln104_75_reg_1408 & icmp_ln86_157_reg_1304_pp0_iter1_reg);

assign and_ln102_191_fu_572_p2 = (and_ln102_190_fu_568_p2 & and_ln102_178_reg_1390);

assign and_ln102_192_fu_577_p2 = (icmp_ln86_158_reg_1309_pp0_iter1_reg & and_ln102_183_reg_1414);

assign and_ln102_193_fu_581_p2 = (xor_ln104_75_reg_1408 & icmp_ln86_159_reg_1314_pp0_iter1_reg);

assign and_ln102_194_fu_585_p2 = (and_ln104_28_reg_1398 & and_ln102_193_fu_581_p2);

assign and_ln102_195_fu_701_p2 = (icmp_ln86_160_reg_1319_pp0_iter2_reg & and_ln102_184_reg_1443);

assign and_ln102_196_fu_705_p2 = (xor_ln104_76_fu_687_p2 & icmp_ln86_161_reg_1324_pp0_iter2_reg);

assign and_ln102_197_fu_710_p2 = (and_ln102_196_fu_705_p2 & and_ln102_179_reg_1431);

assign and_ln102_198_fu_715_p2 = (icmp_ln86_162_reg_1329_pp0_iter2_reg & and_ln102_185_fu_692_p2);

assign and_ln102_199_fu_821_p2 = (xor_ln104_77_fu_806_p2 & icmp_ln86_163_reg_1334_pp0_iter3_reg);

assign and_ln102_200_fu_826_p2 = (and_ln104_29_reg_1437_pp0_iter3_reg & and_ln102_199_fu_821_p2);

assign and_ln102_201_fu_831_p2 = (icmp_ln86_164_reg_1339_pp0_iter3_reg & and_ln102_186_reg_1477);

assign and_ln102_202_fu_835_p2 = (xor_ln104_78_fu_811_p2 & icmp_ln86_165_reg_1344_pp0_iter3_reg);

assign and_ln102_203_fu_840_p2 = (and_ln102_202_fu_835_p2 & and_ln102_180_reg_1471);

assign and_ln102_204_fu_933_p2 = (xor_ln104_73_fu_923_p2 & icmp_ln86_166_reg_1349_pp0_iter4_reg);

assign and_ln102_205_fu_938_p2 = (and_ln102_204_fu_933_p2 & and_ln102_177_reg_1459_pp0_iter4_reg);

assign and_ln102_206_fu_943_p2 = (icmp_ln86_167_reg_1354_pp0_iter4_reg & and_ln102_187_reg_1505);

assign and_ln102_207_fu_947_p2 = (xor_ln104_79_fu_928_p2 & icmp_ln86_168_reg_1359_pp0_iter4_reg);

assign and_ln102_208_fu_952_p2 = (and_ln102_207_fu_947_p2 & and_ln102_181_reg_1493);

assign and_ln102_209_fu_1031_p2 = (icmp_ln86_169_reg_1364_pp0_iter5_reg & and_ln102_188_fu_1027_p2);

assign and_ln102_210_fu_1066_p2 = (xor_ln104_80_fu_1061_p2 & icmp_ln86_170_reg_1369_pp0_iter6_reg);

assign and_ln102_211_fu_1071_p2 = (and_ln104_30_reg_1499_pp0_iter6_reg & and_ln102_210_fu_1066_p2);

assign and_ln102_fu_478_p2 = (icmp_ln86_fu_300_p2 & icmp_ln86_144_fu_306_p2);

assign and_ln104_27_fu_677_p2 = (xor_ln104_reg_1425 & xor_ln104_70_fu_672_p2);

assign and_ln104_28_fu_503_p2 = (xor_ln104_71_fu_498_p2 & and_ln102_reg_1374);

assign and_ln104_29_fu_558_p2 = (xor_ln104_72_fu_553_p2 & and_ln104_reg_1384);

assign and_ln104_30_fu_801_p2 = (xor_ln104_74_fu_796_p2 & and_ln104_27_reg_1465);

assign and_ln104_fu_489_p2 = (xor_ln104_69_fu_484_p2 & icmp_ln86_reg_1216);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1088_p63;

assign icmp_ln86_144_fu_306_p2 = (($signed(x_15_val_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_145_fu_312_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262068)) ? 1'b1 : 1'b0);

assign icmp_ln86_146_fu_318_p2 = (($signed(x_14_val_int_reg) < $signed(18'd59)) ? 1'b1 : 1'b0);

assign icmp_ln86_147_fu_324_p2 = (($signed(x_2_val_int_reg) < $signed(18'd134)) ? 1'b1 : 1'b0);

assign icmp_ln86_148_fu_330_p2 = (($signed(x_14_val_int_reg) < $signed(18'd265)) ? 1'b1 : 1'b0);

assign icmp_ln86_149_fu_346_p2 = (($signed(tmp_fu_336_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_150_fu_352_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_151_fu_358_p2 = (($signed(x_15_val_int_reg) < $signed(18'd737)) ? 1'b1 : 1'b0);

assign icmp_ln86_152_fu_364_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261956)) ? 1'b1 : 1'b0);

assign icmp_ln86_153_fu_370_p2 = (($signed(x_2_val_int_reg) < $signed(18'd107)) ? 1'b1 : 1'b0);

assign icmp_ln86_154_fu_376_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261181)) ? 1'b1 : 1'b0);

assign icmp_ln86_155_fu_382_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261556)) ? 1'b1 : 1'b0);

assign icmp_ln86_156_fu_388_p2 = (($signed(x_0_val_int_reg) < $signed(18'd1379)) ? 1'b1 : 1'b0);

assign icmp_ln86_157_fu_394_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261076)) ? 1'b1 : 1'b0);

assign icmp_ln86_158_fu_400_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261974)) ? 1'b1 : 1'b0);

assign icmp_ln86_159_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd121)) ? 1'b1 : 1'b0);

assign icmp_ln86_160_fu_412_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261473)) ? 1'b1 : 1'b0);

assign icmp_ln86_161_fu_418_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1493)) ? 1'b1 : 1'b0);

assign icmp_ln86_162_fu_424_p2 = (($signed(x_1_val_int_reg) < $signed(18'd647)) ? 1'b1 : 1'b0);

assign icmp_ln86_163_fu_430_p2 = (($signed(x_14_val_int_reg) < $signed(18'd118)) ? 1'b1 : 1'b0);

assign icmp_ln86_164_fu_436_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260644)) ? 1'b1 : 1'b0);

assign icmp_ln86_165_fu_442_p2 = (($signed(x_14_val_int_reg) < $signed(18'd120)) ? 1'b1 : 1'b0);

assign icmp_ln86_166_fu_448_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261852)) ? 1'b1 : 1'b0);

assign icmp_ln86_167_fu_454_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262118)) ? 1'b1 : 1'b0);

assign icmp_ln86_168_fu_460_p2 = (($signed(x_15_val_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_169_fu_466_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261877)) ? 1'b1 : 1'b0);

assign icmp_ln86_170_fu_472_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261529)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_300_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262042)) ? 1'b1 : 1'b0);

assign or_ln117_130_fu_606_p2 = (and_ln102_192_fu_577_p2 | and_ln102_178_reg_1390);

assign or_ln117_131_fu_618_p2 = (and_ln102_183_reg_1414 | and_ln102_178_reg_1390);

assign or_ln117_132_fu_630_p2 = (or_ln117_131_fu_618_p2 | and_ln102_194_fu_585_p2);

assign or_ln117_133_fu_720_p2 = (and_ln102_reg_1374_pp0_iter2_reg | and_ln102_195_fu_701_p2);

assign or_ln117_134_fu_663_p2 = (and_ln102_reg_1374_pp0_iter1_reg | and_ln102_184_fu_563_p2);

assign or_ln117_135_fu_732_p2 = (or_ln117_134_reg_1453 | and_ln102_197_fu_710_p2);

assign or_ln117_136_fu_744_p2 = (and_ln102_reg_1374_pp0_iter2_reg | and_ln102_179_reg_1431);

assign or_ln117_137_fu_756_p2 = (or_ln117_136_fu_744_p2 | and_ln102_198_fu_715_p2);

assign or_ln117_138_fu_770_p2 = (or_ln117_136_fu_744_p2 | and_ln102_185_fu_692_p2);

assign or_ln117_139_fu_845_p2 = (or_ln117_138_reg_1483 | and_ln102_200_fu_826_p2);

assign or_ln117_140_fu_861_p2 = (icmp_ln86_reg_1216_pp0_iter3_reg | and_ln102_201_fu_831_p2);

assign or_ln117_141_fu_873_p2 = (icmp_ln86_reg_1216_pp0_iter3_reg | and_ln102_186_reg_1477);

assign or_ln117_142_fu_885_p2 = (or_ln117_141_fu_873_p2 | and_ln102_203_fu_840_p2);

assign or_ln117_143_fu_899_p2 = (icmp_ln86_reg_1216_pp0_iter3_reg | and_ln102_180_reg_1471);

assign or_ln117_144_fu_957_p2 = (or_ln117_143_reg_1511 | and_ln102_205_fu_938_p2);

assign or_ln117_145_fu_919_p2 = (icmp_ln86_reg_1216_pp0_iter3_reg | and_ln102_177_reg_1459);

assign or_ln117_146_fu_969_p2 = (or_ln117_145_reg_1521 | and_ln102_206_fu_943_p2);

assign or_ln117_147_fu_981_p2 = (or_ln117_145_reg_1521 | and_ln102_187_reg_1505);

assign or_ln117_148_fu_993_p2 = (or_ln117_147_fu_981_p2 | and_ln102_208_fu_952_p2);

assign or_ln117_149_fu_1007_p2 = (or_ln117_145_reg_1521 | and_ln102_181_reg_1493);

assign or_ln117_150_fu_1036_p2 = (or_ln117_149_reg_1529 | and_ln102_209_fu_1031_p2);

assign or_ln117_151_fu_1041_p2 = (or_ln117_149_reg_1529 | and_ln102_188_fu_1027_p2);

assign or_ln117_152_fu_1076_p2 = (or_ln117_151_reg_1540 | and_ln102_211_fu_1071_p2);

assign or_ln117_fu_590_p2 = (and_ln102_191_fu_572_p2 | and_ln102_182_reg_1403);

assign select_ln117_141_fu_536_p3 = ((and_ln102_182_fu_508_p2[0:0] == 1'b1) ? select_ln117_fu_528_p3 : 2'd3);

assign select_ln117_142_fu_598_p3 = ((or_ln117_fu_590_p2[0:0] == 1'b1) ? zext_ln117_fu_595_p1 : 3'd4);

assign select_ln117_143_fu_611_p3 = ((and_ln102_178_reg_1390[0:0] == 1'b1) ? select_ln117_142_fu_598_p3 : 3'd5);

assign select_ln117_144_fu_622_p3 = ((or_ln117_130_fu_606_p2[0:0] == 1'b1) ? select_ln117_143_fu_611_p3 : 3'd6);

assign select_ln117_145_fu_636_p3 = ((or_ln117_131_fu_618_p2[0:0] == 1'b1) ? select_ln117_144_fu_622_p3 : 3'd7);

assign select_ln117_146_fu_648_p3 = ((or_ln117_132_fu_630_p2[0:0] == 1'b1) ? zext_ln117_15_fu_644_p1 : 4'd8);

assign select_ln117_147_fu_656_p3 = ((and_ln102_reg_1374_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_146_fu_648_p3 : 4'd9);

assign select_ln117_148_fu_725_p3 = ((or_ln117_133_fu_720_p2[0:0] == 1'b1) ? select_ln117_147_reg_1448 : 4'd10);

assign select_ln117_149_fu_737_p3 = ((or_ln117_134_reg_1453[0:0] == 1'b1) ? select_ln117_148_fu_725_p3 : 4'd11);

assign select_ln117_150_fu_748_p3 = ((or_ln117_135_fu_732_p2[0:0] == 1'b1) ? select_ln117_149_fu_737_p3 : 4'd12);

assign select_ln117_151_fu_762_p3 = ((or_ln117_136_fu_744_p2[0:0] == 1'b1) ? select_ln117_150_fu_748_p3 : 4'd13);

assign select_ln117_152_fu_776_p3 = ((or_ln117_137_fu_756_p2[0:0] == 1'b1) ? select_ln117_151_fu_762_p3 : 4'd14);

assign select_ln117_153_fu_784_p3 = ((or_ln117_138_fu_770_p2[0:0] == 1'b1) ? select_ln117_152_fu_776_p3 : 4'd15);

assign select_ln117_154_fu_853_p3 = ((or_ln117_139_fu_845_p2[0:0] == 1'b1) ? zext_ln117_16_fu_850_p1 : 5'd16);

assign select_ln117_155_fu_866_p3 = ((icmp_ln86_reg_1216_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_154_fu_853_p3 : 5'd17);

assign select_ln117_156_fu_877_p3 = ((or_ln117_140_fu_861_p2[0:0] == 1'b1) ? select_ln117_155_fu_866_p3 : 5'd18);

assign select_ln117_157_fu_891_p3 = ((or_ln117_141_fu_873_p2[0:0] == 1'b1) ? select_ln117_156_fu_877_p3 : 5'd19);

assign select_ln117_158_fu_903_p3 = ((or_ln117_142_fu_885_p2[0:0] == 1'b1) ? select_ln117_157_fu_891_p3 : 5'd20);

assign select_ln117_159_fu_911_p3 = ((or_ln117_143_fu_899_p2[0:0] == 1'b1) ? select_ln117_158_fu_903_p3 : 5'd21);

assign select_ln117_160_fu_962_p3 = ((or_ln117_144_fu_957_p2[0:0] == 1'b1) ? select_ln117_159_reg_1516 : 5'd22);

assign select_ln117_161_fu_974_p3 = ((or_ln117_145_reg_1521[0:0] == 1'b1) ? select_ln117_160_fu_962_p3 : 5'd23);

assign select_ln117_162_fu_985_p3 = ((or_ln117_146_fu_969_p2[0:0] == 1'b1) ? select_ln117_161_fu_974_p3 : 5'd24);

assign select_ln117_163_fu_999_p3 = ((or_ln117_147_fu_981_p2[0:0] == 1'b1) ? select_ln117_162_fu_985_p3 : 5'd25);

assign select_ln117_164_fu_1011_p3 = ((or_ln117_148_fu_993_p2[0:0] == 1'b1) ? select_ln117_163_fu_999_p3 : 5'd26);

assign select_ln117_165_fu_1019_p3 = ((or_ln117_149_fu_1007_p2[0:0] == 1'b1) ? select_ln117_164_fu_1011_p3 : 5'd27);

assign select_ln117_166_fu_1046_p3 = ((or_ln117_150_fu_1036_p2[0:0] == 1'b1) ? select_ln117_165_reg_1535 : 5'd28);

assign select_ln117_167_fu_1053_p3 = ((or_ln117_151_fu_1041_p2[0:0] == 1'b1) ? select_ln117_166_fu_1046_p3 : 5'd29);

assign select_ln117_fu_528_p3 = ((and_ln102_189_fu_523_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign tmp_fu_336_p4 = {{x_14_val_int_reg[17:7]}};

assign xor_ln104_69_fu_484_p2 = (icmp_ln86_144_reg_1227 ^ 1'd1);

assign xor_ln104_70_fu_672_p2 = (icmp_ln86_145_reg_1232_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_71_fu_498_p2 = (icmp_ln86_146_reg_1238 ^ 1'd1);

assign xor_ln104_72_fu_553_p2 = (icmp_ln86_147_reg_1244_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_73_fu_923_p2 = (icmp_ln86_148_reg_1250_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_74_fu_796_p2 = (icmp_ln86_149_reg_1256_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_75_fu_513_p2 = (icmp_ln86_150_reg_1262 ^ 1'd1);

assign xor_ln104_76_fu_687_p2 = (icmp_ln86_151_reg_1269_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_77_fu_806_p2 = (icmp_ln86_152_reg_1275_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_78_fu_811_p2 = (icmp_ln86_153_reg_1281_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_79_fu_928_p2 = (icmp_ln86_154_reg_1287_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_80_fu_1061_p2 = (icmp_ln86_155_reg_1293_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_544_p2 = (icmp_ln86_reg_1216_pp0_iter1_reg ^ 1'd1);

assign zext_ln117_15_fu_644_p1 = select_ln117_145_fu_636_p3;

assign zext_ln117_16_fu_850_p1 = select_ln117_153_reg_1488;

assign zext_ln117_fu_595_p1 = select_ln117_141_reg_1420;

endmodule //my_prj_decision_function_94
