{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572905071778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572905071779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 19:04:31 2019 " "Processing started: Mon Nov  4 19:04:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572905071779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905071779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad4 -c Actividad4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad4 -c Actividad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905071779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572905072319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572905072320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shiftadd.v 1 1 " "Found 1 design units, including 1 entities, in source file Shiftadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftadd " "Found entity 1: shiftadd" {  } { { "Shiftadd.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Shiftadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registro.v 1 1 " "Found 1 design units, including 1 entities, in source file Registro.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "Registro.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Registro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.v 1 1 " "Found 1 design units, including 1 entities, in source file C.v" { { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D.v 1 1 " "Found 1 design units, including 1 entities, in source file D.v" { { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "D.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Bin2BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "Bin2BCD.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD2HEX.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD2HEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2hex " "Found entity 1: bcd2hex" {  } { { "BCD2HEX.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/BCD2HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B.v 1 1 " "Found 1 design units, including 1 entities, in source file B.v" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A.v 1 1 " "Found 1 design units, including 1 entities, in source file A.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/sopc4.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/sopc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4 " "Found entity 1: sopc4" {  } { { "sopc4/synthesis/sopc4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc4/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_irq_mapper " "Found entity 1: sopc4_irq_mapper" {  } { { "sopc4/synthesis/submodules/sopc4_irq_mapper.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0 " "Found entity 1: sopc4_mm_interconnect_0" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc4_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc4_mm_interconnect_0_rsp_mux_001" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085952 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_mux " "Found entity 1: sopc4_mm_interconnect_0_rsp_mux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sopc4_mm_interconnect_0_rsp_demux_002" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_demux " "Found entity 1: sopc4_mm_interconnect_0_rsp_demux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sopc4_mm_interconnect_0_cmd_mux_002" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_mux " "Found entity 1: sopc4_mm_interconnect_0_cmd_mux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc4_mm_interconnect_0_cmd_demux_001" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_demux " "Found entity 1: sopc4_mm_interconnect_0_cmd_demux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085966 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_004_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_004_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085972 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router_004 " "Found entity 2: sopc4_mm_interconnect_0_router_004" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_002_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085974 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router_002 " "Found entity 2: sopc4_mm_interconnect_0_router_002" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_001_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085975 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router_001 " "Found entity 2: sopc4_mm_interconnect_0_router_001" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572905085976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085977 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router " "Found entity 2: sopc4_mm_interconnect_0_router" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_timer " "Found entity 1: sopc4_timer" {  } { { "sopc4/synthesis/submodules/sopc4_timer.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_sysid " "Found entity 1: sopc4_sysid" {  } { { "sopc4/synthesis/submodules/sopc4_sysid.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_out0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_out0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_out0 " "Found entity 1: sopc4_out0" {  } { { "sopc4/synthesis/submodules/sopc4_out0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_out0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_memory " "Found entity 1: sopc4_memory" {  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc4/synthesis/submodules/sopc4_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_jtag_sim_scfifo_w " "Found entity 1: sopc4_jtag_sim_scfifo_w" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085995 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_jtag_scfifo_w " "Found entity 2: sopc4_jtag_scfifo_w" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085995 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc4_jtag_sim_scfifo_r " "Found entity 3: sopc4_jtag_sim_scfifo_r" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085995 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc4_jtag_scfifo_r " "Found entity 4: sopc4_jtag_scfifo_r" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085995 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc4_jtag " "Found entity 5: sopc4_jtag" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_in0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_in0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_in0 " "Found entity 1: sopc4_in0" {  } { { "sopc4/synthesis/submodules/sopc4_in0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_in0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu " "Found entity 1: sopc4_cpu" {  } { { "sopc4/synthesis/submodules/sopc4_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905085997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905085997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_ic_data_module " "Found entity 1: sopc4_cpu_cpu_ic_data_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_cpu_cpu_ic_tag_module " "Found entity 2: sopc4_cpu_cpu_ic_tag_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc4_cpu_cpu_bht_module " "Found entity 3: sopc4_cpu_cpu_bht_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc4_cpu_cpu_register_bank_a_module " "Found entity 4: sopc4_cpu_cpu_register_bank_a_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc4_cpu_cpu_register_bank_b_module " "Found entity 5: sopc4_cpu_cpu_register_bank_b_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc4_cpu_cpu_dc_tag_module " "Found entity 6: sopc4_cpu_cpu_dc_tag_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc4_cpu_cpu_dc_data_module " "Found entity 7: sopc4_cpu_cpu_dc_data_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc4_cpu_cpu_dc_victim_module " "Found entity 8: sopc4_cpu_cpu_dc_victim_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc4_cpu_cpu_nios2_oci_debug " "Found entity 9: sopc4_cpu_cpu_nios2_oci_debug" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc4_cpu_cpu_nios2_oci_break " "Found entity 10: sopc4_cpu_cpu_nios2_oci_break" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc4_cpu_cpu_nios2_oci_xbrk " "Found entity 11: sopc4_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc4_cpu_cpu_nios2_oci_dbrk " "Found entity 12: sopc4_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc4_cpu_cpu_nios2_oci_itrace " "Found entity 13: sopc4_cpu_cpu_nios2_oci_itrace" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc4_cpu_cpu_nios2_oci_td_mode " "Found entity 14: sopc4_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc4_cpu_cpu_nios2_oci_dtrace " "Found entity 15: sopc4_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc4_cpu_cpu_nios2_oci_fifo " "Found entity 19: sopc4_cpu_cpu_nios2_oci_fifo" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc4_cpu_cpu_nios2_oci_pib " "Found entity 20: sopc4_cpu_cpu_nios2_oci_pib" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc4_cpu_cpu_nios2_oci_im " "Found entity 21: sopc4_cpu_cpu_nios2_oci_im" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc4_cpu_cpu_nios2_performance_monitors " "Found entity 22: sopc4_cpu_cpu_nios2_performance_monitors" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc4_cpu_cpu_nios2_avalon_reg " "Found entity 23: sopc4_cpu_cpu_nios2_avalon_reg" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc4_cpu_cpu_ociram_sp_ram_module " "Found entity 24: sopc4_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc4_cpu_cpu_nios2_ocimem " "Found entity 25: sopc4_cpu_cpu_nios2_ocimem" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc4_cpu_cpu_nios2_oci " "Found entity 26: sopc4_cpu_cpu_nios2_oci" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc4_cpu_cpu " "Found entity 27: sopc4_cpu_cpu" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905087058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc4_cpu_cpu_debug_slave_wrapper" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905087061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc4_cpu_cpu_debug_slave_sysclk" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905087063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_debug_slave_tck " "Found entity 1: sopc4_cpu_cpu_debug_slave_tck" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905087064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_mult_cell " "Found entity 1: sopc4_cpu_cpu_mult_cell" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905087066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_test_bench " "Found entity 1: sopc4_cpu_cpu_test_bench" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905087068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Actividad4.v 1 1 " "Using design file Actividad4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Actividad4 " "Found entity 1: Actividad4" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905087212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572905087212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Actividad4 " "Elaborating entity \"Actividad4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572905087216 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Actividad4.v(18) " "Output port \"HEX3\" at Actividad4.v(18) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572905087220 "|Actividad4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Actividad4.v(19) " "Output port \"HEX4\" at Actividad4.v(19) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572905087220 "|Actividad4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Actividad4.v(20) " "Output port \"HEX5\" at Actividad4.v(20) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572905087220 "|Actividad4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Actividad4.v(26) " "Output port \"LEDR\[9..8\]\" at Actividad4.v(26) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572905087220 "|Actividad4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:r1 " "Elaborating entity \"registro\" for hierarchy \"registro:r1\"" {  } { { "Actividad4.v" "r1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C C:c1 " "Elaborating entity \"C\" for hierarchy \"C:c1\"" {  } { { "Actividad4.v" "c1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B C:c1\|B:b1 " "Elaborating entity \"B\" for hierarchy \"C:c1\|B:b1\"" {  } { { "C.v" "b1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A C:c1\|B:b1\|A:a1 " "Elaborating entity \"A\" for hierarchy \"C:c1\|B:b1\|A:a1\"" {  } { { "B.v" "a1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/B.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D C:c1\|D:d1 " "Elaborating entity \"D\" for hierarchy \"C:c1\|D:d1\"" {  } { { "C.v" "d1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4 sopc4:sopc " "Elaborating entity \"sopc4\" for hierarchy \"sopc4:sopc\"" {  } { { "Actividad4.v" "sopc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu sopc4:sopc\|sopc4_cpu:cpu " "Elaborating entity \"sopc4_cpu\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\"" {  } { { "sopc4/synthesis/sopc4.v" "cpu" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu " "Elaborating entity \"sopc4_cpu_cpu\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu.v" "cpu" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905087430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_test_bench sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_test_bench:the_sopc4_cpu_cpu_test_bench " "Elaborating entity \"sopc4_cpu_cpu_test_bench\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_test_bench:the_sopc4_cpu_cpu_test_bench\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_test_bench" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_ic_data_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data " "Elaborating entity \"sopc4_cpu_cpu_ic_data_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_ic_data" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905088505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905088505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_ic_tag_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag " "Elaborating entity \"sopc4_cpu_cpu_ic_tag_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_ic_tag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905088724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905088724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_bht_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht " "Elaborating entity \"sopc4_cpu_cpu_bht_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_bht" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905088914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905088914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905088915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_register_bank_a_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a " "Elaborating entity \"sopc4_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_register_bank_a" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905089130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905089130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_register_bank_b_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_b_module:sopc4_cpu_cpu_register_bank_b " "Elaborating entity \"sopc4_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_b_module:sopc4_cpu_cpu_register_bank_b\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_register_bank_b" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_mult_cell sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell " "Elaborating entity \"sopc4_cpu_cpu_mult_cell\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_mult_cell" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905089355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905089355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905089863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_dc_tag_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag " "Elaborating entity \"sopc4_cpu_cpu_dc_tag_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_dc_tag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905090563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905090563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_dc_data_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data " "Elaborating entity \"sopc4_cpu_cpu_dc_data_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_dc_data" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905090785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905090785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_dc_victim_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim " "Elaborating entity \"sopc4_cpu_cpu_dc_victim_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_dc_victim" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905090935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905091023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905091023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_debug sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_debug" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_break sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_break:the_sopc4_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_break:the_sopc4_cpu_cpu_nios2_oci_break\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_break" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_xbrk sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_xbrk:the_sopc4_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_xbrk:the_sopc4_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_xbrk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_dbrk sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dbrk:the_sopc4_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dbrk:the_sopc4_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_dbrk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_itrace sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_itrace:the_sopc4_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_itrace:the_sopc4_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_itrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_dtrace sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_dtrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_td_mode sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace\|sopc4_cpu_cpu_nios2_oci_td_mode:sopc4_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace\|sopc4_cpu_cpu_nios2_oci_td_mode:sopc4_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_fifo sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_fifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905091995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_pib sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_pib:the_sopc4_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_pib:the_sopc4_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_pib" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_im sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_im:the_sopc4_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_im:the_sopc4_cpu_cpu_nios2_oci_im\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_im" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_avalon_reg sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_avalon_reg:the_sopc4_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc4_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_avalon_reg:the_sopc4_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_avalon_reg" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_ocimem sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc4_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_ocimem" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_ociram_sp_ram_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc4_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_ociram_sp_ram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905092902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905092902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_debug_slave_wrapper sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc4_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_debug_slave_wrapper" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_debug_slave_tck sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_tck:the_sopc4_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc4_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_tck:the_sopc4_cpu_cpu_debug_slave_tck\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "the_sopc4_cpu_cpu_debug_slave_tck" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_debug_slave_sysclk sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_sysclk:the_sopc4_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc4_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_sysclk:the_sopc4_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "the_sopc4_cpu_cpu_debug_slave_sysclk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905092998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "sopc4_cpu_cpu_debug_slave_phy" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905093055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905093060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905093797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_in0 sopc4:sopc\|sopc4_in0:in0 " "Elaborating entity \"sopc4_in0\" for hierarchy \"sopc4:sopc\|sopc4_in0:in0\"" {  } { { "sopc4/synthesis/sopc4.v" "in0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_jtag sopc4:sopc\|sopc4_jtag:jtag " "Elaborating entity \"sopc4_jtag\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\"" {  } { { "sopc4/synthesis/sopc4.v" "jtag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_jtag_scfifo_w sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w " "Elaborating entity \"sopc4_jtag_scfifo_w\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "the_sopc4_jtag_scfifo_w" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "wfifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905094449 ""}  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572905094449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905094510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905094510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905094519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905094519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905094527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905094527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905094596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905094596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905094670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905094670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905094744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905094744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_jtag_scfifo_r sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_r:the_sopc4_jtag_scfifo_r " "Elaborating entity \"sopc4_jtag_scfifo_r\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_r:the_sopc4_jtag_scfifo_r\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "the_sopc4_jtag_scfifo_r" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905094756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "sopc4_jtag_alt_jtag_atlantic" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic " "Instantiated megafunction \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095177 ""}  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572905095177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_memory sopc4:sopc\|sopc4_memory:memory " "Elaborating entity \"sopc4_memory\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\"" {  } { { "sopc4/synthesis/sopc4.v" "memory" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc4_memory.hex " "Parameter \"init_file\" = \"sopc4_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572905095532 ""}  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572905095532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69m1 " "Found entity 1: altsyncram_69m1" {  } { { "db/altsyncram_69m1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_69m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905095666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905095666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_69m1 sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated " "Elaborating entity \"altsyncram_69m1\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905095667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905097911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905097911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_69m1.tdf" "decode3" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_69m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905097912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905097989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905097989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_69m1.tdf" "mux2" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_69m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905097990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_out0 sopc4:sopc\|sopc4_out0:out0 " "Elaborating entity \"sopc4_out0\" for hierarchy \"sopc4:sopc\|sopc4_out0:out0\"" {  } { { "sopc4/synthesis/sopc4.v" "out0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905098076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_sysid sopc4:sopc\|sopc4_sysid:sysid " "Elaborating entity \"sopc4_sysid\" for hierarchy \"sopc4:sopc\|sopc4_sysid:sysid\"" {  } { { "sopc4/synthesis/sopc4.v" "sysid" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905098094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_timer sopc4:sopc\|sopc4_timer:timer " "Elaborating entity \"sopc4_timer\" for hierarchy \"sopc4:sopc\|sopc4_timer:timer\"" {  } { { "sopc4/synthesis/sopc4.v" "timer" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905098099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc4_mm_interconnect_0\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc4/synthesis/sopc4.v" "mm_interconnect_0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905098120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "memory_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:in_aux_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:in_aux_s1_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "in_aux_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router " "Elaborating entity \"sopc4_mm_interconnect_0_router\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router\|sopc4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router\|sopc4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_001 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc4_mm_interconnect_0_router_001\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_001_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001\|sopc4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001\|sopc4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_002 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc4_mm_interconnect_0_router_002\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_002_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002\|sopc4_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002\|sopc4_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_004 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"sopc4_mm_interconnect_0_router_004\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router_004" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_004_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004\|sopc4_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_004_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004\|sopc4_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_demux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_demux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_demux_001 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_mux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_mux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_mux_002 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_mux_002\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_demux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_demux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_demux_002 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_demux_002\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_mux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_mux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905099997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_mux_001 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_avalon_st_adapter sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_irq_mapper sopc4:sopc\|sopc4_irq_mapper:irq_mapper " "Elaborating entity \"sopc4_irq_mapper\" for hierarchy \"sopc4:sopc\|sopc4_irq_mapper:irq_mapper\"" {  } { { "sopc4/synthesis/sopc4.v" "irq_mapper" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc4:sopc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc4:sopc\|altera_reset_controller:rst_controller\"" {  } { { "sopc4/synthesis/sopc4.v" "rst_controller" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:b2b1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:b2b1\"" {  } { { "Actividad4.v" "b2b1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadd bin2bcd:b2b1\|shiftadd:c1 " "Elaborating entity \"shiftadd\" for hierarchy \"bin2bcd:b2b1\|shiftadd:c1\"" {  } { { "Bin2BCD.v" "c1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Bin2BCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2hex bcd2hex:b2h1 " "Elaborating entity \"bcd2hex\" for hierarchy \"bcd2hex:b2h1\"" {  } { { "Actividad4.v" "b2h1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905100339 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_sopc4_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_sopc4_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_itrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572905105340 "|Actividad4|sopc4:sopc|sopc4_cpu:cpu|sopc4_cpu_cpu:cpu|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci|sopc4_cpu_cpu_nios2_oci_itrace:the_sopc4_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572905107153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.04.19:05:12 Progress: Loading sld2528e695/alt_sld_fab_wrapper_hw.tcl " "2019.11.04.19:05:12 Progress: Loading sld2528e695/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905112805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905116255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905116544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905118233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905118487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905118745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905119028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905119032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905119033 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572905119748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2528e695/alt_sld_fab.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905120237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905120237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905120458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905120458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905120460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905120460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905120631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905120631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905120839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905120839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905120839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572905121021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905121021 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1572905132924 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1572905132924 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1572905133041 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1572905133041 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1572905133041 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1572905133042 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1572905133042 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572905133083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572905138326 "|Actividad4|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572905138326 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905138974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "308 " "308 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572905148142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905148680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905149310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.map.smsg " "Generated suppressed messages file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905150500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572905154956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572905154956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572905155863 "|Actividad4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572905155863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5234 " "Implemented 5234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572905155890 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572905155890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4695 " "Implemented 4695 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572905155890 ""} { "Info" "ICUT_CUT_TM_RAMS" "461 " "Implemented 461 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572905155890 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572905155890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572905155890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572905155980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 19:05:55 2019 " "Processing ended: Mon Nov  4 19:05:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572905155980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572905155980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572905155980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572905155980 ""}
