# Digital-Systems-Laboratory
Projects I made in Introduction to Microcomputers. I used Logisim for my projects.

## Table of Contents

- [Parity bit generator circuit](#parity-bit-generator-circuit)
- [Combinational logic circuit](#combinational-logic-circuit)
- [Half adder circuit](#half-adder-circuit)
- [Full adder circuit](#full-adder-circuit)
- [Adder or Subtractor circuit](#adder-or-subtractor-circuit)
- [IC 7483](#ic-7483)
- [SR Latch](#sr-latch)
- [D Latch](#d-latch)


# Parity bit generator circuit 

with 4 line-to-1 line multiplexer and external gates.

![Screenshot 2022-10-30 123315](https://user-images.githubusercontent.com/102357822/198871889-6bed9be5-871e-4ebf-9d15-d30d03c5389d.png)


# Combinational logic circuit

•	If A+B is EVEN, Z1Z2=01

•	If A+B is ODD, Z1Z2=10

with 3-to-8 line decoders and external logic gates.

![Screenshot 2022-10-30 123409](https://user-images.githubusercontent.com/102357822/198871891-021ccaf9-9ff0-4d1e-8487-094647c7471e.png)


# Half adder circuit

using only XOR and NAND gates.

![half](https://user-images.githubusercontent.com/102357822/200165800-b05408c4-f2a9-45da-b6f1-233abed289df.png)


# Full adder circuit

using only XOR and NAND gates.

![full](https://user-images.githubusercontent.com/102357822/200165823-4236fc2b-4dc1-4796-bfea-26961be6cf0a.png)


# Adder or Subtractor circuit

Implemented with IC 7483. The circuit uses signed 2’s complement system for negative numbers.

![Screenshot 2022-11-11 134245](https://user-images.githubusercontent.com/102357822/201324524-5f1fd0f6-2e65-4ad7-b457-082f58582702.png)


# IC 7483

![Screenshot 2022-11-11 134327](https://user-images.githubusercontent.com/102357822/201324534-f5353036-8632-4389-ad8b-4e45257f3479.png)


# SR Latch

![Screenshot 2022-11-16 010631](https://user-images.githubusercontent.com/102357822/202035456-1b56413c-2d04-4556-80f9-35cafc80aad0.png)


# D Latch
![Screenshot 2022-11-20 223220](https://user-images.githubusercontent.com/102357822/202933342-d42412d2-a8c7-42c1-8e72-eb844a060ffd.png)


