// Seed: 122872434
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10
);
  wire id_12;
  module_0(
      id_12, id_12
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4
    , id_28,
    input supply1 id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wand id_11,
    output supply1 id_12,
    input wire id_13,
    input wire id_14,
    output wand id_15,
    input supply0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output wire id_19,
    input wor id_20,
    input wire id_21
    , id_29,
    output tri1 id_22,
    output supply1 id_23,
    input wor id_24,
    output wor id_25,
    output uwire id_26
);
  assign id_4 = 1;
  xor (
      id_15,
      id_21,
      id_17,
      id_2,
      id_3,
      id_1,
      id_16,
      id_7,
      id_13,
      id_9,
      id_20,
      id_8,
      id_29,
      id_18,
      id_30,
      id_11,
      id_5,
      id_24,
      id_14
  );
  wire id_30;
  module_0(
      id_28, id_28
  );
endmodule
