<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: Peripheral_registers_structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">Peripheral_registers_structures <div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xc.html">Stm32f401xc</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f405xx.html">Stm32f405xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410cx.html">Stm32f410cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410rx.html">Stm32f410rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f410tx.html">Stm32f410tx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f411xe.html">Stm32f411xe</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412cx.html">Stm32f412cx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412rx.html">Stm32f412rx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412vx.html">Stm32f412vx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f412zx.html">Stm32f412zx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f413xx.html">Stm32f413xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f415xx.html">Stm32f415xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f417xx.html">Stm32f417xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f423xx.html">Stm32f423xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f427xx.html">Stm32f427xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f437xx.html">Stm32f437xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f439xx.html">Stm32f439xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f469xx.html">Stm32f469xx</a> &#124; <a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f479xx.html">Stm32f479xx</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Peripheral_registers_structures:</div>
<div class="dyncontent">
<div class="center"><img src="group___peripheral__registers__structures.png" border="0" usemap="#agroup______peripheral____registers____structures" loading="lazy" alt=""/></div>
<map name="agroup______peripheral____registers____structures" id="agroup______peripheral____registers____structures">
<area shape="rect" title=" " alt="" coords="152,555,288,597"/>
<area shape="rect" href="group__stm32f401xc.html" title=" " alt="" coords="5,5,104,32"/>
<area shape="rect" href="group__stm32f401xe.html" title=" " alt="" coords="5,56,104,83"/>
<area shape="rect" href="group__stm32f405xx.html" title=" " alt="" coords="5,107,104,133"/>
<area shape="rect" href="group__stm32f407xx.html" title=" " alt="" coords="5,157,104,184"/>
<area shape="rect" href="group__stm32f410cx.html" title=" " alt="" coords="5,208,104,235"/>
<area shape="rect" href="group__stm32f410rx.html" title=" " alt="" coords="7,259,102,285"/>
<area shape="rect" href="group__stm32f410tx.html" title=" " alt="" coords="7,309,102,336"/>
<area shape="rect" href="group__stm32f411xe.html" title=" " alt="" coords="6,360,103,387"/>
<area shape="rect" href="group__stm32f412cx.html" title=" " alt="" coords="5,411,104,437"/>
<area shape="rect" href="group__stm32f412rx.html" title=" " alt="" coords="7,461,102,488"/>
<area shape="rect" href="group__stm32f412vx.html" title=" " alt="" coords="5,512,104,539"/>
<area shape="rect" href="group__stm32f412zx.html" title=" " alt="" coords="5,563,104,589"/>
<area shape="rect" href="group__stm32f413xx.html" title=" " alt="" coords="5,613,104,640"/>
<area shape="rect" href="group__stm32f415xx.html" title=" " alt="" coords="5,664,104,691"/>
<area shape="rect" href="group__stm32f417xx.html" title=" " alt="" coords="5,715,104,741"/>
<area shape="rect" href="group__stm32f423xx.html" title=" " alt="" coords="5,765,104,792"/>
<area shape="rect" href="group__stm32f427xx.html" title=" " alt="" coords="5,816,104,843"/>
<area shape="rect" href="group__stm32f429xx.html" title=" " alt="" coords="5,867,104,893"/>
<area shape="rect" href="group__stm32f437xx.html" title=" " alt="" coords="5,917,104,944"/>
<area shape="rect" href="group__stm32f439xx.html" title=" " alt="" coords="5,968,104,995"/>
<area shape="rect" href="group__stm32f446xx.html" title=" " alt="" coords="5,1019,104,1045"/>
<area shape="rect" href="group__stm32f469xx.html" title=" " alt="" coords="5,1069,104,1096"/>
<area shape="rect" href="group__stm32f479xx.html" title=" " alt="" coords="5,1120,104,1147"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:ADC_5FTypeDef" id="r_ADC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:ADC_5FCommon_5FTypeDef" id="r_ADC_5FCommon_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="memitem:CRC_5FTypeDef" id="r_CRC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DBGMCU_5FTypeDef" id="r_DBGMCU_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DMA_5FStream_5FTypeDef" id="r_DMA_5FStream_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___stream___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DMA_5FTypeDef" id="r_DMA_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="memitem:EXTI_5FTypeDef" id="r_EXTI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FLASH_5FTypeDef" id="r_FLASH_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:GPIO_5FTypeDef" id="r_GPIO_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SYSCFG_5FTypeDef" id="r_SYSCFG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:I2C_5FTypeDef" id="r_I2C_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:IWDG_5FTypeDef" id="r_IWDG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:PWR_5FTypeDef" id="r_PWR_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:RCC_5FTypeDef" id="r_RCC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:RTC_5FTypeDef" id="r_RTC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SDIO_5FTypeDef" id="r_SDIO_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD host Interface.  <a href="struct_s_d_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SPI_5FTypeDef" id="r_SPI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:TIM_5FTypeDef" id="r_TIM_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USART_5FTypeDef" id="r_USART_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:WWDG_5FTypeDef" id="r_WWDG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USB_5FOTG_5FGlobalTypeDef" id="r_USB_5FOTG_5FGlobalTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Core_Registers.  <a href="struct_u_s_b___o_t_g___global_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USB_5FOTG_5FDeviceTypeDef" id="r_USB_5FOTG_5FDeviceTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_device_Registers.  <a href="struct_u_s_b___o_t_g___device_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USB_5FOTG_5FINEndpointTypeDef" id="r_USB_5FOTG_5FINEndpointTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_IN_Endpoint-Specific_Register.  <a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USB_5FOTG_5FOUTEndpointTypeDef" id="r_USB_5FOTG_5FOUTEndpointTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_OUT_Endpoint-Specific_Registers.  <a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USB_5FOTG_5FHostTypeDef" id="r_USB_5FOTG_5FHostTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Host_Mode_Register_Structures.  <a href="struct_u_s_b___o_t_g___host_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:USB_5FOTG_5FHostChannelTypeDef" id="r_USB_5FOTG_5FHostChannelTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB_OTG_Host_Channel_Specific_Registers.  <a href="struct_u_s_b___o_t_g___host_channel_type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:CAN_5FTxMailBox_5FTypeDef" id="r_CAN_5FTxMailBox_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network TxMailBox.  <a href="struct_c_a_n___tx_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:CAN_5FFIFOMailBox_5FTypeDef" id="r_CAN_5FFIFOMailBox_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FIFOMailBox.  <a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:CAN_5FFilterRegister_5FTypeDef" id="r_CAN_5FFilterRegister_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FilterRegister.  <a href="struct_c_a_n___filter_register___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:CAN_5FTypeDef" id="r_CAN_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network.  <a href="struct_c_a_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DAC_5FTypeDef" id="r_DAC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FSMC_5FBank1_5FTypeDef" id="r_FSMC_5FBank1_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller.  <a href="struct_f_s_m_c___bank1___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FSMC_5FBank1E_5FTypeDef" id="r_FSMC_5FBank1E_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank1E.  <a href="struct_f_s_m_c___bank1_e___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FSMC_5FBank2_5F3_5FTypeDef" id="r_FSMC_5FBank2_5F3_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank2.  <a href="struct_f_s_m_c___bank2__3___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FSMC_5FBank4_5FTypeDef" id="r_FSMC_5FBank4_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank4.  <a href="struct_f_s_m_c___bank4___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:RNG_5FTypeDef" id="r_RNG_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RNG.  <a href="struct_r_n_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DCMI_5FTypeDef" id="r_DCMI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI.  <a href="struct_d_c_m_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:ETH_5FTypeDef" id="r_ETH_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_h___type_def.html">ETH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC.  <a href="struct_e_t_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMPI2C_5FTypeDef" id="r_FMPI2C_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_f_m_p_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:LPTIM_5FTypeDef" id="r_LPTIM_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPTIMER.  <a href="struct_l_p_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DFSDM_5FFilter_5FTypeDef" id="r_DFSDM_5FFilter_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html">DFSDM_Filter_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DFSDM module registers.  <a href="struct_d_f_s_d_m___filter___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DFSDM_5FChannel_5FTypeDef" id="r_DFSDM_5FChannel_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___channel___type_def.html">DFSDM_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DFSDM channel configuration registers.  <a href="struct_d_f_s_d_m___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:QUADSPI_5FTypeDef" id="r_QUADSPI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUAD Serial Peripheral Interface.  <a href="struct_q_u_a_d_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SAI_5FTypeDef" id="r_SAI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type_def.html">SAI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Audio Interface.  <a href="struct_s_a_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SAI_5FBlock_5FTypeDef" id="r_SAI_5FBlock_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a></td></tr>
<tr class="memitem:CRYP_5FTypeDef" id="r_CRYP_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crypto Processor.  <a href="struct_c_r_y_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:HASH_5FTypeDef" id="r_HASH_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH.  <a href="struct_h_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:HASH_5FDIGEST_5FTypeDef" id="r_HASH_5FDIGEST_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html">HASH_DIGEST_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH_DIGEST.  <a href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:AES_5FTypeDef" id="r_AES_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_e_s___type_def.html">AES_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES hardware accelerator.  <a href="struct_a_e_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DMA2D_5FTypeDef" id="r_DMA2D_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2D Controller.  <a href="struct_d_m_a2_d___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMC_5FBank1_5FTypeDef" id="r_FMC_5FBank1_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller.  <a href="struct_f_m_c___bank1___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMC_5FBank1E_5FTypeDef" id="r_FMC_5FBank1E_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank1E.  <a href="struct_f_m_c___bank1_e___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMC_5FBank2_5F3_5FTypeDef" id="r_FMC_5FBank2_5F3_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank2__3___type_def.html">FMC_Bank2_3_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank2.  <a href="struct_f_m_c___bank2__3___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMC_5FBank4_5FTypeDef" id="r_FMC_5FBank4_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank4___type_def.html">FMC_Bank4_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank4.  <a href="struct_f_m_c___bank4___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMC_5FBank5_5F6_5FTypeDef" id="r_FMC_5FBank5_5F6_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank5__6___type_def.html">FMC_Bank5_6_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank5_6.  <a href="struct_f_m_c___bank5__6___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:LTDC_5FTypeDef" id="r_LTDC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___type_def.html">LTDC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD-TFT Display Controller.  <a href="struct_l_t_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:LTDC_5FLayer_5FTypeDef" id="r_LTDC_5FLayer_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_t_d_c___layer___type_def.html">LTDC_Layer_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD-TFT Display layer x Controller.  <a href="struct_l_t_d_c___layer___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:CEC_5FTypeDef" id="r_CEC_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_e_c___type_def.html">CEC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Consumer Electronics Control.  <a href="struct_c_e_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:FMC_5FBank3_5FTypeDef" id="r_FMC_5FBank3_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank3.  <a href="struct_f_m_c___bank3___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:SPDIFRX_5FTypeDef" id="r_SPDIFRX_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d_i_f_r_x___type_def.html">SPDIFRX_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPDIFRX Interface.  <a href="struct_s_p_d_i_f_r_x___type_def.html#details">More...</a><br /></td></tr>
<tr class="memitem:DSI_5FTypeDef" id="r_DSI_5FTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_s_i___type_def.html">DSI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Controller.  <a href="struct_d_s_i___type_def.html#details">More...</a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
