
---------- Begin Simulation Statistics ----------
final_tick                               608364856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398835                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856500                       # Number of bytes of host memory used
host_op_rate                                   400904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2776.84                       # Real time elapsed on the host
host_tick_rate                               30523973                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1107500004                       # Number of instructions simulated
sim_ops                                    1113243838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084760                       # Number of seconds simulated
sim_ticks                                 84760072250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2324110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4648220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.993072                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits       7938564                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      7939114                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        62789                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      8002847                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       8003581                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS            92                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        23051307                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       23087559                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        62720                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          7651095                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      7495331                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       715881                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100027874                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    100818869                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    169390875                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.595185                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.875138                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    147256090     86.93%     86.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      6288170      3.71%     90.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2434624      1.44%     92.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      1180927      0.70%     92.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      1178093      0.70%     93.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       528010      0.31%     93.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2403810      1.42%     95.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       625820      0.37%     95.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      7495331      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    169390875                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls           58                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts        58397960                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            30735228                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     24702836     24.50%     24.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        42216      0.04%     24.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     24.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     11344374     11.25%     35.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     35.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           18      0.00%     35.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     12547727     12.45%     48.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc      8353035      8.29%     56.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      1879531      1.86%     58.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc       359185      0.36%     58.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt       264593      0.26%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     59.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     30735228     30.49%     89.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10590126     10.50%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    100818869                       # Class of committed instruction
system.switch_cpus_1.commit.refs             41325354                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts        75296485                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           100790996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.695201                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.695201                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    150822210                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred           72                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved      7710850                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    102150346                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        4652234                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         8230705                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        63666                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          298                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles      5747295                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches           8003581                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        10742707                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           158691208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        17399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            103184558                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        127472                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.047213                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     10761074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      7938656                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.608686                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    169516121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.613516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.877021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      149754301     88.34%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         939999      0.55%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2111900      1.25%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3041151      1.79%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2864414      1.69%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1108669      0.65%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1505533      0.89%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1841841      1.09%     96.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        6348313      3.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    169516121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  4023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        81722                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        7676485                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop               28165                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.760185                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           69279078                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         10600845                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      37366477                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     30975660                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        31493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     10669996                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    101524949                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     58678233                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        85477                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    128866748                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       386233                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12484172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        63666                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     13135481                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1749085                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        18369                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         1196                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         2631                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       240401                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        79865                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1196                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        81351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       107561830                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           100938543                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.715645                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers        76976106                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.595437                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            100961096                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      161651494                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      17466486                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.589900                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.589900                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     24821742     19.25%     19.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        42709      0.03%     19.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     19.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     11345053      8.80%     28.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     28.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           47      0.00%     28.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     12551340      9.73%     37.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc      8353354      6.48%     44.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      1879536      1.46%     45.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc       360849      0.28%     46.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt       264593      0.21%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     58729369     45.54%     91.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     10603636      8.22%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    128952230                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          29489503                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.228685                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu          3003      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          412      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       171027      0.58%      0.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult      8942896     30.33%     30.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc      2159960      7.32%     38.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv      5876962     19.93%     58.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      1837501      6.23%     64.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt      2906719      9.86%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     74.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7578669     25.70%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        12354      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     25819465                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    221101165                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     25628521                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     25996486                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        101496781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       128952230                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined       705708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        74240                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      2188598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    169516121                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.760708                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.451710                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    118337897     69.81%     69.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     18541847     10.94%     80.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     12349023      7.28%     88.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      5511751      3.25%     91.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8673152      5.12%     96.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      3257002      1.92%     98.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      1978919      1.17%     99.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       606288      0.36%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       260242      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    169516121                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.760690                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    132622266                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    235883154                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses     75310022                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes     76207178                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      1903938                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1822347                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     30975660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     10669996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     308057951                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes     34389278                       # number of misc regfile writes
system.switch_cpus_1.numCycles              169520144                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      57012353                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    140528448                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     11674439                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        6894756                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     81474296                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        39726                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    404615312                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    101773725                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    141801189                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        11455139                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6647243                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        63666                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     94085594                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1272617                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    107000763                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         4602                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           84                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        38034361                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups     87901607                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          263430294                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         203194882                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads       87308048                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes      65831219                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3347918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6695839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            221                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1796454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650981                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1673129                       # Transaction distribution
system.membus.trans_dist::ReadExReq            527644                       # Transaction distribution
system.membus.trans_dist::ReadExResp           527644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1796454                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6972318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6972318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190405056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190405056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2324110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2324110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2324110                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7776062000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12403501000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 608364856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2545065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1804986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           75                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3867159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           802754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          802754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            75                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2544993                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           99                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10043532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10043757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    288111936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              288121536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2324302                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41662784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5672223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5672002    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    221      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5672223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4501999500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5021665500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1023722                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1023724                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1023722                       # number of overall hits
system.l2.overall_hits::total                 1023724                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2324025                       # number of demand (read+write) misses
system.l2.demand_misses::total                2324098                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           73                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2324025                       # number of overall misses
system.l2.overall_misses::total               2324098                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      6180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 205981188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205987368000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      6180000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 205981188000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205987368000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3347747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3347822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3347747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3347822                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.973333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.694206                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.694212                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.973333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.694206                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.694212                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 84657.534247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 88631.227289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88631.102475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 84657.534247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 88631.227289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88631.102475                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650981                       # number of writebacks
system.l2.writebacks::total                    650981                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2324025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2324098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2324025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2324098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5450000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 182740938000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182746388000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5450000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 182740938000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182746388000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.973333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.694206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.973333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.694206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.694212                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74657.534247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78631.227289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78631.102475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74657.534247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78631.227289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78631.102475                       # average overall mshr miss latency
system.l2.replacements                        2324302                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1154005                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1154005                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1154005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1154005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           75                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               75                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           75                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           75                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       275110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                275110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       527644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              527644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  46114538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46114538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       802754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            802754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.657292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87397.066962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87397.066962                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       527644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         527644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  40838098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40838098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.657292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.657292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77397.066962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77397.066962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6180000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6180000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84657.534247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84657.534247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5450000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5450000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.973333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74657.534247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74657.534247                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       748612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            748612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1796381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1796381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 159866650000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 159866650000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2544993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2544993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.705849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88993.732399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88993.732399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1796381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1796381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 141902840000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141902840000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.705849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.705849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78993.732399                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78993.732399                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           87                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                87                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data           99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.121212                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.121212                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       224000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       224000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.121212                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.121212                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 18666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18666.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.985796                       # Cycle average of tags in use
system.l2.tags.total_refs                     7277371                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2328485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.125367                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.096459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        35.589330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     3.881645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.087180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4051.331182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.989095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1707                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55891101                       # Number of tag accesses
system.l2.tags.data_accesses                 55891101                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    148737600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148742272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41662784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41662784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      2324025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2324098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650981                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650981                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        55120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1754807376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1754862497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        55120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      491537854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            491537854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      491537854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        55120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1754807376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2246400350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    650981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2324018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000126504500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4877392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             611925                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2324098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650981                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2324098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            149435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            148305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            143576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            142334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            143121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           147938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           141106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           145758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           147259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           148983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41570                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43009137500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11620455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             86585843750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18505.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37255.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1755603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  587632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2324098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  899101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  808539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  426891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  189550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  42009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       631808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.354335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.113714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.794798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       392828     62.18%     62.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37710      5.97%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18392      2.91%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17511      2.77%     73.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25520      4.04%     77.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13968      2.21%     80.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12419      1.97%     82.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23607      3.74%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        89853     14.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       631808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.797369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.109358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.167990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14435     35.90%     35.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         14445     35.92%     71.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          6102     15.17%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1371      3.41%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1015      2.52%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         1062      2.64%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          593      1.47%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          414      1.03%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          296      0.74%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          213      0.53%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          139      0.35%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           88      0.22%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           17      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36561     90.92%     90.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              688      1.71%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2176      5.41%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              633      1.57%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              119      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148741824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41661632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148742272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41662784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1754.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       491.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1754.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    491.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84768292000                       # Total gap between requests
system.mem_ctrls.avgGap                      28492.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    148737152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41661632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 55120.292798004310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1754802090.792224407196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 491524262.474894225597                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           73                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      2324025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650981                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2438250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  86583405500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2093771496250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33400.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37255.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3216332.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2252612880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1197269370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8288211960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1701495540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6690356400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36047250300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2192288640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58369485090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.643645                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5136756250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2830100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  76793216000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2258574780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1200441990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8305797780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1696531320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6690356400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36089024460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2157110400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58397837130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        688.978142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5043373000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2830100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76886613000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000027921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     10742604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1018270527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000027921                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     10742604                       # number of overall hits
system.cpu.icache.overall_hits::total      1018270527                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3722                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          102                       # number of overall misses
system.cpu.icache.overall_misses::total          3722                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      7925000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7925000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      7925000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7925000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     10742706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1018274249                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     10742706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1018274249                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 77696.078431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2129.231596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 77696.078431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2129.231596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3183                       # number of writebacks
system.cpu.icache.writebacks::total              3183                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      6315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      6315000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6315000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        84200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        84200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        84200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        84200                       # average overall mshr miss latency
system.cpu.icache.replacements                   3183                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000027921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     10742604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1018270527                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3722                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      7925000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7925000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     10742706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1018274249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 77696.078431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2129.231596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      6315000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6315000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        84200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        84200                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.614383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1018274222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3695                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          275581.656834                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.576078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     7.038306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.013747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4073100691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4073100691                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351323069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2836887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     28280659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        382440615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351323247                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2836887                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     28280659                       # number of overall hits
system.cpu.dcache.overall_hits::total       382440793                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55256625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       227316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     13211095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68695036                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55256634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       227316                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     13211095                       # number of overall misses
system.cpu.dcache.overall_misses::total      68695045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10771932500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 732801525103                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 743573457603                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10771932500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 732801525103                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 743573457603                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3064203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     41491754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    451135651                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3064203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     41491754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    451135838                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.318403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.152271                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.074184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.318403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.152271                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47387.480424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 55468.643977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10824.267675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47387.480424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 55468.643977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10824.266257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     74967750                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          636                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1789369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.896194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     24400820                       # number of writebacks
system.cpu.dcache.writebacks::total          24400820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      9863249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9863249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      9863249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9863249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       227316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3347846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3575162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       227316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3347846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3575162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10544616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 222599753346                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 233144369846                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10544616500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 222599753346                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 233144369846                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.080687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.080687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007925                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46387.480424                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 66490.439926                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65212.253276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46387.480424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 66490.439926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65212.253276                       # average overall mshr miss latency
system.cpu.dcache.replacements               58831284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    241690985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2078057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     22380403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       266149445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35375907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       176308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      8521226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      44073441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8953245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 459488438500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 468441683500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2254365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     30901629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    310222886                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.078207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.275753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.142070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50781.842004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 53922.808584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10628.661454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5976225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5976225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       176308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2545001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2721309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8776937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 172206346500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 180983283500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.078207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.082358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49781.842004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 67664.549641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66505.965879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109632040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       758830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      5900256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116291126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     19880591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        51008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4689869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24621468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1818687500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 273313086603                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 275131774103                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       809838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     10590125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    140912594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.062985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.442853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35654.946283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58277.339218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11174.466693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      3887024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3887024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        51008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       802845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       853853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1767679500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  50393406846                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52161086346                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.062985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.075811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34654.946283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 62768.537944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61089.070772                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.972118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           441272916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          58831796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.500585                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   422.909754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    17.735005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    71.327359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.034639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.139311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1863376468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1863376468                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 608364856500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 105876656000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
