// Seed: 2731602507
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout tri id_2;
  inout tri0 id_1;
  assign id_2 = -1;
  assign id_1 = -1'b0 < id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    output supply0 id_14,
    input wand id_15,
    input wire id_16,
    input wire id_17,
    output uwire id_18,
    input wand id_19,
    output tri0 id_20,
    input tri0 id_21,
    output uwire id_22,
    output tri id_23,
    input uwire id_24,
    input wor id_25,
    input tri id_26,
    output wand id_27,
    input wor id_28,
    input wire id_29,
    input tri0 id_30,
    input supply0 id_31,
    input uwire id_32,
    input wire id_33,
    input uwire id_34,
    output wor id_35,
    input supply1 id_36,
    input tri0 id_37,
    input wire id_38,
    output uwire id_39,
    input uwire id_40,
    inout wor id_41,
    input uwire id_42,
    input uwire id_43,
    input wand id_44,
    output tri0 id_45,
    input wire id_46,
    input wor id_47,
    output uwire id_48,
    output tri id_49,
    input wire id_50,
    input wor id_51
    , id_55,
    output wor id_52,
    input wire id_53
);
  logic id_56;
  module_0 modCall_1 (
      id_55,
      id_55,
      id_55
  );
endmodule
