/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire [3:0] _05_;
  reg [3:0] _06_;
  wire [14:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(in_data[99] ? celloutsig_1_0z : in_data[144]);
  assign celloutsig_1_7z = !(_00_ ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? _01_ : celloutsig_0_5z[7]);
  assign celloutsig_0_16z = !(celloutsig_0_14z ? celloutsig_0_6z : celloutsig_0_3z);
  assign celloutsig_0_27z = !(celloutsig_0_16z ? celloutsig_0_14z : celloutsig_0_10z);
  assign celloutsig_0_0z = ~in_data[35];
  assign celloutsig_0_15z = ~_02_;
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign { _00_, _03_[1:0] } = _15_;
  reg [14:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 15'h0000;
    else _16_ <= { in_data[11:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[3:1], _07_[11:6], _01_, _07_[4:0] } = _16_;
  reg [2:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 3'h0;
    else _17_ <= { in_data[45:44], celloutsig_0_3z };
  assign { _04_[2:1], _02_ } = _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 4'h0;
    else _06_ <= { _05_[3:1], celloutsig_0_13z };
  assign celloutsig_1_11z = { in_data[174:171], celloutsig_1_4z, celloutsig_1_7z } & { in_data[125:124], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } == { _00_, _03_[1], celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_2z } == { _07_[11:6], _01_, _07_[4:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { _03_[1:0], celloutsig_1_6z, celloutsig_1_2z } == in_data[170:167];
  assign celloutsig_1_19z = { celloutsig_1_15z[2], celloutsig_1_2z } == { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[21:11], celloutsig_0_7z } == { _05_[3:1], _07_[11:6], _01_, _07_[4:3] };
  assign celloutsig_0_12z = { celloutsig_0_7z, in_data[35], _04_[2:1], _02_ } == { celloutsig_0_5z[7:4], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_2z[0], celloutsig_0_5z } == { celloutsig_0_5z[9:3], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[117:104] == in_data[122:109];
  assign celloutsig_1_1z = in_data[187:185] == in_data[161:159];
  assign celloutsig_1_18z = { _03_[0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z } > { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[48], in_data[35], celloutsig_0_12z } > { _05_[1], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_21z = { in_data[75:70], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z, _06_ } > { in_data[93:79], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_2z = { in_data[119:116], celloutsig_1_1z, celloutsig_1_1z } > in_data[136:131];
  assign celloutsig_1_8z = in_data[176:171] <= in_data[183:178];
  assign celloutsig_0_4z = _07_[4:2] <= { in_data[94:93], celloutsig_0_0z };
  assign celloutsig_0_6z = { _07_[6], _01_, _07_[4:2], celloutsig_0_3z, celloutsig_0_3z } <= celloutsig_0_5z[6:0];
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z } <= { celloutsig_0_5z[8:4], celloutsig_0_8z };
  assign celloutsig_0_13z = in_data[49:45] <= { _07_[6], _01_, _07_[4], in_data[35], celloutsig_0_6z };
  assign celloutsig_0_28z = in_data[51:44] <= { celloutsig_0_21z, _06_, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_1_15z = { _03_[1:0], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z } << { celloutsig_1_11z[5:2], celloutsig_1_8z };
  assign celloutsig_0_5z = in_data[41:31] << celloutsig_0_2z;
  assign celloutsig_0_2z = { _05_[1], _07_[11:6], _01_, _07_[4:2] } << { _07_[9:6], _01_, _07_[4:1], celloutsig_0_0z, celloutsig_0_0z };
  assign _03_[2] = _00_;
  assign _04_[0] = _02_;
  assign _05_[0] = celloutsig_0_13z;
  assign { _07_[14:12], _07_[5] } = { _05_[3:1], _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
