  2 
 
關鍵詞： 
碳化矽、堆疊絕緣層、介面陷阱、穿隧電流、
雙態、應變矽、應變鍺、蕭特基二極體、拉曼
散射、金氧半電容元件、鍺錫通道電晶體、鍺
通道電晶體、拉曼散射、金氧半穿隧二極體、
光偵測器、X-光繞射、高遷移率、表面鈍化、
矽鍺、應變、遷移率、次能帶、有效質量、鎳
矽化物，鎳鉑矽化物，鉑矽化物，矽碳 磊晶層，
熱穩定性 
 
 
Abstract: 
 For subproject 1, SiC was utilized as 
substrate for its considerable interface states. 
Two-state current behavior was clearly observed 
and was well explained by the mechanism 
proposed in this work. Comparing the SiO2 
prepared by anodization with and w/o UV light 
during oxidation, it was found that the oxide with 
UV exhibits better quality than without, so the 
device’s electrical erase time is longer than 
without.  For the Al2O3 oxidized by anodizaiton, 
it shows better quality than the nitric acid oxidized 
Al2O3, so the device can only be erased by light 
but not electric.   
 
    For subproject 2, thin GeSn on Ge 
substrate was achieved.  For strain engineering, 
the reduction of the Schottky barrier height and 
built-in voltage of the Schottky diode fabricated 
on (001) Si, and the flat-band voltage shift of the 
MOS capacitors fabricated on (001), (110), and 
(111) Si are investigated under the biaxial and 
uniaxial tensile strain.  GeO2 by RTO using 
molecular oxygen is introduced as effective Ge 
interface passivation. Sequential Al2O3-O3 
deposition by ALD using O3 as oxidant at low 
temperature can further improve the device quality. 
High on/off ratio n+/p diodes were fabricated by 
ion-implantation and two-step annealing for 
activation.  
 
    For subproject 4, the stress distributions in 
strained Ge PMOSFETs with high-k dielectric 
layer, metal gate, and GeSn alloy S/D stressors 
were studied by 3D ANSYS simulations. 
Compressive stress along the transport direction 
was found to dominate the hole mobility 
improvement. Stress along the vertical direction 
perpendicular to the gate oxide was found to affect 
the hole/electron mobility the least, while stress 
along the width direction enhanced slightly for 
hole mobility.  
 
    For subproject 5, the formation of Ni silicide, 
Ni(Pt) silicide, and Pt silicide on Si1-yCy were 
investigated. The incorporation of C atoms 
retarded the growth kinetics of silicide, which 
enhanced the thermal stability of silicide films. In 
addition, the Ni(Pt) layer promoted the Ni silicde 
thermal stability. The thermal stability of Si1-yCy 
epilayers during silicidation was studied. In 
addition, the effects of the third element and 
pre-implanting process on Ni silicidation were 
also investigated.  
 
Key words:  
SiC、 Stacked Dielectric、 Interface Traps、
Tunneling Current、Two States、Strained-Si、 
Strained-Ge、Schottky Diode、Raman Scattering、
MOS Capacitor、GeSn Channel MOSFET、Ge 
Channel MOSFET、Raman Spectroscopy、MOS 
Tunneling Diode、Photo-detector、XRD、High 
Mobility、Surface Passivation、SiGe、Strain、 
Mobility、Subband、Effective Mass、Silicide、
SiC Epilayer、Thermal Stability 
  
 
 
二、緣由與目的： 
    碳化矽基板所提供之元件及電路是相當重
要有用的，而在高介電常數/SiO2介面之陷阱產
生是可以影響絕緣層之電流導通的，在相關之
研究中，指出施壓引起之漏電流(SILC)即為重
要電流導通機制之一。同時研究報告亦指出在
高介電常數絕緣層形成後，於材料介面會出現
氧空缺相關之缺陷。對其弱聯結、局部崩潰、
數位雜訊等之模型及影響，已有許多相關之研
究報導公布，其中，SILC被相信是對超薄閘極
絕緣層元件之可靠度扮演著極為重要之角色。
然而現今文獻對於高能帶隙基板元件之高介電
常數/SiO2介面特性，研究仍屬相當缺乏。本計
畫針對 SiC 基板高介電常數/SiO2 MOS 元件結
構中與穿隧電流傳導機制相關之 I-V 特性進行
研究，尤其是對與雙介面層之缺陷產生和電子
抓陷現象，給予詳細之說明與解釋。實驗發現，
在很小之偏壓下，漏電流可經由雙介面缺陷來
傳導通過。本計畫發現在高介電常數/SiO2結構
中，元件呈現雙狀態之電流行為。本研究提出
  4 
 
B與 C在 SiO2表面上再蒸鍍金屬鋁，並以硝酸
予以氧化為 Al2O3高介電常數介電層，之後再予
以 400oC、200 torr、N2、15 sec之 POA處理。
元件電極為金屬鋁，閘極面積為 2.25 × 10-4 
cm2 。此外，以矽基板為元件之Al2O3/ANO-SiO2
結構也同時備製以做為參考比較之用。最後備
製妥之MOS元件均給予 C-V及 I-V特性量測，
三種元件之等效介電層厚度分別為 3 nm (樣品
A)、 4.2 nm (樣品 B)、 及 4.2 nm (樣品 C)。 
圖一為樣品 C 之 I-V 特性，在負偏壓區由
小至大偏壓發現會先出現一電流壓抑區，電流
值甚小，當超過某偏壓後，電流明顯快速上升，
於另一電壓值，電流行為改變，漸趨飽和。上
述 I-V 特性在經過一次之量測後(亦即經過-3V
偏壓之 stress)，再重新量測一次，發現整個 I-V
特性往較負的偏壓移動，行為仍與第一次量測
類似。將第二次量測過後之元件給予照光，再
進行量測，則發現 I-V特性又回復至原先狀態。
將初始及經照光後之 I-V令為 state “0”，而經-3V 
stress之 I-V令為 state “1”，發現該元件呈現記
憶體之特性，state “0”相當於 “reset”，而 state 
“1”相當於 “set”。在圖一之內插圖同時繪出相
關之能帶圖，顯示於 state “0”時，氧化層介面之
缺陷為空的，電子可經該空的缺陷穿隧通過，
電流較早出現上升之行為；但經-3V stress後，
缺陷內抓獲適量的電子，形成阻擋，電子不易
通過，需在較大之負偏壓下才能穿隧通過，因
此出現 I-V 特性平移之現象，該現象為現今文
獻所無，且是在 SiC基板之MOS元件上首次觀
察到，具新穎性。 
 
圖一：具記憶體特徵之 Al2O3/SiO2/SiC MOS堆
疊結構 I-V特性 
 
 
    將所製元件樣品 A、B、及 C進行相同之量
測，可得圖二所示之 I-V 特性比較圖，可明顯
發現樣品 A 因只有一層 SiO2，雖然是 SiC 基
板，但不會出現記憶體特性。至於樣品 B 與 C
因同屬 Al2O3/SiO2堆疊結構，兩者均出現記憶
體特性。圖二充分顯示出記憶體特性是與層堆
疊結構密切相關，在之後之比較亦指出，在 SiC
基板上才會明顯出現，亦即本觀察是同時需要
高能帶隙之基板配合堆疊介電層結構才會出
現，相當具特殊性。 
 
圖二：樣品 A、B、及 C之 I-V特性，其中樣品 
A 為 SiO2/SiC 結構，未出現記憶體特性；樣品
B 及 C 均為 Al2O3/SiO2/SiC 結構，才會出現記
憶體特性。 
 
    為解釋上述所觀察到之現象，提出雙層介
面陷阱之穿隧機制模型，令 N1 與 N2 分別為
Al2O3/SiO2與 SiO2/SiC 介面之陷阱密度，可知
經雙陷阱穿隧之流量 Ftunnel可表示成 
2
14
1
16
21
14
1010
10
NN
NN
tunnelF −−
−
+
×　α  
 
    圖三之模擬特性中可清楚看出，當 N2 固定
時，N1 愈大則 Ftunnel愈大，表示缺陷密度愈高，
穿隧電流將愈大，這是明顯合理的。有趣的是，
若 N2 愈大，則在相同 N1數量之差異下，會明
顯引起較大之ΔFtunnel，這表示只需經由某介面
區之缺陷密度之改變(比如經由電子抓獲)，其引
起之電流阻擋效果將會很大，亦即相對應整體
之穿隧電流與 N1與 N2之量密切相關，某區之
陷阱量改變，則總電流變化將會很大，與之前
觀察到之元件電流行為相當靈敏於電子之阻擋
是一致的。 
 
  6 
 
    圖七(左)為 split-CV 量測和模擬之 Cgb 和
Cgc，模擬是用來決定閘極和源汲極重疊部分所
造成無外電容之大小，圖七(右)為計算之電子遷
移率，其峰值可達到約 1050cm2/V-s，並超過 Si 
universal，但是在高電場部分，鍺電晶體之遷移
率有較快的 roll-off，主要是由於較大的介面散
射，由圖八可發現 Ge/GeO2之 surface roughness
都較 Si/SiO2大。 
 
 
 
 
 
 
 
 
圖七：Al/Al2O3/GeO2/p-Ge 電晶體特性  (左 ) 
Split-CV之 Cgb和 Cgc vs. VG圖 (右)位移
率特性 
 
 
 
 
 
 
 
 
 
 
圖八：Ge/GeO2與 Si/SiO2之表現 roughness 
    
 [子計畫四] 製程模擬步驟與一般常見的電晶
體應力工程製程步驟類似。使用的鍺晶圓表面
方向為(001)，通道方向沿著[110]。淺溝渠隔離
深度為 300nm，源極與汲極深度為 40 nm，鍺錫
合金應力源的突出高度為 60 nm，金屬閘極高度
為 90 nm。一簡化的三維 p型金氧半場效電晶體
結構如圖九所示。鍺通道與磊晶成長的鍺錫合
金填充之源極與汲極區鄰接，其傳輸方向沿著 x
軸；寬度方向沿著 y 軸，並鄰接淺溝渠隔離。
整個元件製作在一鍺基板的上。接著，我們使
用已發展完善的製程應力模擬器 ANSYS 來計
算應力分佈。在金氧半場效電晶體通道區域的
應力是受鍺錫合金應力源所影響，在此是藉由
解連續與動量平衡方程式來模擬其相關性。在
通道區中，鍺晶格的縱向壓縮會破壞能帶結構
的對稱。此對稱的破壞導致沿傳輸方向的電洞
有效質量減少。 
 
 
 
 
 
 
 
 
 
圖九：具有 S/D 鍺錫合金應力源之鍺通道電晶
體 3D與 2D示意圖 
 
    經由模擬可得圖十(a)不同通道長度對通道
的應力分量分佈的影響，而圖十(b)則為沿通道
方向應力分量對不同錫濃度的關係。模擬結果
與已知之文獻結果接近，驗證本次模擬的正確
性。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖十：(a)通道與垂直方向應力分量為元件通長
度的關係。參考文獻的模擬結果也列在
圖中比較 (b)通道應力對不同錫濃度的
關係，文獻的結果也放在圖中比較 
 
 
 
 
 
 
50 100 150 2000
500
1000
1500
2000
2500
(a)
SXX
SZZ
 
 
St
re
ss
 S
XX
, S
ZZ
(M
Pa
)
Channel Length (nm)
 This work
 IMEC:Simul. Ref.[a5]
 
0 5 10 15 20
0
1000
2000
3000
4000
5000
(b)
 
 
St
re
ss
 |S
XX
|(M
Pa
)
Sn Mole Fraction (%)
 This work
 IMEC:Simul. Ref.[a5]
 
  8 
 
  
圖十三：(a)(b)鉑/矽和(c)(d)鉑/矽碳磊晶層(碳，
2.4％)退火300℃，持溫60秒下之剖面
穿透式電子顯微鏡剖面顯微結構圖 
 
    當溫度再升高到900℃時，兩者試片的鉑矽
化物和氧化層的顯微結構有很大的不同。在鉑/
矽試片中由於高溫時矽化鉑為了降低其界面
能，因此矽化鉑會發生結塊的情形，這使得片
電阻值急遽升高。另外，氧化層的厚度有變厚
的趨勢，推測可能是由於退火氣氛中殘留的氧
和下方基板的矽持續反應所造成的。在鉑/矽碳
磊晶層中矽化鉑還是維持一完整平整的膜，而
在矽化鉑上方的氧化層並沒有鉑/矽試片來的
明顯，推測可能是由於在升溫過程中矽化鉑相
變化過程中體積膨脹而破壞氧化層的完整性，
使得原本未反應的鉑金屬可以直接擴散至下方
的基板參與反應，因此由圖十四(d)並未觀察到
有未反應的鉑金屬殘留。 
 
 
圖十四：(a)(b)鉑/矽和鉑/矽碳磊晶層(碳，2.4％)
退火 500℃和(c)(d)退火 900℃，持溫 60
秒下之顯微鏡剖面顯微結構圖 
     圖十五則為在矽化反應時氧化層在矽化鉑
的縱深變化，氧化層在未退火時存在在鉑與矽
碳磊晶層的界面，隨著矽化反應開始鉑原子藉
由孔洞往下擴散，而氧化層因是為一擴散阻障
層，因此其會被往試片表面推，直到 900℃後，
雖然圖 3(d)並未明顯觀察到有氧化層的存在，
但經由X光能譜儀分析可發現表面氧 1s軌域元
素能譜強度較其他溫度來的強，氧化層的確存
在於試片的表面。此外，由於有碳原子存在的
關係，碳原子均會佔據在矽化鉑的晶界上阻礙
矽化鉑晶粒的變形，鉑/矽碳磊晶層的矽化鉑晶
粒明顯小於鉑/矽的矽化鉑晶粒，因此使矽化鉑
還得以維持一完整的膜，進而提升矽化鉑的熱
穩定性。因此，由上述實驗結果顯示出無論是
鎳矽化物、鎳鉑矽化物或鉑矽化物，其於矽碳
磊晶層上的生成行為，由於有碳原子的存在，
均會造成矽化物的相變化發生延遲，且碳原子
會佔據在矽化物的晶粒上，進而抑制矽化物發
生結塊的情形，使得後續製程的元件較不會有
劣化的情況發生。 
 
 
 
 
圖十五：鉑/矽碳磊晶層(碳，2.4％)試片(a)未退
火和退火(b)300℃和(c)900℃，持溫 60
秒，之光電子能譜儀針對氧 1s軌域元
素頻譜 
 
 
四、總結與討論 
 本整合計畫之整體成果是相當豐碩，所發
表之相關論文也很多，現將四個子計畫之重點
結語說明如下： 
    在子計畫一中所提出之利用雙介面陷阱之
穿隧導通機制作為記憶體元件之應用，為現今
文獻所無，其特殊處是採用了 SiC 基板之特殊
性，在其上所生長之氧化層具有較多量之陷阱
數，單此特徵還不夠，另需配合再堆疊 Al2O3
高介電常數介電層，使得元件具備另一個介面
缺陷區，而所呈現之雙態 I-V 特性，經本研究
探討後，已了解其機制及可使用之溫度範圍，
而改變不同製程所導致之元件不同記憶特性，
  10 
 
Volume 35, Issue 6, May, PP.165-171. 
3. T.Y.Chen, H.W.Lu, and J.G.Hwu*, 2011, 
“Influence of Residual Ions and Gases at Si/SiO2 
Interface in Ultra-Thin Gate Oxide”, 
Electrochemical Society Transactions - Processes 
at the Semiconductor Solution Interface 4, Volume 
35, Issue 8, May, P.201-210. 
4. C.C.Lin and J.G.Hwu*, 2011, “Comparison of The 
Reliability of Thin Al2O3 Gate Dielectrics Prepared 
by In-Situ Oxidation of Sputtered Aluminum in 
Oxygen Ambient with and without Followed Nitric 
Acid Compensation”, IEEE Transactions on 
Device and Materials Reliability, Vol.11, No.2, 
June, PP.227-235. (SCI/EI)  
5. C.Y.Wang and J.G.Hwu*, 2010, “Characterization 
of Stacked Hafnium Oxide (HfO2) / Silicon 
Dioxide (SiO2) Metal-Oxide-Semiconductor (MOS) 
Tunneling Temperature Sensors”, Journal of the 
Electrochemical Society, Vol.157, No.10, PP. 
J324-J328. (SCI/EI) 
6. J.Y.Cheng, H.T.Lu, and J.G.Hwu*, 2010, “Metal- 
Oxide-Semiconductor Tunneling Photodiodes with 
Enhanced Deep Depletion at Edge by High-k 
Material”, Applied Physics Letters, Vol.96, No. 23, 
June, PP. 233506-1~233506-3. (SCI/EI) 
7. C.H.Chen and J.G.Hwu*, 2010, “Stack 
Engineering of Low-Temperature-Processing 
Al2O3 Dielectrics Prepared by Nitric Acid 
Oxidation for MOS Structure”, Microelectronics 
Engineering, Vol.87, January, PP.686-689. 
8. C.Y.Yang and J.G.Hwu*, 2009, “Low Temperature 
Tandem Aluminum Oxides Prepared by 
DAC-ANO Compensation in Nitric Acid”, Journal 
of the Electrochemical Society, Vol.156, No.11, 
September, PP.G184-G189. (SCI/EI) 
9. J.Y.Cheng, C.T.Huang, and J.G.Hwu*, 2009, 
“Comparison of Lateral Non-uniformity 
Phenomena between HfO2 and SiO2 from 
Magnified C-V Curves in Inversion Region”, 
Electrochemical Society Transactions - Physics 
and Technology of High-k Gate Dielectric 7, 
Volume 25, No.6, September, PP.327-338. (EI)  
10. C.Y.Wang and J.G.Hwu*, 2009, “Characterization 
of Stacked Hafnium Oxide (HfO2)/Silicon Dioxide 
(SiO2) Metal-Oxide-Semiconductor (MOS) 
Tunneling Temperature Sensors”, Electrochemical 
Society Transactions - Physics and Technology of 
High-k Gate Dielectric 7, Volume 25, No.6, 
September, PP.361-370. (EI)  
11. C.H.Chang and J.G.Hwu*, 2009, “Trapping 
Characteristics of Al2O3/HfO2/SiO2 Stack Structure 
Prepared by Low Temperature In-situ Oxidation in 
dc-sputtering”, Journal of Applied Physics, 
Vol.105, No.9, May, PP.094103-1~094103-6. 
(SCI/EI) 
12. C.H.Chen, K.C.Chuang and J.G.Hwu*, 2009, 
“Characterization of Inversion Tunneling Current 
Saturation Behavior for MOS(p) Capacitors with 
Ultra-thin Oxides and High-k Dielectrics”, IEEE 
Transactions on Electron Devices, Vol.56, No.6, 
June, PP.1262-1268. (SCI/EI) 
13. H.L.Chen, C.J. Lee, and J.G.Hwu*, 2009, 
“Effect of Tensile Stress on MOS Capacitors with 
Ultra-thin Gate Oxide”, International Journal of 
Electrical Engineering, Vol.16, No.4, PP.283-287. 
(SCI/EI) 
14. K.C.Chuang and J.G.Hwu*, 2009, “Thin Silicon 
Oxide Films on N-type 4H-SiC Prepared by 
Scanning Frequency Anodization Method”, 
Microelectronics Engineering, Vol.86, No.11, 
November, PP. 2207-2210. (SCI/EI) 
15. C.H.Chang and J.G.Hwu*, 2009, “Characteristics 
and Reliability of Hafnium Oxide Dielectric 
Stacks with Room Temperature Grown Interfacial 
Anodic Oxide”, IEEE Transactions on Device and 
Materials Reliability, Vol. 9, No.2, June, 
PP.215-221. (SCI/EI) 
16. C.Y.Wang and J.G.Hwu*, 2009, “Metal-Oxide- 
Semiconductor (MOS) Structure Solar Cell 
Prepared by Low Temperature (< 400oC) 
Anodization Technique”, Journal of the 
Electrochemical Society, 156(3), PP. H181-H183. 
(SCI/EI) 
17. C.N.Lin, Y.L.Yang, W.T.Chen, S.C.Lin, 
K.C.Chuang, and J.G.Hwu*, 2008, “Effect of 
Strain-Temperature Stress on MOS Structure with 
Ultra-thin Gate Oxide”, Microelectronics 
Engineering, Vol.85, September, PP.1915-1919. 
(SCI/EI) 
18. K.C.Chuang and J.G.Hwu*, 2008, “Silicon Oxide 
Gate Dielectric on N-Type 4H-SiC Prepared by 
Low Thermal Budget Anodization Method”, 
Journal of the Electrochemical Society, 155(8), 
PP.G159-G162.(SCI/EI) 
19. C.C.Wang, T.H.Li, K.C.Chuang and J.G.Hwu*, 
2008, “Ultra-thin Gate Oxides Prepared by 
Tensile-Stress Oxidation in Tilted Cathode 
Anodization System”, Journal of the 
Electrochemical Society, 155(3), PP.G61-G64. 
(SCI/EI) 
 
(B) Conference Paper 
1. C.C.Lin and J.G.Hwu*, 2011, “Electrical 
Characteristics and Temperature Response of 
Al2O3 Gate Dielectrics with and without Nitric 
Acid Compensation”, 220h ECS Meeting, 
October 9-14, 2011, Boston, MA, USA, Paper No. 
E4-07420. 
2. C.Y.Wang, H.W.Lu, and J.G.Hwu*, 2011, 
“Photovoltaic Characteristics of MOS Structure 
  12 
 
in Deep Depletion Region”, Symposium on Nano 
Device Technology, SNDT 2009, Hsinchu, Taiwan, 
National Nano Device Laboratories, April 29-30, 
Abstract Digest, P.7, A1-1 (invited) 
19. J.C.Tseng* and J.G.Hwu
20. K.C.Chuang, C.M.Hsu, and 
, 2009, 
“Characterization of the Electrostatic Discharge 
Induced Interface Traps in Metal-Oxide- 
Semiconductor Field Effect Transistors”, 2009 
IEEE International Reliability Physics Symposium, 
April 26-30, Fairmont The Queen Elizabeth, 
Montreal, Quebec, Canada, EL.6. 
J.G.Hwu
21. C.H.Chen and 
*, 2008, 
“Frequency Dispersion in Capacitance-Voltage 
Characteristics in SiC MOS Capacitors”, 
International Electronic Devices and Materials 
Symposia – IEDMS 2008, November 28-29, 
National Chung Hsing University, Taichung, 
Taiwan, ROC, BP-443. 
J.G.Hwu
22. H.T.Lu and 
*, 2008, “Investigation of 
Low-Temperature-Processing Al2O3/Al-Si-O Gate 
Dielectrics Prepared by Nitric Acid Oxidation for 
MOS Devices”, International Electronic Devices 
and Materials Symposia – IEDMS 2008, 
November 28-29, National Chung Hsing 
University, Taichung, Taiwan, ROC, CO-438. 
J.G.Hwu
23. C.Y.Yang, C.M Hsu, and 
*, 2008, “Nonuniformity 
Characterization of MOS Structure with HfO2 
Dielectric Layer Based on C-V Measurement in 
Deep Depletion Region”, International Electronic 
Devices and Materials Symposia – IEDMS 2008, 
November 28-29, National Chung Hsing 
University, Taichung, Taiwan, ROC, CO-444. 
J.G.Hwu
24. C.H.Chang and 
*, 2008, “Low 
Temperature Tandem Al2O3 Gate Dielectrics 
Prepared by DAC-ANO Compensation in Nitric 
Acid”, International Electronic Devices and 
Materials Symposia – IEDMS 2008, November 
28-29, National Chung Hsing University, 
Taichung, Taiwan, ROC, BO-504. 
J.G.Hwu
25. P.K.Chang and 
*, 2008, “Characteristics 
of Metal-Al2O3-HfO2-Oxide-Silicon (MAHOS) 
Flash Devices Prepared by Cost-Effective in-situ 
Oxidation Method”, International Electronic 
Devices and Materials Symposia – IEDMS 2008, 
November 28-29, National Chung Hsing 
University, Taichung, Taiwan, ROC, AO-502. 
J.G.Hwu
26. H.L.Chen, C.J.Lee, and 
*, 2008, “Determination 
of Ultrathin Oxide Thickness from Depletion 
Region of C-V Curves”, International Electronic 
Devices and Materials Symposia – IEDMS 2008, 
November 28-29, National Chung Hsing 
University, Taichung, Taiwan, ROC, CO-525. 
J.G.Hwu
Devices and Materials Symposia – IEDMS 2008, 
November 28-29, National Chung Hsing 
University, Taichung, Taiwan, ROC, CO-437. 
*, 2008, “Effect 
of Tensile Stress on MOS Capacitors with 
Ultra-thin Gate Oxides”, International Electronic 
27. C.M Hsu, K.C.Chuang, C.Y.Yang, and J.G.Hwu
28. C.Y.Wang and 
*, 
2008, “Ultrathin Anodized Aluminum Oxide on 
4H-SiC MOS Capacitors Grown in Ammonium 
Adipate Solution”, International Electronic 
Devices and Materials Symposia – IEDMS 2008, 
November 28-29, National Chung Hsing 
University, Taichung, Taiwan, ROC, BO-504 
J.G.Hwu
29. Y.H. Shih, S.R.Lin, T.M.Wang, H.P.Lin, 
J.C.Tseng, and 
*, 2008, “Low- 
Temperature Processing Metal-Oxide- 
Semiconductor (MOS) Structure Solar Cell 
Prepared by Cost-Effective Anodization 
Technique”, Fourth International Workshop on 
New Group IV Semiconductor Nanoelectronics, 
September 25~27, Laboratory for Nanoelectronics 
and Spintronics, Research Institute of Electrical 
Communication, Tohoku University, Sendai, Japan, 
PP.11-12 
J.G.Hwu
 
*, 2008, “Temperature 
Sensing Application and Lateral Non-uniformity 
Phenomenon for MOS Capacitors with Ultra-thin 
Gate Oxides”, NSC-JST Nano Device Workshop, 
July 30-31, National Taiwan University, Taipei, 
Taiwan, Republic of China. (invited) 
[子計畫二] 
I. Journal papers 
第一年 
1. (SCI, EI) C.-Y. Peng, C.-F. Huang, Y.-C. Fu, Y.-H. 
Yang, C.-Y. Lai, S.-T. Chang, and C. W. Liu, 
“Comprehensive study of the Raman shifts of 
strained silicon and germanium,” J. Appl. Phys., 
Vol. 105, 083537, 2009. (Cited No./Self Cited 
No.= 1 / 1) 
2. (SCI, EI) C.-Y. Peng, Y.-C. Fu, C.-F. Huang, Y.-J. 
Yang, S.-T. Chang, and C.W. Liu, “Effects of 
Applied Mechanical Uniaxial and Biaxial Tensile 
Strain on the Flatband Voltage of (001), (110), 
and (111) Metal-Oxide-Silicon Capacitors,” IEEE 
Trans. on Electron Devices, Vol. 56, No. 8, pp. 
1736-1745, 2009. 
3. (SCI, EI) P.-S. Kuo, C.-Y. Peng, C.-H. Lee, Y.-Y. 
Shen, H.-C. Chang, and C. W. Liu, 
“Si/Si0.2Ge0.8/Si quantum well Schottky barrier 
diodes,” Appl. Phys. Lett., Vol. 94, 103512, 2009. 
4. (SCI, EI) C.-H. Lee, Y.-Y. Shen, C. W. Liu, S. W. 
Lee, B.-H. Lin, and C.-H. Hsu, “SiGe nanorings 
by ultrahigh vacuum chemical vapor deposition,” 
Appl. Phys. Lett., Vol. 94, 141909, 2009. 
5. (SCI, EI) C.-H. Lee, C.-Y. Yu, C. M. Lin, C. W. 
  14 
 
Meeting (ISTDM), Hsinchu, Taiwan, May 11-14, 
2008. 
6. C.-Y. Peng, Y.-H. Yang, C.-M. Lin, Y.-Y. Shen, M. 
H. Lee, and C. W. Liu, “The Process Strain 
Determination of Nickel Germanides by Raman 
Spectroscopy,” 6th International Conference on 
Silicon Epitaxy and Heterostructures (ICSI-6), p. 
123, Los Angeles, USA, May 17-22, 2009. 
第二年 
1. C.-F. Huang, H.-C. Sun, P.-S. Kuo, Y.-T. Chen, C. 
W. Liu, Y.-J. Hsu, and J.-S. Chen, “Dynamic Bias 
Temperature Instability of p-channel 
Polycrystalline Silicon Thin-film Transistors,” 
accepted by 16th IEEE International Symposium 
on the Physical and Failure Analysis of Integrated 
Circuits (IPFA2009), Suzhou, China, July 6-10, 
2009. 
2. P. S. Chen, S. W. Lee, and C. W. Liu, “Enhanced 
relaxation and thermal stability in thin SiGe films 
with an inserted Si1-yCy layer,” 6th International 
Conference on Silicon Epitaxy and 
Heterostructures (ICSI-6), P13, Los Angeles, p. 
113, USA, May 17-22, 2009. 
3. G.-L. Luo, S.-C. Huang, C.-T. Chung, Dawei Heh, 
C.-H. Chien, C.-C. Cheng, Y.-J. Lee, W.-F. Wu, 
C.-C. Hsu, M.-L. Kuo, J.-Y. Yao, M.-N. Chang, C. 
W. Liu, C.-M. Hu, C.-Y. Chang, and F.-L. Yang, 
“A Comprehensive Study of Ge1-xSix on Ge for 
the Ge nMOSFETs with Tensile Stress, Shallow 
Junctions and Reduced Leakage,” IEDM, 
Baltimore, 2009. 
4. T. M. Lu, W. Pan, D. C. Tsui, C. -H. Lee, and C. 
W. Liu, “In-plane magnetoresistivity of 
high-mobility two-dimensional electrons in an 
undoped Si/SiGe quantum well at 20 mK” March 
Meeting of The American Physical Society, 
Portland, Oregon, USA, March 15-19, 2010. 
5. “Laser Annealing and Local Heating Effects 
during Raman Measurement of Hydrogenated 
Amorphous Silicon Films,” ECS Transactions - 
CSTIC 2010, Vol. 27, Silicon Technology for 
Electronic and Photovoltaic Applications, 2010. 
6. H.-C. Chang, P.-S. Kuo, C.-Y. Peng, Y.-T. Chen, 
W.-Y. Chen, and C. W. Liu, “Optimization of A 
Saddle-like FinFET by Device Simulation for 
Sub-50nm DRAM Application,”  2009 
International Semiconductor Device Research 
Symposium (ISDRS), Maryland University, Dec., 
2009. 
第三年 
1. C. -M. Lin, Y. -T. Chen, C.-H. Lee, H.-C. Chang, 
W. -C. Chang, and C. W. Liu, "Enhanced Voltage 
Linearity of HfO2 Metal-Insulator-Metal 
Capacitors by H2O Prepulsing Treatment on 
Bottom Electrode"", 218th Meeting of 
Electrochemical Society, Las Vegas, Nevada, Oct. 
10-15, 2010. 
2. Yen Chun Fu, William Hsu, Yen-Ting Chen, 
Huang-Siang Lan, Cheng-Han Lee, Hung-Chih 
Chang, Hou-Yun Lee, Guang-Li Luo, Chao-Hsin 
Chien, C. W. Liu, Chenming Hu, and Fu-Liang 
Yang “ High mobility high on/off ratio C-V 
dispersion-free Ge n-MOSFETs and their strain 
response,” International Electron Devices Meeting 
(IEDM), 2010. 
3. C. -H. Lee, W. -H. Tu, H. T. Chang, Y. -C. Fu, S. W. 
Lee, and C. W. Liu, “SiGe quantum dots and 
nanorings on Si(111),” by 5th International SiGe 
Technology and Device Meeting (ISTDM), 
Stockholm, Sweden, May24-26, 2010. 
4. “Invited” T. M. Lu, C. -H. Lee, D. C. Tsui, and C. 
W. Liu, “High mobility two-dimensional electron 
gas in strained Si,” 5th International SiGe 
Technology and Device Meeting (ISTDM),  
Stockholm, Sweden, May24-26, 2010. 
5. “Invited” C. W. Liu, “ High mobility for physics 
and technologies” the III Nanotechnology 
International Forum , November 1-3 2010, 
Moscow. 
6. C. W. Liu, T. -H. Cheng, S. -R. Jan, C. -Y. Chen, 
and S. T. Chan, “Direct and indirect radiative 
recombination from Ge,” 7th International 
Conference on Silicon Epitaxy and 
Heterostructures (ICSI-7), Leuven, Belgium, Aug 
28 - Sep 1, 2011. 
7. C. -H. Lee, W. H. Tu, C. M. Lin, H. T. Chang, S. W. 
Lee, and C. W. Liu, “Surface Orientation Effects 
on SiGe Quantum Dots and Nanorings Formation” 
218th Meeting of Electrochemical Society, Las 
Vegas, Nevada, Oct. 10-15, 2010. 
 
[子計畫四] 
1. (100年，SCI) M. H. Lee, S. T. Chang, T.-H. Wu, 
W.-N. Tseng, “Driving Current Enhancement of 
Strained Ge (110) p-type Tunnel FETs and 
Anisotropic Effect,” accepted by IEEE Electron 
Device Letter, 2011. (第二作者) 
2. (100年，SCI) Min Hung Lee, Bin-Fong Hsieh, 
Tong-Han Wu, Shu-Tong Chang, “P-type 
Tunneling Field Effect Transistors on (100) and 
(110) Orientation Si Substrates,” accepted by 
Japanese Journal of Applied Physics, 2011. (第四
作者) 
  16 
 
cells with obvious photonic crystal effect,” 
Photovoltaic Specialists Conference (PVSC), pp. 
3514 – 3517, 2010. (第四作者/通訊作者) 
21. (99年，EI) M. H. Liao, W. S. Ho , Y.-Y. Chen, 
and S. T. Chang*, “The investigation of optimal 
Si-SiGe hetero-structure thin-film solar cell with 
theoretical calculation and quantitative analysis, ” 
Photovoltaic Specialists Conference (PVSC), pp. 
3518 – 3522, 2010. (第四作者/通訊作者) 
22. (99年，EI) Ming Tang, Shu-Tong Chang*, 
Zingway Pei, Bing-Fong Hsieh, “Nanoplate 
Structure for Photocurrent Enhancement in 
Thin Film Solar Cell,” 3rd IEEE 
International Nano Electronics Conference 
(INEC2010), pp. 271 – 272, 2010. (第二作
者/通訊作者) 
23. (99年，EI) M. H. Lee, S. T. Chang*, B.-F. 
Hsieh, and J.-J. Huang, “Analysis and 
Modeling of Nano-Crystalline Silicon TFTs 
on Flexible Substrate with Mechanical 
Strain” 3rd IEEE International Nano 
Electronics Conference (INEC2010), pp. 
654 – 655, 2010. (第二作者/通訊作者) 
24. (99 年，EI) Bing-Fong Hsieh, Shu-Tong 
Chang*, “Subband Structure and Effective 
Mass of Relaxed and Strained Ge (110) 
PMOSFETs,” The 5th international SiGe 
Technology and Device Meeting (ISTDM), 
pp.598-599, 2010. (第二作者/通訊作者) 
25. (99年，EI) Shu-Hui Liao, Shu-Tong Chang, 
and Wei-Ching Wang, “Technology CAD 
Simulation Study for Self-Heating Effects in 
Si/SiGe HBTs on Thin-Film SOI Substrates,” 
3rd IEEE International Nano Electronics 
Conference (INEC2010), pp. 1268 – 1269, 
2010. (第二作者/通訊作者) 
26. (99 年，EI) Bing-Fong Hsieh, Shu-Tong 
Chang, Ming-Hong Lee, “Hole mobility in 
SiGe inversion layers: Dependence on 
surface orientation, channel direction, and 
strain,” 3rd IEEE International Nano 
Electronics Conference (INEC2010), pp. 
606 – 607, 2010. (第二作者/通訊作者) 
 
 
97 年度專題研究計畫研究成果彙整表 
計畫主持人：胡振國 計畫編號：97-2221-E-002-233-MY3 
計畫名稱：後矽電子之增強技術--總計畫 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
