set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {7493.vo 7493_v.sdo}}
	{{"Fast Model"} {7493_fast.vo 7493_v_fast.sdo}}
}
