LIBRARY ieee ;
USE ieee.std logic 1164.all ;

PACKAGE components IS

	COMPONENT regn -- register
		GENERIC ( N : INTEGER := 8 ) ;
		PORT ( R : IN STD LOGIC VECTOR(N−1 DOWNTO 0) ;
				 Rin, Clock : IN STD LOGIC ;
				 Q : OUT STD LOGIC VECTOR(N−1 DOWNTO 0) ) ;
	END COMPONENT ;

	COMPONENT shiftr -- left-to-right shift register with async reset
		GENERIC ( K : INTEGER := 4 ) ;
		PORT ( Resetn, Clock, w : IN STD LOGIC ;
				 Q : BUFFER STD LOGIC VECTOR(1 TO K) ) ;
	END component ;
	
	COMPONENT trin -- tri-state buffers
		GENERIC ( N : INTEGER := 8 ) ;
		PORT ( X : IN STD LOGIC VECTOR(N−1 DOWNTO 0) ;
				 E : IN STD LOGIC ;
				 F : OUT STD LOGIC VECTOR(N−1 DOWNTO 0) ) ;
	END COMPONENT ;
	
END components ;