-v /tools/dk/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
../../syn/out/mapped/mydesign.v
../tb/testbench.v