{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643345816215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643345816216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 12:56:56 2022 " "Processing started: Fri Jan 28 12:56:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643345816216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643345816216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPISlave -c SPISlave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPISlave -c SPISlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643345816216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643345816759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643345816759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPISlave.v(77) " "Verilog HDL information at SPISlave.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643345828327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spislave.v 1 1 " "Found 1 design units, including 1 entities, in source file spislave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPISlave " "Found entity 1: SPISlave" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643345828333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643345828333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPISlave " "Elaborating entity \"SPISlave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643345828370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOSI_EN_r SPISlave.v(22) " "Verilog HDL or VHDL warning at SPISlave.v(22): object \"MOSI_EN_r\" assigned a value but never read" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643345828376 "|SPISlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPISlave.v(92) " "Verilog HDL assignment warning at SPISlave.v(92): truncated value with size 32 to match size of target (3)" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643345828377 "|SPISlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPISlave.v(164) " "Verilog HDL assignment warning at SPISlave.v(164): truncated value with size 32 to match size of target (3)" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643345828378 "|SPISlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPISlave.v(183) " "Verilog HDL assignment warning at SPISlave.v(183): truncated value with size 32 to match size of target (3)" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643345828378 "|SPISlave"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clk_p_w " "Found clock multiplexer Clk_p_w" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1643345828634 "|SPISlave|Clk_p_w"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clk_p_w~0 " "Found clock multiplexer Clk_p_w~0" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1643345828634 "|SPISlave|Clk_p_w~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clk_p_w~1 " "Found clock multiplexer Clk_p_w~1" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1643345828634 "|SPISlave|Clk_p_w~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1643345828634 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MOSI_i_w " "Converted tri-state buffer \"MOSI_i_w\" feeding internal logic into a wire" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1643345828777 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1643345828777 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_EN_r MISO_EN_r~_emulated MISO_EN_r~1 " "Register \"MISO_EN_r\" is converted into an equivalent circuit using register \"MISO_EN_r~_emulated\" and latch \"MISO_EN_r~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_EN_r"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_ro~reg0 MISO_ro~reg0_emulated MISO_ro~1 " "Register \"MISO_ro~reg0\" is converted into an equivalent circuit using register \"MISO_ro~reg0_emulated\" and latch \"MISO_ro~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_ro~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_cnt_after_r\[0\] MISO_cnt_after_r\[0\]~_emulated MISO_cnt_after_r\[0\]~1 " "Register \"MISO_cnt_after_r\[0\]\" is converted into an equivalent circuit using register \"MISO_cnt_after_r\[0\]~_emulated\" and latch \"MISO_cnt_after_r\[0\]~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_cnt_after_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_cnt_after_r\[1\] MISO_cnt_after_r\[1\]~_emulated MISO_cnt_after_r\[1\]~5 " "Register \"MISO_cnt_after_r\[1\]\" is converted into an equivalent circuit using register \"MISO_cnt_after_r\[1\]~_emulated\" and latch \"MISO_cnt_after_r\[1\]~5\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_cnt_after_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_cnt_after_r\[2\] MISO_cnt_after_r\[2\]~_emulated MISO_cnt_after_r\[2\]~9 " "Register \"MISO_cnt_after_r\[2\]\" is converted into an equivalent circuit using register \"MISO_cnt_after_r\[2\]~_emulated\" and latch \"MISO_cnt_after_r\[2\]~9\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_cnt_after_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[5\] MISO_DT_r\[5\]~_emulated MISO_DT_r\[5\]~1 " "Register \"MISO_DT_r\[5\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[5\]~_emulated\" and latch \"MISO_DT_r\[5\]~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[7\] MISO_DT_r\[7\]~_emulated MISO_DT_r\[7\]~5 " "Register \"MISO_DT_r\[7\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[7\]~_emulated\" and latch \"MISO_DT_r\[7\]~5\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[4\] MISO_DT_r\[4\]~_emulated MISO_DT_r\[4\]~9 " "Register \"MISO_DT_r\[4\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[4\]~_emulated\" and latch \"MISO_DT_r\[4\]~9\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[6\] MISO_DT_r\[6\]~_emulated MISO_DT_r\[6\]~13 " "Register \"MISO_DT_r\[6\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[6\]~_emulated\" and latch \"MISO_DT_r\[6\]~13\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[1\] MISO_DT_r\[1\]~_emulated MISO_DT_r\[1\]~17 " "Register \"MISO_DT_r\[1\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[1\]~_emulated\" and latch \"MISO_DT_r\[1\]~17\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[3\] MISO_DT_r\[3\]~_emulated MISO_DT_r\[3\]~21 " "Register \"MISO_DT_r\[3\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[3\]~_emulated\" and latch \"MISO_DT_r\[3\]~21\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[0\] MISO_DT_r\[0\]~_emulated MISO_DT_r\[0\]~25 " "Register \"MISO_DT_r\[0\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[0\]~_emulated\" and latch \"MISO_DT_r\[0\]~25\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[2\] MISO_DT_r\[2\]~_emulated MISO_DT_r\[2\]~29 " "Register \"MISO_DT_r\[2\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[2\]~_emulated\" and latch \"MISO_DT_r\[2\]~29\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 171 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643345828958 "|SPISlave|MISO_DT_r[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1643345828958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643345829088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/output_files/SPISlave.map.smsg " "Generated suppressed messages file C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/output_files/SPISlave.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643345829350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643345829541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643345829541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643345829713 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643345829713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643345829713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643345829713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643345829749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 12:57:09 2022 " "Processing ended: Fri Jan 28 12:57:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643345829749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643345829749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643345829749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643345829749 ""}
