
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035936                       # Number of seconds simulated
sim_ticks                                 35936340258                       # Number of ticks simulated
final_tick                               565500720195                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265839                       # Simulator instruction rate (inst/s)
host_op_rate                                   335479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2163413                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914572                       # Number of bytes of host memory used
host_seconds                                 16610.95                       # Real time elapsed on the host
sim_insts                                  4415841108                       # Number of instructions simulated
sim_ops                                    5572616784                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3517056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3904640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1383680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2405376                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11217664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3286400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3286400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27477                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30505                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18792                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 87638                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25675                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25675                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97869064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108654359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        60552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     38503643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     66934362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               312153767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        60552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             192340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          91450603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               91450603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          91450603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97869064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108654359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        60552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     38503643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     66934362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              403604371                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86178275                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004165                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25435236                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015849                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12921078                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085705                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3154546                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86831                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32004447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170269859                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004165                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15240251                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36587128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803649                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7055911                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15656306                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84403544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47816416     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656496      4.33%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3193552      3.78%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437119      4.07%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3009820      3.57%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1564734      1.85%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024977      1.21%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714940      3.22%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17985490     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84403544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359768                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975786                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33668598                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6635359                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34799828                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       550144                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749606                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075456                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6494                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201953261                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51049                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749606                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35343259                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3097156                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822196                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645865                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2745454                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195095394                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11926                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1725725                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747284                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           97                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271007891                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909697003                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909697003                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102748632                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33458                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17436                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7265521                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19236181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243883                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3269006                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183942987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33438                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147757021                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280359                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61048179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186635149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1394                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84403544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30185922     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17843280     21.14%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12000890     14.22%     71.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7630737      9.04%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7529055      8.92%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4430062      5.25%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385968      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743628      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654002      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84403544                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083779     70.21%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202434     13.11%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257450     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121567861     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017258      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15727217     10.64%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8428663      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147757021                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.714551                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543702                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010448                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381741643                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245025686                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143622283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149300723                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262216                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7024052                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          488                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1104                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281982                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749606                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2321491                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166792                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183976425                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19236181                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023655                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17416                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8015                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1104                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361922                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145185993                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14784352                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571024                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22974253                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580534                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189901                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684717                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143767977                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143622283                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93707007                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261796326                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666572                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357939                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61557881                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040377                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75653938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169522                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30350587     40.12%     40.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448609     27.03%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8367239     11.06%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290779      5.67%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3692468      4.88%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812820      2.40%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994422      2.64%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010120      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686894      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75653938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686894                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255946845                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376717529                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1774731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861783                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861783                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160385                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160385                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655494162                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197021143                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189379016                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86178275                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30755320                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24992497                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097448                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13011169                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12021271                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3246694                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89134                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30867790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170561195                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30755320                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15267965                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37518535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11263939                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6458375                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15118171                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       902243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83964687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46446152     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3289037      3.92%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2668961      3.18%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6477198      7.71%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1768434      2.11%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2256085      2.69%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1625908      1.94%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916494      1.09%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18516418     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83964687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356880                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.979167                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32294086                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6266542                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36079328                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246588                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9078134                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5256318                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42145                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203929206                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81929                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9078134                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34657979                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1475239                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1289060                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33902521                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3561746                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196756349                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41285                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1470137                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1104143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4684                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275413537                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918602093                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918602093                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168922141                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106491361                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39776                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22135                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9748573                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18336988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9349969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145844                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2882105                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186055050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147872469                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284412                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64226439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195996403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83964687                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29171121     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18117836     21.58%     56.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11761277     14.01%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8759509     10.43%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7559012      9.00%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3914191      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3340214      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       626951      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       714576      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83964687                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865697     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176080     14.45%     85.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176497     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123202353     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105793      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16362      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14677177      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7870784      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147872469                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.715890                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1218282                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381212318                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250320320                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144105808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149090751                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       556317                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7219761                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2901                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2397218                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9078134                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         578787                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81572                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186093246                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       407055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18336988                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9349969                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21832                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72913                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2433288                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145521478                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13776271                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2350990                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21435965                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20532004                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7659694                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688610                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144201882                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144105808                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93906906                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265099587                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.672183                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354233                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98960574                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121533141                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64560911                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2101752                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74886553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140224                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29151188     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20732687     27.69%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8437686     11.27%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4746442      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3872450      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1568646      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1863901      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939104      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3574449      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74886553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98960574                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121533141                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18069975                       # Number of memory references committed
system.switch_cpus1.commit.loads             11117224                       # Number of loads committed
system.switch_cpus1.commit.membars              16362                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17462008                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109505729                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474213                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3574449                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257406156                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381272037                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2213588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98960574                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121533141                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98960574                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870834                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870834                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148324                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148324                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654677073                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199140755                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188178768                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32724                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86178275                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32219323                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26288192                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2151876                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13686763                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12695418                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3334711                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94620                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33402461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175063471                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32219323                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16030129                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37945999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11223962                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5309522                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16263421                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       831677                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85712305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.525761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47766306     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3115384      3.63%     59.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4648201      5.42%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3235550      3.77%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2257333      2.63%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2208111      2.58%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1345710      1.57%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2859453      3.34%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18276257     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85712305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373868                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.031411                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34346280                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5546166                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36237955                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       527868                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9054030                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5425448                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209693406                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9054030                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36268229                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         532111                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2237616                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34804320                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2815994                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203469306                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1174544                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       957733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    285424568                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    947176188                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    947176188                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175705269                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109719272                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36658                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17518                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8356493                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18656885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9549611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113942                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3090923                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189614832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151482369                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       301684                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63206416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193443952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85712305                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767335                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915010                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30852107     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16994466     19.83%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12488373     14.57%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8204710      9.57%     79.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8217584      9.59%     89.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3968911      4.63%     94.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3523913      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       659270      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       802971      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85712305                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         826150     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163714     14.12%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169910     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126714093     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1912626      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17454      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14892026      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7946170      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151482369                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757779                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1159774                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    390138499                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252856613                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147291767                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152642143                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       474805                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7239744                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6496                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          396                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2289398                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9054030                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         288028                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51231                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189649803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       657386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18656885                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9549611                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17515                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          396                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1313368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2482079                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148698173                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13913643                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2784194                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21668505                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21130751                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7754862                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.725472                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147355515                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147291767                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95434688                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271163304                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709152                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351945                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102159765                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125926379                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63723647                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2169111                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76658275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642698                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29525528     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21856888     28.51%     67.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8258841     10.77%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4622839      6.03%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3923973      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1756051      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1680352      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1145391      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3888412      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76658275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102159765                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125926379                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18677347                       # Number of memory references committed
system.switch_cpus2.commit.loads             11417134                       # Number of loads committed
system.switch_cpus2.commit.membars              17454                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18270569                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113366154                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2604510                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3888412                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262419889                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388359823                       # The number of ROB writes
system.switch_cpus2.timesIdled                  19847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 465970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102159765                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125926379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102159765                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843564                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843564                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185447                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185447                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       667837994                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204915656                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192714537                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34908                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86178275                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31088866                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25302078                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078588                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13251991                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12262049                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3200453                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91747                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34376868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169802212                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31088866                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15462502                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35684984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10657974                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5774777                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16804673                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84380803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48695819     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1929591      2.29%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2512751      2.98%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3781124      4.48%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3673129      4.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2787912      3.30%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1659408      1.97%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2484372      2.94%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16856697     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84380803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360751                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.970360                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35511946                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5657330                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34399607                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268019                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8543900                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5264687                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203145261                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8543900                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37397034                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1093934                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1818232                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32738758                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2788939                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197226686                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1119                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1208728                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       873234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           87                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    274829406                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    918517230                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    918517230                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    170903208                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103926182                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41767                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23553                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7878242                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18278734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9687515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188284                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3089395                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183300982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147686814                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275545                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59577156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181095579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84380803                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.750242                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897064                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29540766     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18477109     21.90%     56.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11908939     14.11%     71.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8141979      9.65%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7617945      9.03%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4059000      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2992908      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       895594      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746563      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84380803                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727190     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149233     14.19%     83.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174937     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122889825     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2086933      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16683      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14578137      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8115236      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147686814                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.713736                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1051364                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007119                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381081340                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    242918657                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143539780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148738178                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       500996                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7001105                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2459010                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          143                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8543900                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         657684                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100704                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183340673                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1256802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18278734                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9687515                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23004                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          875                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1170678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2443476                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144858119                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13724173                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2828695                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21657886                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20290030                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7933713                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.680912                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143577802                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143539780                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92228584                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        258974224                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.665614                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356130                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100088910                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123013638                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60327286                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2112837                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75836903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622082                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29443623     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21691706     28.60%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7995818     10.54%     77.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4577503      6.04%     84.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3817817      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1869873      2.47%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1873973      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799404      1.05%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3767186      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75836903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100088910                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123013638                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18506134                       # Number of memory references committed
system.switch_cpus3.commit.loads             11277629                       # Number of loads committed
system.switch_cpus3.commit.membars              16682                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17643058                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110880083                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2510005                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3767186                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255410641                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375230120                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1797472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100088910                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123013638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100088910                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861017                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861017                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161417                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161417                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       651882404                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198257263                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187631455                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33364                       # number of misc regfile writes
system.l2.replacements                          87662                       # number of replacements
system.l2.tagsinuse                       8191.995189                       # Cycle average of tags in use
system.l2.total_refs                           811716                       # Total number of references to valid blocks.
system.l2.sampled_refs                          95854                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.468254                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            24.765031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.727617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2161.306442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.827169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1998.830546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.023023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    934.289751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.897725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1577.810620                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            528.726156                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            360.928995                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            251.597673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            350.264442                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003023                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.263831                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000101                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.243998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.114049                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.192604                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.064542                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.044059                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.030713                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.042757                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        68405                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41359                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        22919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        33535                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  166218                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            46996                       # number of Writeback hits
system.l2.Writeback_hits::total                 46996                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        68405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        22919                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        33535                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166218                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        68405                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41359                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        22919                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        33535                       # number of overall hits
system.l2.overall_hits::total                  166218                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27477                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        30505                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10810                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        18791                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 87637                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        30505                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10810                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        18792                       # number of demand (read+write) misses
system.l2.demand_misses::total                  87638                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27477                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        30505                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10810                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        18792                       # number of overall misses
system.l2.overall_misses::total                 87638                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       398501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1557301389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       645344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1627017772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       767755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    597796410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       516222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1018011014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4802454407                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        35712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         35712                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       398501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1557301389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       645344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1627017772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       767755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    597796410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       516222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1018046726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4802490119                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       398501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1557301389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       645344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1627017772                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       767755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    597796410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       516222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1018046726                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4802490119                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95882                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71864                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              253855                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        46996                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             46996                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95882                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71864                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33729                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253856                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95882                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71864                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33729                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253856                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.286571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.424482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.320496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.359114                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.345225                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.286571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.424482                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.320496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.359126                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.345227                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.286571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.424482                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.320496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.359126                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.345227                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56676.543618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49641.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53336.101360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45162.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55300.315449                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39709.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 54175.457081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54799.393030                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        35712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        35712                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56676.543618                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49641.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53336.101360                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45162.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55300.315449                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39709.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 54174.474564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54799.175232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56676.543618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49641.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53336.101360                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45162.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55300.315449                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39709.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 54174.474564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54799.175232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25675                       # number of writebacks
system.l2.writebacks::total                     25675                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        30505                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        18791                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            87637                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        30505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        18792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             87638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        30505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        18792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87638                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       334767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1400291977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       571260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1451425738                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       670693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    535353903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       442419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    908936661                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4298027418                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        29442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        29442                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       334767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1400291977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       571260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1451425738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       670693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    535353903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       442419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    908966103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4298056860                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       334767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1400291977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       571260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1451425738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       670693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    535353903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       442419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    908966103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4298056860                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.286571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.424482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.320496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.359114                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.345225                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.286571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.424482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.320496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.359126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.345227                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.286571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.424482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.320496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.359126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.345227                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50962.331295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43943.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47579.929126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39452.529412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49523.950324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34032.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48370.850992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49043.525201                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        29442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29442                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50962.331295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43943.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47579.929126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39452.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49523.950324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34032.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 48369.843710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49043.301536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50962.331295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43943.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47579.929126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39452.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49523.950324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34032.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 48369.843710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49043.301536                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996461                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015663955                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843310.263158                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996461                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15656294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15656294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15656294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15656294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15656294                       # number of overall hits
system.cpu0.icache.overall_hits::total       15656294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488153                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488153                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488153                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488153                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15656306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15656306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15656306                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15656306                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15656306                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15656306                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95882                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191881336                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96138                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.894818                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.512107                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.487893                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916063                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083937                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11617275                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11617275                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16737                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19326755                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19326755                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19326755                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19326755                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360880                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360925                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360925                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360925                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360925                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12285818816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12285818816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1864614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1864614                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12287683430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12287683430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12287683430                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12287683430                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11978155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11978155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19687680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19687680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19687680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19687680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030128                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030128                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018333                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018333                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34044.055686                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34044.055686                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41435.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41435.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34044.977294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34044.977294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34044.977294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34044.977294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11821                       # number of writebacks
system.cpu0.dcache.writebacks::total            11821                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264998                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264998                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265043                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265043                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95882                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95882                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95882                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2207545343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2207545343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2207545343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2207545343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2207545343                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2207545343                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004870                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23023.563787                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23023.563787                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23023.563787                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23023.563787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23023.563787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23023.563787                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996753                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020198909                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056852.639113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996753                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15118154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15118154                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15118154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15118154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15118154                       # number of overall hits
system.cpu1.icache.overall_hits::total       15118154                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       875027                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       875027                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       875027                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       875027                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       875027                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       875027                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15118171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15118171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15118171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15118171                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15118171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15118171                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51472.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51472.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51472.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51472.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51472.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51472.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       669053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       669053                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       669053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       669053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       669053                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       669053                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51465.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51465.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51465.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71864                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181155870                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72120                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2511.867304                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.712765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.287235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901222                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098778                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10464545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10464545                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6920027                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6920027                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21376                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21376                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16362                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16362                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17384572                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17384572                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17384572                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17384572                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153928                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153928                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153928                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153928                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153928                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153928                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6046938175                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6046938175                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6046938175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6046938175                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6046938175                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6046938175                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10618473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10618473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6920027                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6920027                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17538500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17538500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17538500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17538500                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014496                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008777                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008777                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008777                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008777                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39284.198944                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39284.198944                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39284.198944                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39284.198944                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39284.198944                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39284.198944                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8682                       # number of writebacks
system.cpu1.dcache.writebacks::total             8682                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82064                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82064                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82064                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71864                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71864                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2048563747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2048563747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2048563747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2048563747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2048563747                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2048563747                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28506.119156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28506.119156                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28506.119156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28506.119156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28506.119156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28506.119156                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.016486                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022613967                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208669.475162                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.016486                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025667                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740411                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16263402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16263402                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16263402                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16263402                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16263402                       # number of overall hits
system.cpu2.icache.overall_hits::total       16263402                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       945589                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       945589                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       945589                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       945589                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       945589                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       945589                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16263421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16263421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16263421                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16263421                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16263421                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16263421                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49767.842105                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49767.842105                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49767.842105                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49767.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49767.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49767.842105                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       821436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       821436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       821436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       821436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       821436                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       821436                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48319.764706                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48319.764706                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48319.764706                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48319.764706                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48319.764706                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48319.764706                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33729                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164989875                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33985                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4854.785199                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.022435                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.977565                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902431                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097569                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10588929                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10588929                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7225305                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7225305                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17454                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17454                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17814234                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17814234                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17814234                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17814234                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70361                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70361                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70361                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70361                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70361                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70361                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2453062410                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2453062410                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2453062410                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2453062410                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2453062410                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2453062410                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10659290                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10659290                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7225305                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7225305                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17884595                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17884595                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17884595                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17884595                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006601                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003934                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003934                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003934                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003934                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34863.950342                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34863.950342                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34863.950342                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34863.950342                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34863.950342                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34863.950342                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7793                       # number of writebacks
system.cpu2.dcache.writebacks::total             7793                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        36632                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        36632                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        36632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        36632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        36632                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        36632                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33729                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33729                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33729                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33729                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33729                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33729                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    820429355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    820429355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    820429355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    820429355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    820429355                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    820429355                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24324.152954                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24324.152954                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24324.152954                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24324.152954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24324.152954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24324.152954                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997090                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020028078                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056508.221774                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997090                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16804657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16804657                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16804657                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16804657                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16804657                       # number of overall hits
system.cpu3.icache.overall_hits::total       16804657                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       692507                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       692507                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       692507                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       692507                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       692507                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       692507                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16804673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16804673                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16804673                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16804673                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16804673                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16804673                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43281.687500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43281.687500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43281.687500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43281.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43281.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43281.687500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       532366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       532366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       532366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       532366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       532366                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       532366                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40951.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40951.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40951.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52327                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174134711                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52583                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3311.616131                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.227936                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.772064                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911047                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088953                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10440025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10440025                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7191225                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7191225                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17618                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17618                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16682                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16682                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17631250                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17631250                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17631250                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17631250                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134194                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134194                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2909                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2909                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137103                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137103                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137103                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137103                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5753129027                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5753129027                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    172459295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    172459295                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5925588322                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5925588322                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5925588322                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5925588322                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10574219                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10574219                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7194134                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7194134                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16682                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16682                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17768353                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17768353                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17768353                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17768353                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012691                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007716                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007716                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007716                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007716                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42871.730681                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42871.730681                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59284.735304                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59284.735304                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43219.975653                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43219.975653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43219.975653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43219.975653                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       561671                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37444.733333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18700                       # number of writebacks
system.cpu3.dcache.writebacks::total            18700                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81868                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81868                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2908                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2908                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84776                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84776                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84776                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84776                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52326                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52326                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52327                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52327                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1369138855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1369138855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        36712                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        36712                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1369175567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1369175567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1369175567                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1369175567                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26165.555460                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26165.555460                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        36712                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        36712                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26165.757009                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26165.757009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26165.757009                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26165.757009                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
