Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec  9 17:23:48 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.830        0.000                      0                   58        0.267        0.000                      0                   58        9.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.830        0.000                      0                   58        0.267        0.000                      0                   58        9.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.150ns  (logic 5.506ns (45.317%)  route 6.644ns (54.683%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 24.022 - 20.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     4.359    CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.379     4.738 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          1.001     5.740    Xn_reg_n_0_[5][1]
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.105     5.845 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.653     6.497    Y[15]_i_234_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.105     6.602 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.602    Y[15]_i_238_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.055 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.799     7.855    Y_reg[15]_i_207_n_5
    SLICE_X2Y134         LUT3 (Prop_lut3_I1_O)        0.267     8.122 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.673     8.795    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     9.063 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     9.063    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.377 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.377    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.555 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.509    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.747 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.747    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    10.958 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.239    11.197    Y_reg[11]_i_118_n_4
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.250    11.447 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000    11.447    Y[11]_i_91_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.779 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    11.779    Y_reg[11]_i_82_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.959 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.954    12.913    Y_reg[15]_i_103_n_7
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.249    13.162 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    13.162    Y[15]_i_71_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    13.505 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    14.366    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.616 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.616    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    15.146 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    15.655    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    15.912 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    15.912    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.244 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.244    Y_reg[15]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.509 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    16.509    Y0[17]
    SLICE_X1Y121         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    24.022    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.294    24.315    
                         clock uncertainty           -0.035    24.280    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    24.339    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         24.339    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.066ns  (logic 5.422ns (44.936%)  route 6.644ns (55.064%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 24.022 - 20.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     4.359    CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.379     4.738 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          1.001     5.740    Xn_reg_n_0_[5][1]
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.105     5.845 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.653     6.497    Y[15]_i_234_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.105     6.602 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.602    Y[15]_i_238_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.055 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.799     7.855    Y_reg[15]_i_207_n_5
    SLICE_X2Y134         LUT3 (Prop_lut3_I1_O)        0.267     8.122 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.673     8.795    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     9.063 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     9.063    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.377 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.377    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.555 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.509    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.747 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.747    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    10.958 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.239    11.197    Y_reg[11]_i_118_n_4
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.250    11.447 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000    11.447    Y[11]_i_91_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.779 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    11.779    Y_reg[11]_i_82_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.959 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.954    12.913    Y_reg[15]_i_103_n_7
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.249    13.162 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    13.162    Y[15]_i_71_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    13.505 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    14.366    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.616 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.616    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    15.146 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    15.655    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    15.912 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    15.912    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    16.244 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.244    Y_reg[15]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    16.425 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.425    Y0[16]
    SLICE_X1Y121         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    24.022    CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.294    24.315    
                         clock uncertainty           -0.035    24.280    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    24.339    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         24.339    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.759ns  (logic 5.115ns (43.499%)  route 6.644ns (56.501%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 24.024 - 20.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     4.359    CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.379     4.738 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          1.001     5.740    Xn_reg_n_0_[5][1]
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.105     5.845 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.653     6.497    Y[15]_i_234_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.105     6.602 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.602    Y[15]_i_238_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.055 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.799     7.855    Y_reg[15]_i_207_n_5
    SLICE_X2Y134         LUT3 (Prop_lut3_I1_O)        0.267     8.122 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.673     8.795    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     9.063 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     9.063    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.377 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.377    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.555 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.509    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.747 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.747    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    10.958 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.239    11.197    Y_reg[11]_i_118_n_4
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.250    11.447 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000    11.447    Y[11]_i_91_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.779 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    11.779    Y_reg[11]_i_82_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.959 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.954    12.913    Y_reg[15]_i_103_n_7
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.249    13.162 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    13.162    Y[15]_i_71_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    13.505 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    14.366    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.616 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.616    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    15.146 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.510    15.655    Y_reg[15]_i_15_n_4
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.257    15.912 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    15.912    Y[15]_i_3_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    16.118 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.118    Y0[15]
    SLICE_X1Y120         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    24.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.294    24.317    
                         clock uncertainty           -0.035    24.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    24.341    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         24.341    
                         arrival time                         -16.118    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.515ns  (logic 5.063ns (43.969%)  route 6.452ns (56.031%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 24.024 - 20.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     4.359    CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.379     4.738 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          1.001     5.740    Xn_reg_n_0_[5][1]
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.105     5.845 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.653     6.497    Y[15]_i_234_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.105     6.602 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.602    Y[15]_i_238_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.055 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.799     7.855    Y_reg[15]_i_207_n_5
    SLICE_X2Y134         LUT3 (Prop_lut3_I1_O)        0.267     8.122 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.673     8.795    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     9.063 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     9.063    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.377 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.377    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.555 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.509    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.747 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.747    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    10.958 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.239    11.197    Y_reg[11]_i_118_n_4
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.250    11.447 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000    11.447    Y[11]_i_91_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.779 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    11.779    Y_reg[11]_i_82_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.959 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.954    12.913    Y_reg[15]_i_103_n_7
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.249    13.162 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    13.162    Y[15]_i_71_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    13.505 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    14.366    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.616 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.616    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    15.097 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.318    15.414    Y_reg[15]_i_15_n_5
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.253    15.667 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    15.667    Y[15]_i_4_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    15.874 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.874    Y0[14]
    SLICE_X1Y120         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    24.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.294    24.317    
                         clock uncertainty           -0.035    24.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    24.341    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         24.341    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.142ns  (logic 4.746ns (42.594%)  route 6.396ns (57.406%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 24.024 - 20.000 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.559     4.359    CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.379     4.738 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          1.001     5.740    Xn_reg_n_0_[5][1]
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.105     5.845 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.653     6.497    Y[15]_i_234_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.105     6.602 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.602    Y[15]_i_238_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.055 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.799     7.855    Y_reg[15]_i_207_n_5
    SLICE_X2Y134         LUT3 (Prop_lut3_I1_O)        0.267     8.122 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.673     8.795    Y[11]_i_146_n_0
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.268     9.063 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     9.063    Y[11]_i_150_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.377 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.377    Y_reg[11]_i_126_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.555 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.954    10.509    Y1[11]
    SLICE_X2Y130         LUT2 (Prop_lut2_I0_O)        0.238    10.747 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000    10.747    Y[11]_i_127_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    10.958 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.239    11.197    Y_reg[11]_i_118_n_4
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.250    11.447 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000    11.447    Y[11]_i_91_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.779 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    11.779    Y_reg[11]_i_82_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.959 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.954    12.913    Y_reg[15]_i_103_n_7
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.249    13.162 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    13.162    Y[15]_i_71_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    13.505 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.861    14.366    Y_reg[15]_i_56_n_6
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.250    14.616 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    14.616    Y[15]_i_23_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    14.803 r  Y_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.262    15.065    Y_reg[15]_i_15_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    15.315 r  Y[15]_i_5/O
                         net (fo=1, routed)           0.000    15.315    Y[15]_i_5_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    15.502 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.502    Y0[13]
    SLICE_X1Y120         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    24.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.294    24.317    
                         clock uncertainty           -0.035    24.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    24.341    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         24.341    
                         arrival time                         -15.502    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             9.033ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.957ns  (logic 4.901ns (44.728%)  route 6.056ns (55.272%))
  Logic Levels:           16  (CARRY4=10 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 24.024 - 20.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][0]/Q
                         net (fo=16, routed)          1.367     6.097    Xn_reg[4]__0[0]
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.105     6.202 r  Y[3]_i_50/O
                         net (fo=1, routed)           0.405     6.607    Y[3]_i_50_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.936 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.936    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.201 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.939     8.139    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.266     8.405 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.610     9.016    Y[7]_i_46_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     9.497 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.497    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.678 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526    10.204    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.453 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.453    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.785 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.785    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.050 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.861    11.911    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    12.161 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    12.161    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.642 r  Y_reg[11]_i_46/O[2]
                         net (fo=1, routed)           0.839    13.480    Y_reg[11]_i_46_n_5
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.733 r  Y[11]_i_20/O
                         net (fo=1, routed)           0.000    13.733    Y[11]_i_20_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    14.028 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.510    14.538    Y_reg[11]_i_15_n_4
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.257    14.795 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    14.795    Y[11]_i_3_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.127 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.127    Y_reg[11]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    15.308 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.308    Y0[12]
    SLICE_X1Y120         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    24.024    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.294    24.317    
                         clock uncertainty           -0.035    24.282    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.059    24.341    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         24.341    
                         arrival time                         -15.308    
  -------------------------------------------------------------------
                         slack                                  9.033    

Slack (MET) :             9.341ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 4.594ns (43.135%)  route 6.056ns (56.865%))
  Logic Levels:           15  (CARRY4=9 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.550     4.350    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.379     4.729 r  Xn_reg[4][0]/Q
                         net (fo=16, routed)          1.367     6.097    Xn_reg[4]__0[0]
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.105     6.202 r  Y[3]_i_50/O
                         net (fo=1, routed)           0.405     6.607    Y[3]_i_50_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.936 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.936    Y_reg[3]_i_44_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.201 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.939     8.139    Y_reg[11]_i_124_n_6
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.266     8.405 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.610     9.016    Y[7]_i_46_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.481     9.497 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.497    Y_reg[7]_i_41_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.678 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.526    10.204    Y2[7]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.249    10.453 r  Y[7]_i_42/O
                         net (fo=1, routed)           0.000    10.453    Y[7]_i_42_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.785 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.785    Y_reg[7]_i_40_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.050 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.861    11.911    Y_reg[11]_i_82_n_6
    SLICE_X1Y124         LUT2 (Prop_lut2_I1_O)        0.250    12.161 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000    12.161    Y[11]_i_57_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.642 r  Y_reg[11]_i_46/O[2]
                         net (fo=1, routed)           0.839    13.480    Y_reg[11]_i_46_n_5
    SLICE_X0Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.733 r  Y[11]_i_20/O
                         net (fo=1, routed)           0.000    13.733    Y[11]_i_20_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    14.028 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.510    14.538    Y_reg[11]_i_15_n_4
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.257    14.795 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    14.795    Y[11]_i_3_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    15.001 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.001    Y0[11]
    SLICE_X1Y119         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    24.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.294    24.318    
                         clock uncertainty           -0.035    24.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    24.342    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         24.342    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  9.341    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.462ns  (logic 4.799ns (45.871%)  route 5.663ns (54.129%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.948     5.685    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.790 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.497     6.286    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.604 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.604    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.784 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.457    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.706 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.706    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.186 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.971     9.158    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.402 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.402    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.593 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.927    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245    10.172 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000    10.172    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.653 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.861    11.514    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    11.767 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    11.767    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.974 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.812    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    13.065 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    13.065    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.397 r  Y_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.397    Y_reg[7]_i_14_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.577 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.540    14.117    Y_reg[11]_i_15_n_7
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.249    14.366 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000    14.366    Y[11]_i_6_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    14.819 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.819    Y0[10]
    SLICE_X1Y119         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    24.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.294    24.318    
                         clock uncertainty           -0.035    24.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    24.342    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         24.342    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                  9.523    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 4.734ns (45.665%)  route 5.633ns (54.335%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.948     5.685    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.790 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.497     6.286    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.604 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.604    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.784 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.457    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.706 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.706    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.186 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.971     9.158    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.402 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.402    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.593 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.927    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245    10.172 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000    10.172    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.653 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.861    11.514    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    11.767 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    11.767    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.974 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.812    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    13.065 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    13.065    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.360 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.510    13.870    Y_reg[7]_i_14_n_4
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.257    14.127 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    14.127    Y[7]_i_3_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.459 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.459    Y_reg[7]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.724 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.724    Y0[9]
    SLICE_X1Y119         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    24.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.294    24.318    
                         clock uncertainty           -0.035    24.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    24.342    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         24.342    
                         arrival time                         -14.724    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 4.650ns (45.222%)  route 5.633ns (54.778%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.948     5.685    Xn_reg_n_0_[5][2]
    SLICE_X0Y132         LUT6 (Prop_lut6_I1_O)        0.105     5.790 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.497     6.286    Y[3]_i_63_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.604 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.604    Y_reg[3]_i_58_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.784 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.673     7.457    Y_reg[11]_i_160_n_7
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.249     7.706 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.706    Y[7]_i_64_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.186 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.971     9.158    Y1[5]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.244     9.402 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     9.402    Y[7]_i_57_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     9.593 r  Y_reg[7]_i_53/O[1]
                         net (fo=1, routed)           0.335     9.927    Y_reg[7]_i_53_n_6
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.245    10.172 r  Y[7]_i_44/O
                         net (fo=1, routed)           0.000    10.172    Y[7]_i_44_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.653 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.861    11.514    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    11.767 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    11.767    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.974 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.839    12.812    Y_reg[7]_i_27_n_5
    SLICE_X0Y118         LUT2 (Prop_lut2_I1_O)        0.253    13.065 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    13.065    Y[7]_i_17_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.360 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.510    13.870    Y_reg[7]_i_14_n_4
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.257    14.127 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    14.127    Y[7]_i_3_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.459 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.459    Y_reg[7]_i_1_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.640 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.640    Y0[8]
    SLICE_X1Y119         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    20.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    22.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    24.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.294    24.318    
                         clock uncertainty           -0.035    24.283    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.059    24.342    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         24.342    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  9.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.873%)  route 0.213ns (60.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.213     1.901    Xn_reg[4]__0[1]
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.921     2.078    CLK_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.066     1.634    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Xn_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.999%)  route 0.221ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Xn_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[4][7]/Q
                         net (fo=20, routed)          0.221     1.912    Xn_reg[4]__0[7]
    SLICE_X1Y134         FDRE                                         r  Xn_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  Xn_reg[5][7]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.072     1.642    Xn_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Xn_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.159%)  route 0.260ns (64.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.642     1.547    CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  Xn_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Xn_reg[3][8]/Q
                         net (fo=20, routed)          0.260     1.948    Xn_reg[3]__0[8]
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][8]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.066     1.650    Xn_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][0]/Q
                         net (fo=16, routed)          0.235     1.930    Xn_reg[2]__0[0]
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.564    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.057     1.621    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Xn_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.853%)  route 0.302ns (68.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[3][3]/Q
                         net (fo=21, routed)          0.302     1.992    Xn_reg[3]__0[3]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][3]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.070     1.654    Xn_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Xn_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.576%)  route 0.292ns (67.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  Xn_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][5]/Q
                         net (fo=18, routed)          0.292     1.990    Xn_reg[1]__0[5]
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/C
                         clock pessimism             -0.509     1.567    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.066     1.633    Xn_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Xn_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.917%)  route 0.364ns (72.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[3][6]/Q
                         net (fo=18, routed)          0.364     2.054    Xn_reg[3]__0[6]
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][6]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.057     1.641    Xn_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 Xn_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.008%)  route 0.381ns (72.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Xn_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][8]/Q
                         net (fo=20, routed)          0.381     2.080    Xn_reg[1]__0[8]
    SLICE_X4Y118         FDRE                                         r  Xn_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.919     2.076    CLK_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  Xn_reg[2][8]/C
                         clock pessimism             -0.485     1.590    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.066     1.656    Xn_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Xn_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.670%)  route 0.369ns (72.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][6]/Q
                         net (fo=18, routed)          0.369     2.063    Xn_reg[2]__0[6]
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][6]/C
                         clock pessimism             -0.509     1.562    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066     1.628    Xn_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Xn_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Xn_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.415%)  route 0.414ns (74.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][5]/Q
                         net (fo=18, routed)          0.414     2.105    Xn_reg[3]__0[5]
    SLICE_X1Y126         FDRE                                         r  Xn_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.914     2.071    CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  Xn_reg[4][5]/C
                         clock pessimism             -0.485     1.585    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.061     1.646    Xn_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y108   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y108   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y111   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y110   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y110   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y110   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y110   Xn_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y120   Y_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y120   Y_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y120   Y_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y120   Y_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y121   Y_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y121   Y_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y121   Y_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y121   Y_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117   Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117   Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y116   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y133   Xn_reg[5][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y133   Xn_reg[5][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y108   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y108   Xn_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108   Xn_reg[1][3]/C



