
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106784                       # Number of seconds simulated
sim_ticks                                106784191149                       # Number of ticks simulated
final_tick                               633778088427                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135027                       # Simulator instruction rate (inst/s)
host_op_rate                                   170383                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6551872                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887732                       # Number of bytes of host memory used
host_seconds                                 16298.27                       # Real time elapsed on the host
sim_insts                                  2200710298                       # Number of instructions simulated
sim_ops                                    2776942644                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9365888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5062272                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14431616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1933312                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1933312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73171                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39549                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112747                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15104                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15104                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87708563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47406568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135147496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18104852                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18104852                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18104852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87708563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47406568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153252348                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256077198                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21945887                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17783009                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015308                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8971625                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284205                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465938                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91340                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185591099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121973463                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21945887                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750143                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26722714                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6173555                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5809731                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11616679                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222238200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195515486     87.98%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483965      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959835      0.88%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593947      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998394      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555902      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184341      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741661      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13204669      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222238200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085700                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476315                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183482312                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7979364                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26612506                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        91090                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4072922                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779759                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149597579                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76425                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4072922                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183990589                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2690567                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3781764                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26161787                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1540565                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149460071                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        50069                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        283626                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       272819                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210263962                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697417439                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697417439                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39568444                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35670                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19129                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4785379                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14546660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7205539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134517                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597754                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148386298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139386924                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24766356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51566636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2576                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222238200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162109538     72.94%     72.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25792626     11.61%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12501269      5.63%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8342549      3.75%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7718548      3.47%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2589808      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2675436      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379143      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129283      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222238200                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400483     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136140     20.21%     79.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136859     20.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117079044     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113665      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13029957      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147724      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139386924                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673482                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004832                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501831681                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173188766                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135811227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140060406                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       353371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3312723                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1025                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          468                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179813                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4072922                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1812736                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101736                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148421942                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14546660                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7205539                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19110                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84821                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          468                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238179                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136848351                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12580116                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2538571                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19726398                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19403984                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7146282                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534403                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135811720                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135811227                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80452718                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222060652                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530353                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362301                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25614578                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016848                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218165278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367464                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166588345     76.36%     76.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24279653     11.13%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10599977      4.86%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6013818      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360140      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710631      0.78%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326254      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954597      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331863      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218165278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331863                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364257376                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300920922                       # The number of ROB writes
system.switch_cpus0.timesIdled                3025963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33838998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.560772                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.560772                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390507                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390507                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616426680                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189168178                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138138253                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256077198                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22114945                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17944727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2033880                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8980243                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8373161                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2400314                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96009                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191502247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123333206                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22114945                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10773475                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27152970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6214529                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6265216                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11833706                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2031572                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229074825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.661398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201921855     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1888484      0.82%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3446418      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3177273      1.39%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2019301      0.88%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1661039      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          951065      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          967359      0.42%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13042031      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229074825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086360                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481625                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189534892                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8250178                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27087205                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48379                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4154167                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3823633                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151410207                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4154167                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190023225                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1438005                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5681482                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26618491                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1159444                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151281826                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        203384                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       494143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214566073                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704720370                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704720370                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176544642                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38021431                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34767                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17384                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4252249                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14299875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7386515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84747                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1641535                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150269206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141834036                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119252                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22760323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48019489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    229074825                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.619160                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167899994     73.29%     73.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25903096     11.31%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13933009      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7063243      3.08%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8397748      3.67%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2727082      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2552503      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       451427      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146723      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229074825                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         427782     59.51%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149256     20.76%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141770     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119262995     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2034256      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17383      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13156123      9.28%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7363279      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141834036                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553872                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             718808                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005068                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    513580957                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173064509                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138763935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142552844                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277809                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2790790                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95592                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4154167                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1020897                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119165                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150303974                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14299875                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7386515                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17384                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1083549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2219006                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139792258                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12694193                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2041778                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20057295                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19731558                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7363102                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.545899                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138763979                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138763935                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80102344                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223122584                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.541883                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102819094                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126600791                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23703491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2059732                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224920658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562869                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171605194     76.30%     76.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24545870     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12728543      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4089354      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5620963      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1884699      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1090674      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964506      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2390855      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224920658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102819094                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126600791                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18800008                       # Number of memory references committed
system.switch_cpus1.commit.loads             11509085                       # Number of loads committed
system.switch_cpus1.commit.membars              17384                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18273514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114057628                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2611201                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2390855                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           372834085                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304762771                       # The number of ROB writes
system.switch_cpus1.timesIdled                2969671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27002373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102819094                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126600791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102819094                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.490561                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.490561                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.401516                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.401516                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628765358                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194203242                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139707113                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34768                       # number of misc regfile writes
system.l20.replacements                         80422                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             264                       # Total number of references to valid blocks.
system.l20.sampled_refs                         80486                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.003280                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.694241                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.006884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    57.267395                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.031481                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.104598                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.894803                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000492                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          264                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    264                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7238                       # number of Writeback hits
system.l20.Writeback_hits::total                 7238                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          264                       # number of demand (read+write) hits
system.l20.demand_hits::total                     264                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          264                       # number of overall hits
system.l20.overall_hits::total                    264                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        73171                       # number of ReadReq misses
system.l20.ReadReq_misses::total                73184                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        73171                       # number of demand (read+write) misses
system.l20.demand_misses::total                 73184                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        73171                       # number of overall misses
system.l20.overall_misses::total                73184                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2473492                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  15069920891                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    15072394383                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2473492                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  15069920891                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     15072394383                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2473492                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  15069920891                       # number of overall miss cycles
system.l20.overall_miss_latency::total    15072394383                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73435                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73448                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7238                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7238                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73435                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73448                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73435                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73448                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.996405                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.996406                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.996405                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.996406                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.996405                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.996406                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205954.830343                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205952.043930                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205954.830343                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205952.043930                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205954.830343                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205952.043930                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6971                       # number of writebacks
system.l20.writebacks::total                     6971                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        73171                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           73184                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        73171                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            73184                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        73171                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           73184                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10682310125                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10684004686                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10682310125                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10684004686                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1694561                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10682310125                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10684004686                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.996405                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.996406                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.996405                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.996406                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.996405                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.996406                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145991.036408                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145988.258171                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145991.036408                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145988.258171                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130350.846154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145991.036408                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145988.258171                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         48041                       # number of replacements
system.l21.tagsinuse                               64                       # Cycle average of tags in use
system.l21.total_refs                             347                       # Total number of references to valid blocks.
system.l21.sampled_refs                         48105                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.007213                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.666537                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.025996                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    52.266415                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.041052                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.182290                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000406                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.816663                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000641                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          347                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    347                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8478                       # number of Writeback hits
system.l21.Writeback_hits::total                 8478                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          347                       # number of demand (read+write) hits
system.l21.demand_hits::total                     347                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          347                       # number of overall hits
system.l21.overall_hits::total                    347                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        39549                       # number of ReadReq misses
system.l21.ReadReq_misses::total                39563                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        39549                       # number of demand (read+write) misses
system.l21.demand_misses::total                 39563                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        39549                       # number of overall misses
system.l21.overall_misses::total                39563                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2424323                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8044655290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8047079613                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2424323                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8044655290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8047079613                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2424323                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8044655290                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8047079613                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39896                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39910                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8478                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8478                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39896                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39910                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39896                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39910                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.991302                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.991305                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.991302                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.991305                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.991302                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.991305                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203409.828061                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203399.125774                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203409.828061                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203399.125774                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 173165.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203409.828061                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203399.125774                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8133                       # number of writebacks
system.l21.writebacks::total                     8133                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        39549                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           39563                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        39549                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            39563                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        39549                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           39563                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5664261666                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5665844024                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5664261666                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5665844024                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1582358                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5664261666                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5665844024                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.991302                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.991305                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.991302                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.991305                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.991302                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.991305                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143221.362512                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143210.677249                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143221.362512                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143210.677249                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113025.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143221.362512                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143210.677249                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996689                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011624287                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060334.596741                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11616663                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11616663                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11616663                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11616663                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11616663                       # number of overall hits
system.cpu0.icache.overall_hits::total       11616663                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100024                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100024                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11616679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11616679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11616679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11616679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11616679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11616679                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73435                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179481108                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73691                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.590615                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.054353                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.945647                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417693                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18822                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18822                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410351                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410351                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410351                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410351                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184257                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184257                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184257                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184257                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184257                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41022803432                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41022803432                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41022803432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41022803432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41022803432                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41022803432                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9601950                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9601950                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16594608                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16594608                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16594608                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16594608                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019190                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019190                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011103                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011103                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011103                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011103                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 222639.049979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 222639.049979                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 222639.049979                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 222639.049979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 222639.049979                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 222639.049979                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7238                       # number of writebacks
system.cpu0.dcache.writebacks::total             7238                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110822                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110822                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110822                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110822                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73435                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15711103289                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15711103289                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15711103289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15711103289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15711103289                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15711103289                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007648                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007648                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004425                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004425                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213945.711023                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 213945.711023                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 213945.711023                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 213945.711023                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 213945.711023                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 213945.711023                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997074                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009732540                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180847.818575                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997074                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11833690                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11833690                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11833690                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11833690                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11833690                       # number of overall hits
system.cpu1.icache.overall_hits::total       11833690                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3021435                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3021435                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3021435                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3021435                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11833706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11833706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11833706                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11833706                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11833706                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11833706                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188839.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188839.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188839.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2540523                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2540523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2540523                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181465.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181465.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39896                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168233495                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40152                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4189.915695                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.263612                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.736388                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9538304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9538304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7257895                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7257895                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17384                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17384                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16796199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16796199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16796199                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16796199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120397                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120397                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120397                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120397                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120397                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27149029959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27149029959                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27149029959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27149029959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27149029959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27149029959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9658701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9658701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7257895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7257895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16916596                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16916596                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16916596                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16916596                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225495.900720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225495.900720                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 225495.900720                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 225495.900720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 225495.900720                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 225495.900720                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8478                       # number of writebacks
system.cpu1.dcache.writebacks::total             8478                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80501                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80501                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80501                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39896                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39896                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39896                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39896                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8406992151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8406992151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8406992151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8406992151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8406992151                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8406992151                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210722.682750                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210722.682750                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210722.682750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210722.682750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210722.682750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210722.682750                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
