$date
	Mon Aug 28 16:12:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_4_LUT_Baungarten $end
$var wire 1 ! o_Data $end
$var reg 1 " i_Data $end
$var reg 4 # i_LUT [3:0] $end
$var reg 4 $ i_addr_load_data [3:0] $end
$var reg 1 % i_config_enable $end
$scope module DUT $end
$var wire 1 " i_Data $end
$var wire 4 & i_LUT [3:0] $end
$var wire 4 ' i_addr_load_data [3:0] $end
$var wire 1 % i_config_enable $end
$var reg 1 ! o_Data $end
$var reg 16 ( r_data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 (
b0 '
b0 &
1%
b0 $
b0 #
0"
x!
$end
#50
bx1 (
1"
#100
bx11 (
b1 $
b1 '
#150
bx111 (
b10 $
b10 '
#200
bx1111 (
b11 $
b11 '
#250
bx11111 (
b100 $
b100 '
#300
bx111111 (
b101 $
b101 '
#350
bx1111111 (
b110 $
b110 '
#400
bx11111111 (
b111 $
b111 '
#450
bx111111111 (
b1000 $
b1000 '
#500
bx0111111111 (
0"
b1001 $
b1001 '
#550
bx00111111111 (
b1010 $
b1010 '
#600
bx000111111111 (
b1011 $
b1011 '
#650
bx0000111111111 (
b1100 $
b1100 '
#700
bx00000111111111 (
b1101 $
b1101 '
#750
bx000000111111111 (
b1110 $
b1110 '
#800
b111111111 (
b1111 $
b1111 '
#900
1!
0%
#950
b1 #
b1 &
#1000
b10 #
b10 &
#1050
b11 #
b11 &
#1100
b100 #
b100 &
#1150
b101 #
b101 &
#1200
b110 #
b110 &
#1250
b111 #
b111 &
#1300
b1000 #
b1000 &
#1350
0!
b1001 #
b1001 &
#1400
b1010 #
b1010 &
#1450
b1011 #
b1011 &
#1500
b1100 #
b1100 &
#1550
b1101 #
b1101 &
#1600
b1110 #
b1110 &
#1650
b1111 #
b1111 &
#1700
1!
b0 #
b0 &
#1850
