{"vcs1":{"timestamp_begin":1700156708.642215635, "rt":9.49, "ut":8.42, "st":0.74}}
{"vcselab":{"timestamp_begin":1700156718.210676318, "rt":1.17, "ut":0.36, "st":0.20}}
{"link":{"timestamp_begin":1700156719.458633034, "rt":0.44, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700156708.010092277}
{"VCS_COMP_START_TIME": 1700156708.010092277}
{"VCS_COMP_END_TIME": 1700156728.115069147}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370140}}
{"stitch_vcselab": {"peak_mem": 240016}}
