{
 "session": {
  "name": "Emulation-HW",
  "uuid": "051a501a-5d8d-4eb8-a529-611332f83369",
  "description": "Vitis IDE session Emulation-HW",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/home/centos/workspace/Pipe_system_hw_link/Emulation-HW/guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/home/centos/workspace/Pipe_system_hw_link/Emulation-HW/guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": []
 },
 "violation_count": 1,
 "waived_count": 0,
 "affirmation_count": 3,
 "violations": {
  "hashmap": {
   "45": {
    "id": 45,
    "severity": "SEV_WARNING",
    "rule_key": "ACCELERATOR-SLR-01",
    "examples": {
     "uri": [
      {
       "link_text": "This page",
       "url": {
        "scheme": "HTTPS",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2021.1;d=ACCELERATOR-SLR-01.html",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "The compute unit !%0! is located in SLR1 while its port !%2! is connected to a memory in SLR0.",
     "args": {
      "arg": [
       {
        "ref": {
         "type": "COMPUTE_UNIT",
         "name": "krnl_stream_vadd_1",
         "id": 0,
         "uuid": ""
        },
        "string_val": ""
       },
       {
        "string_val": "SLR1"
       },
       {
        "ref": {
         "type": "COMPUTE_UNIT_PORT",
         "name": "krnl_stream_vadd_1/m_axi_gmem",
         "id": 0,
         "uuid": ""
        },
        "string_val": ""
       },
       {
        "string_val": "SLR0"
       }
      ]
     }
    },
    "resolution": {
     "text": "Consider using a memory located in the same SLR, especially if not adjacent. In the [connectivity] section of your config file, use the 'slr' and 'sp' keywords (e.g., slr=vadd1:SLR0, sp=vadd1.a:DDR[0]).",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "This page",
         "url": {
          "scheme": "HTTPS",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2021.1;d=ACCELERATOR-SLR-01.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "System",
     "2": "Performance"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 },
 "affirmations": {
  "hashmap": {
   "44": {
    "id": 44,
    "rule_key": "SYSLINK-1",
    "examples": {
     "uri": []
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Created top level block diagram design dr.bd.tcl",
     "args": {
      "arg": [
       {
        "string_val": "dr.bd.tcl"
       }
      ]
     }
    },
    "categories": {},
    "extended_categories": {},
    "group": ""
   },
   "46": {
    "id": 46,
    "rule_key": "ACCELERATOR-SLR-01",
    "examples": {
     "uri": [
      {
       "link_text": "This page",
       "url": {
        "scheme": "HTTPS",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2021.1;d=ACCELERATOR-SLR-01.html",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "The compute unit !%0! is located in SLR1 while its port !%2! is connected to a memory in SLR1.",
     "args": {
      "arg": [
       {
        "ref": {
         "type": "COMPUTE_UNIT",
         "name": "krnl_stream_vadd_1",
         "id": 0,
         "uuid": ""
        },
        "string_val": ""
       },
       {
        "string_val": "SLR1"
       },
       {
        "ref": {
         "type": "COMPUTE_UNIT_PORT",
         "name": "krnl_stream_vadd_1/m_axi_gmem",
         "id": 0,
         "uuid": ""
        },
        "string_val": ""
       },
       {
        "string_val": "SLR1"
       }
      ]
     }
    },
    "resolution": {
     "text": "Consider using a memory located in the same SLR, especially if not adjacent. In the [connectivity] section of your config file, use the 'slr' and 'sp' keywords (e.g., slr=vadd1:SLR0, sp=vadd1.a:DDR[0])."
    },
    "categories": {
     "0": "Accelerator",
     "1": "System",
     "2": "Performance"
    },
    "extended_categories": {},
    "group": ""
   },
   "47": {
    "id": 47,
    "rule_key": "ACCELERATOR-SLR-01",
    "examples": {
     "uri": [
      {
       "link_text": "This page",
       "url": {
        "scheme": "HTTPS",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2021.1;d=ACCELERATOR-SLR-01.html",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "The compute unit !%0! is located in SLR1 while its port !%2! is connected to a memory in SLR1.",
     "args": {
      "arg": [
       {
        "ref": {
         "type": "COMPUTE_UNIT",
         "name": "krnl_stream_vmult_1",
         "id": 0,
         "uuid": ""
        },
        "string_val": ""
       },
       {
        "string_val": "SLR1"
       },
       {
        "ref": {
         "type": "COMPUTE_UNIT_PORT",
         "name": "krnl_stream_vmult_1/m_axi_gmem",
         "id": 0,
         "uuid": ""
        },
        "string_val": ""
       },
       {
        "string_val": "SLR1"
       }
      ]
     }
    },
    "resolution": {
     "text": "Consider using a memory located in the same SLR, especially if not adjacent. In the [connectivity] section of your config file, use the 'slr' and 'sp' keywords (e.g., slr=vadd1:SLR0, sp=vadd1.a:DDR[0])."
    },
    "categories": {
     "1": "System",
     "2": "Performance",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "group": ""
   }
  }
 },
 "specs_violated": {
  "hashmap": {
   "ACCELERATOR-SLR-01": {
    "key": "ACCELERATOR-SLR-01",
    "full_name": "SLR assignments and memory connectivity",
    "owner": "vitis",
    "raw_msg": "The compute unit %REF is located in %s while its port %REF is connected to a memory in %s.",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "System",
     "2": "Performance"
    },
    "resolution_msg": "Consider using a memory located in the same SLR, especially if not adjacent. In the [connectivity] section of your config file, use the 'slr' and 'sp' keywords (e.g., slr=vadd1:SLR0, sp=vadd1.a:DDR[0]).",
    "examples": {
     "uri": [
      {
       "link_text": "This page",
       "url": {
        "scheme": "HTTPS",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2021.1;d=ACCELERATOR-SLR-01.html",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_WARNING",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": false,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 },
 "specs_affirmed": {
  "hashmap": {
   "SYSLINK-1": {
    "key": "SYSLINK-1",
    "full_name": "system_link Top Level BD Creation",
    "owner": "system_link",
    "raw_msg": "Created top level block diagram design %STR",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {},
    "resolution_msg": "",
    "severity": "SEV_FATAL",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {},
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "ACCELERATOR-SLR-01": {
    "key": "ACCELERATOR-SLR-01",
    "full_name": "SLR assignments and memory connectivity",
    "owner": "vitis",
    "raw_msg": "The compute unit %REF is located in %s while its port %REF is connected to a memory in %s.",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "System",
     "2": "Performance"
    },
    "resolution_msg": "Consider using a memory located in the same SLR, especially if not adjacent. In the [connectivity] section of your config file, use the 'slr' and 'sp' keywords (e.g., slr=vadd1:SLR0, sp=vadd1.a:DDR[0]).",
    "examples": {
     "uri": [
      {
       "link_text": "This page",
       "url": {
        "scheme": "HTTPS",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?t=vitis+guidance;v=2021.1;d=ACCELERATOR-SLR-01.html",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_WARNING",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": false,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 }
}

