// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module dut_top (
aresetn,
aclk,
in_fifo_V_dout,
in_fifo_V_empty_n,
in_fifo_V_read,
out_fifo_V_din,
out_fifo_V_full_n,
out_fifo_V_write
);

parameter RESET_ACTIVE_LOW = 1;
input aresetn ;

input aclk ;

input [32 - 1:0] in_fifo_V_dout ;
input in_fifo_V_empty_n ;
output in_fifo_V_read ;
output [32 - 1:0] out_fifo_V_din ;
input out_fifo_V_full_n ;
output out_fifo_V_write ;

wire aresetn;


wire sig_dut_ap_rst;



dut dut_U(
    .ap_rst(sig_dut_ap_rst),
    .ap_clk(aclk),
    .in_fifo_V_dout(in_fifo_V_dout),
    .in_fifo_V_empty_n(in_fifo_V_empty_n),
    .in_fifo_V_read(in_fifo_V_read),
    .out_fifo_V_din(out_fifo_V_din),
    .out_fifo_V_full_n(out_fifo_V_full_n),
    .out_fifo_V_write(out_fifo_V_write)
);

dut_ap_rst_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_if_U(
    .dout(sig_dut_ap_rst),
    .din(aresetn));

endmodule
