{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732090806300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732090806300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:20:06 2024 " "Processing started: Wed Nov 20 09:20:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732090806300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090806300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2bitadder -c 2bitadder " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2bitadder -c 2bitadder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090806300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732090806565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732090806565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder2_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2_7segment-Structural " "Found design unit 1: adder2_7segment-Structural" {  } { { "adder2_7segment.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder2_7segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813300 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder2_7segment " "Found entity 1: adder2_7segment" {  } { { "adder2_7segment.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder2_7segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090813300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2_tb-behavioral " "Found design unit 1: adder2_tb-behavioral" {  } { { "adder2_tb.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder2_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813301 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder2_tb " "Found entity 1: adder2_tb" {  } { { "adder2_tb.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder2_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090813301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segmentvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7segmentvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7segmentVHDL-RTL " "Found design unit 1: BCD7segmentVHDL-RTL" {  } { { "BCD7segmentVHDL.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/BCD7segmentVHDL.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813302 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7segmentVHDL " "Found entity 1: BCD7segmentVHDL" {  } { { "BCD7segmentVHDL.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/BCD7segmentVHDL.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090813302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 5 1 " "Found 5 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-RTL " "Found design unit 1: adder-RTL" {  } { { "adder.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-Behavioral_Concurrent " "Found design unit 2: adder-Behavioral_Concurrent" {  } { { "adder.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder-Behavioral_Sequential " "Found design unit 3: adder-Behavioral_Sequential" {  } { { "adder.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-Behavioral_numeric " "Found design unit 4: adder-Behavioral_numeric" {  } { { "adder.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813304 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090813304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2-Structural " "Found design unit 1: adder2-Structural" {  } { { "adder2.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813305 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "adder2.vhd" "" { Text "C:/Users/prochvi9/2BIT ADDER/adder2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732090813305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090813305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder2_7segment " "Elaborating entity \"adder2_7segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732090813330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder2 adder2:scitacka " "Elaborating entity \"adder2\" for hierarchy \"adder2:scitacka\"" {  } { { "adder2_7segment.vhd" "scitacka" { Text "C:/Users/prochvi9/2BIT ADDER/adder2_7segment.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732090813331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder adder2:scitacka\|adder:prvni A:behavioral_concurrent " "Elaborating entity \"adder\" using architecture \"A:behavioral_concurrent\" for hierarchy \"adder2:scitacka\|adder:prvni\"" {  } { { "adder2.vhd" "prvni" { Text "C:/Users/prochvi9/2BIT ADDER/adder2.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732090813331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7segmentVHDL BCD7segmentVHDL:displej " "Elaborating entity \"BCD7segmentVHDL\" for hierarchy \"BCD7segmentVHDL:displej\"" {  } { { "adder2_7segment.vhd" "displej" { Text "C:/Users/prochvi9/2BIT ADDER/adder2_7segment.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732090813332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732090813662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732090813949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732090813949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732090813970 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732090813970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732090813970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732090813970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732090813982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:20:13 2024 " "Processing ended: Wed Nov 20 09:20:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732090813982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732090813982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732090813982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732090813982 ""}
