###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:45:53 2026
#  Design:            counter_16bit
#  Command:           report_timing -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.worst.rpt]
###############################################################
Path 1: VIOLATED (-0.086 ns) Setup Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)   -0.011 (I)
            Arrival:=    1.000       -0.011

              Setup:-    0.028
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.722
       Launch Clock:=   -0.011
          Data Path:+    0.820
              Slack:=   -0.086
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  clk                  -      clk    R     (arrival)      16  0.150   0.000   -0.011  
  clk                  -      -      R     (net)          16      -       -        -  
  count_reg[7]/Q       -      CK->Q  R     DFFRX4          6  0.150   0.382    0.371  
  FE_OFN21_count_7     -      -      R     (net)           6      -       -        -  
  g77_dup/Y            -      C->Y   F     NAND3X4         1  0.069   0.073    0.444  
  n_360                -      -      F     (net)           1      -       -        -  
  g2825/Y              -      B->Y   R     NOR2X4          1  0.060   0.075    0.519  
  n_361                -      -      R     (net)           1      -       -        -  
  g173/Y               -      A->Y   F     NAND2X4         1  0.065   0.067    0.586  
  n_520                -      -      F     (net)           1      -       -        -  
  g172/Y               -      A->Y   R     CLKINVX8       12  0.050   0.080    0.665  
  n_521                -      -      R     (net)          12      -       -        -  
  g170/Y               -      A->Y   F     NAND2X2         1  0.068   0.057    0.722  
  n_524                -      -      F     (net)           1      -       -        -  
  prects_FE_RC_13_0/Y  -      B->Y   R     NAND2X2         1  0.036   0.043    0.765  
  FE_RN_6_0            -      -      R     (net)           1      -       -        -  
  prects_FE_RC_12_0/Y  -      B->Y   F     NAND2X2         1  0.068   0.043    0.809  
  n_526                -      -      F     (net)           1      -       -        -  
  count_reg[15]/D      -      D      F     DFFRX4          1  0.030   0.000    0.809  
#-----------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.150   0.000    1.000  
  clk               -      -    R     (net)          16      -       -        -  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.150   0.000    1.000  
#------------------------------------------------------------------------------

