library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_unsigned.all;
library work;
use work.common.all;

entity primes_2 is
port(
     reset : in  std_logic;
     clk   : in  std_logic
	  y : out word);
end entity primes_2;

