<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="tqg144"><twDevName>xc3s50an</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLK_10MHz = PERIOD TIMEGRP &quot;CLK_10MHz&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_10MHz = PERIOD TIMEGRP &quot;CLK_10MHz&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="" slack="0.998" period="4.000" constraintValue="4.000" deviceLimit="3.002" freqLimit="333.111" physResource="clk_man_inst/DCM_SP_INST/CLKFX" logResource="clk_man_inst/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y0.CLKFX" clockNet="clk_man_inst/CLKFX_BUF"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="clk_man_inst/DCM_SP_INST/CLKIN" logResource="clk_man_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="CLK_10MHz_IBUFG"/><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="clk_man_inst/DCM_SP_INST/CLKIN" logResource="clk_man_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="CLK_10MHz_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_man_inst_CLK0_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLK0_BUF&quot; TS_CLK_10MHz         HIGH 50%;</twConstName><twItemCnt>6125</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1181</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>91.575</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point SPI_Data_Out_s_2 (SLICE_X10Y12.G2), 7 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">Channel_2_Cnt_stored_s_2</twSrc><twDest BELType="FF">SPI_Data_Out_s_2</twDest><twTotPathDel>3.455</twTotPathDel><twClkSkew dest = "0.754" src = "0.962">0.208</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_stored_s_2</twSrc><twDest BELType='FF'>SPI_Data_Out_s_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X6Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;3&gt;</twComp><twBEL>Channel_2_Cnt_stored_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;2&gt;32</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;32_F</twBEL><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>SPI_Data_Out_s&lt;4&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;56</twBEL><twBEL>SPI_Data_Out_s_2</twBEL></twPathDel><twLogDel>2.120</twLogDel><twRouteDel>1.335</twRouteDel><twTotDel>3.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">Channel_1_Cnt_stored_s_2</twSrc><twDest BELType="FF">SPI_Data_Out_s_2</twDest><twTotPathDel>3.345</twTotPathDel><twClkSkew dest = "0.754" src = "0.949">0.195</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_stored_s_2</twSrc><twDest BELType='FF'>SPI_Data_Out_s_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X8Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;3&gt;</twComp><twBEL>Channel_1_Cnt_stored_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;2&gt;32</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;32_F</twBEL><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>SPI_Data_Out_s&lt;4&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;56</twBEL><twBEL>SPI_Data_Out_s_2</twBEL></twPathDel><twLogDel>2.120</twLogDel><twRouteDel>1.225</twRouteDel><twTotDel>3.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">Channel_2_Cnt_stored_s_18</twSrc><twDest BELType="FF">SPI_Data_Out_s_2</twDest><twTotPathDel>3.295</twTotPathDel><twClkSkew dest = "0.754" src = "0.963">0.209</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_stored_s_18</twSrc><twDest BELType='FF'>SPI_Data_Out_s_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X10Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;19&gt;</twComp><twBEL>Channel_2_Cnt_stored_s_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;2&gt;32</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;32_G</twBEL><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;2&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>SPI_Data_Out_s&lt;4&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;2&gt;56</twBEL><twBEL>SPI_Data_Out_s_2</twBEL></twPathDel><twLogDel>2.120</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>3.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point SPI_Data_Out_s_3 (SLICE_X14Y15.F2), 11 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">Channel_1_Cnt_stored_s_3</twSrc><twDest BELType="FF">SPI_Data_Out_s_3</twDest><twTotPathDel>3.209</twTotPathDel><twClkSkew dest = "0.720" src = "0.949">0.229</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_stored_s_3</twSrc><twDest BELType='FF'>SPI_Data_Out_s_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X8Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;3&gt;</twComp><twBEL>Channel_1_Cnt_stored_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>SPI_Data_Out_s&lt;3&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;3&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SPI_Data_Out_s&lt;3&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;3&gt;45</twBEL><twBEL>SPI_Data_Out_s_3</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>3.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.060</twSlack><twSrc BELType="FF">SPI_Data_In_s_3</twSrc><twDest BELType="FF">SPI_Data_Out_s_3</twDest><twTotPathDel>5.889</twTotPathDel><twClkSkew dest = "0.011" src = "0.062">0.051</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>SPI_Data_In_s_3</twSrc><twDest BELType='FF'>SPI_Data_Out_s_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_10</twSrcClk><twPathDel><twSite>SLICE_X15Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>SPI_Data_In_s&lt;3&gt;</twComp><twBEL>SPI_Data_In_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>SPI_Data_In_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y3.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SPI_Data_Out_s_and0000</twComp><twBEL>SPI_Data_Out_s_and00001</twBEL><twBEL>SPI_Data_Out_s_and0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>SPI_Data_Out_s_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SPI_Data_Out_s&lt;0&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>SPI_Data_Out_s&lt;3&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;3&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SPI_Data_Out_s&lt;3&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;3&gt;45</twBEL><twBEL>SPI_Data_Out_s_3</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>2.769</twRouteDel><twTotDel>5.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.312</twSlack><twSrc BELType="FF">SPI_Data_In_s_4</twSrc><twDest BELType="FF">SPI_Data_Out_s_3</twDest><twTotPathDel>5.482</twTotPathDel><twClkSkew dest = "0.215" src = "0.421">0.206</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>SPI_Data_In_s_4</twSrc><twDest BELType='FF'>SPI_Data_Out_s_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_10</twSrcClk><twPathDel><twSite>SLICE_X13Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>SPI_Data_In_s&lt;5&gt;</twComp><twBEL>SPI_Data_In_s_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>SPI_Data_In_s&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y3.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SPI_Data_Out_s_and0000</twComp><twBEL>SPI_Data_Out_s_and00001</twBEL><twBEL>SPI_Data_Out_s_and0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>SPI_Data_Out_s_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SPI_Data_Out_s&lt;0&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>SPI_Data_Out_s&lt;3&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;3&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SPI_Data_Out_s&lt;3&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;3&gt;45</twBEL><twBEL>SPI_Data_Out_s_3</twBEL></twPathDel><twLogDel>3.149</twLogDel><twRouteDel>2.333</twRouteDel><twTotDel>5.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point SPI_Data_Out_s_0 (SLICE_X15Y14.G2), 7 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.673</twSlack><twSrc BELType="FF">Channel_1_Cnt_stored_s_0</twSrc><twDest BELType="FF">SPI_Data_Out_s_0</twDest><twTotPathDel>3.096</twTotPathDel><twClkSkew dest = "0.720" src = "0.951">0.231</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_stored_s_0</twSrc><twDest BELType='FF'>SPI_Data_Out_s_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X6Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;1&gt;</twComp><twBEL>Channel_1_Cnt_stored_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;0&gt;46</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;46_F</twBEL><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;46</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;0&gt;46</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>SPI_Data_Out_s&lt;0&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;76</twBEL><twBEL>SPI_Data_Out_s_0</twBEL></twPathDel><twLogDel>1.988</twLogDel><twRouteDel>1.108</twRouteDel><twTotDel>3.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">Channel_1_Cnt_stored_s_16</twSrc><twDest BELType="FF">SPI_Data_Out_s_0</twDest><twTotPathDel>3.087</twTotPathDel><twClkSkew dest = "0.720" src = "0.949">0.229</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_stored_s_16</twSrc><twDest BELType='FF'>SPI_Data_Out_s_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="96.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X6Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;17&gt;</twComp><twBEL>Channel_1_Cnt_stored_s_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Channel_1_Cnt_stored_s&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;0&gt;46</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;46_G</twBEL><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;46</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;0&gt;46</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>SPI_Data_Out_s&lt;0&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;76</twBEL><twBEL>SPI_Data_Out_s_0</twBEL></twPathDel><twLogDel>1.988</twLogDel><twRouteDel>1.099</twRouteDel><twTotDel>3.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.078</twSlack><twSrc BELType="FF">SPI_Data_In_s_0</twSrc><twDest BELType="FF">SPI_Data_Out_s_0</twDest><twTotPathDel>3.777</twTotPathDel><twClkSkew dest = "0.215" src = "0.360">0.145</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>SPI_Data_In_s_0</twSrc><twDest BELType='FF'>SPI_Data_Out_s_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_10</twSrcClk><twPathDel><twSite>SLICE_X12Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>SPI_Data_In_s&lt;1&gt;</twComp><twBEL>SPI_Data_In_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>SPI_Data_In_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y13.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;0&gt;46</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;46</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>SPI_Data_Out_s_mux0001&lt;0&gt;46</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>SPI_Data_Out_s&lt;0&gt;</twComp><twBEL>SPI_Data_Out_s_mux0001&lt;0&gt;76</twBEL><twBEL>SPI_Data_Out_s_0</twBEL></twPathDel><twLogDel>1.824</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>3.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_man_inst_CLK0_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLK0_BUF&quot; TS_CLK_10MHz
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X8Y1.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.501</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ0.G_TW[3].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.560</twTotPathDel><twClkSkew dest = "0.443" src = "0.384">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ0.G_TW[3].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twSrcClk><twPathDel><twSite>SLICE_X7Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ0.G_TW[3].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y1.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.152</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;3&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X8Y5.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ0.G_TW[27].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.560</twTotPathDel><twClkSkew dest = "0.419" src = "0.363">-0.056</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ0.G_TW[27].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twSrcClk><twPathDel><twSite>SLICE_X7Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;27&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ0.G_TW[27].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y5.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.152</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;27&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X16Y1.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.570</twTotPathDel><twClkSkew dest = "0.350" src = "0.295">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twSrcClk><twPathDel><twSite>SLICE_X19Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;1&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ0.G_TW[1].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y1.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.152</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;1&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clock_10</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_man_inst_CLK0_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLK0_BUF&quot; TS_CLK_10MHz
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="97.237" period="100.000" constraintValue="100.000" deviceLimit="2.763" freqLimit="361.925" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB" locationPin="RAMB16_X0Y0.CLKB" clockNet="Clock_10"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKB" slack="97.237" period="100.000" constraintValue="100.000" deviceLimit="2.763" freqLimit="361.925" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB" locationPin="RAMB16_X0Y1.CLKB" clockNet="Clock_10"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKB" slack="97.237" period="100.000" constraintValue="100.000" deviceLimit="2.763" freqLimit="361.925" physResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB" logResource="chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="Clock_10"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_man_inst_CLKFX_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLKFX_BUF&quot;         TS_CLK_10MHz / 25 HIGH 50%;</twConstName><twItemCnt>994</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>299</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.936</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Channel_2_Cnt_s_23 (SLICE_X7Y26.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_1</twSrc><twDest BELType="FF">Channel_2_Cnt_s_23</twDest><twTotPathDel>3.969</twTotPathDel><twClkSkew dest = "0.291" src = "0.258">-0.033</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_s_1</twSrc><twDest BELType='FF'>Channel_2_Cnt_s_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X7Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Channel_2_Cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y15.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s&lt;1&gt;_rt</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;2&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;2&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Channel_2_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_xor&lt;23&gt;</twBEL><twBEL>Channel_2_Cnt_s_23</twBEL></twPathDel><twLogDel>3.537</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>3.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>89.1</twPctLog><twPctRoute>10.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_0</twSrc><twDest BELType="FF">Channel_2_Cnt_s_23</twDest><twTotPathDel>3.848</twTotPathDel><twClkSkew dest = "0.291" src = "0.258">-0.033</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_s_0</twSrc><twDest BELType='FF'>Channel_2_Cnt_s_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X7Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;0&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;2&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;2&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Channel_2_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_xor&lt;23&gt;</twBEL><twBEL>Channel_2_Cnt_s_23</twBEL></twPathDel><twLogDel>3.525</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>3.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>91.6</twPctLog><twPctRoute>8.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_5</twSrc><twDest BELType="FF">Channel_2_Cnt_s_23</twDest><twTotPathDel>3.824</twTotPathDel><twClkSkew dest = "0.068" src = "0.010">-0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_s_5</twSrc><twDest BELType='FF'>Channel_2_Cnt_s_23</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X7Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Channel_2_Cnt_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Channel_2_Cnt_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Channel_2_Cnt_s&lt;5&gt;_rt</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Channel_2_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_xor&lt;23&gt;</twBEL><twBEL>Channel_2_Cnt_s_23</twBEL></twPathDel><twLogDel>3.277</twLogDel><twRouteDel>0.547</twRouteDel><twTotDel>3.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>85.7</twPctLog><twPctRoute>14.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point Channel_2_Cnt_s_24 (SLICE_X7Y27.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_1</twSrc><twDest BELType="FF">Channel_2_Cnt_s_24</twDest><twTotPathDel>3.924</twTotPathDel><twClkSkew dest = "0.291" src = "0.258">-0.033</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_s_1</twSrc><twDest BELType='FF'>Channel_2_Cnt_s_24</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X7Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Channel_2_Cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y15.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s&lt;1&gt;_rt</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;2&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;2&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Channel_2_Cnt_s&lt;24&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_xor&lt;24&gt;</twBEL><twBEL>Channel_2_Cnt_s_24</twBEL></twPathDel><twLogDel>3.492</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>3.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_0</twSrc><twDest BELType="FF">Channel_2_Cnt_s_24</twDest><twTotPathDel>3.803</twTotPathDel><twClkSkew dest = "0.291" src = "0.258">-0.033</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_s_0</twSrc><twDest BELType='FF'>Channel_2_Cnt_s_24</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X7Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y15.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;0&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;2&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;2&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Channel_2_Cnt_s&lt;24&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_xor&lt;24&gt;</twBEL><twBEL>Channel_2_Cnt_s_24</twBEL></twPathDel><twLogDel>3.480</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>3.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_5</twSrc><twDest BELType="FF">Channel_2_Cnt_s_24</twDest><twTotPathDel>3.779</twTotPathDel><twClkSkew dest = "0.068" src = "0.010">-0.058</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_2_Cnt_s_5</twSrc><twDest BELType='FF'>Channel_2_Cnt_s_24</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X7Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Channel_2_Cnt_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Channel_2_Cnt_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Channel_2_Cnt_s&lt;4&gt;</twComp><twBEL>Channel_2_Cnt_s&lt;5&gt;_rt</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_2_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_2_Cnt_s_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_2_Cnt_s_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y27.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Channel_2_Cnt_s&lt;24&gt;</twComp><twBEL>Mcount_Channel_2_Cnt_s_xor&lt;24&gt;</twBEL><twBEL>Channel_2_Cnt_s_24</twBEL></twPathDel><twLogDel>3.232</twLogDel><twRouteDel>0.547</twRouteDel><twTotDel>3.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Channel_1_Cnt_s_23 (SLICE_X5Y26.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="FF">Channel_1_Cnt_s_0</twSrc><twDest BELType="FF">Channel_1_Cnt_s_23</twDest><twTotPathDel>3.878</twTotPathDel><twClkSkew dest = "0.274" src = "0.260">-0.014</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_s_0</twSrc><twDest BELType='FF'>Channel_1_Cnt_s_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X5Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X5Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Channel_1_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_1_Cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>Channel_1_Cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>Channel_1_Cnt_s&lt;0&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;0&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;2&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;2&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Channel_1_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_xor&lt;23&gt;</twBEL><twBEL>Channel_1_Cnt_s_23</twBEL></twPathDel><twLogDel>3.525</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>3.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>90.9</twPctLog><twPctRoute>9.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">Channel_1_Cnt_s_1</twSrc><twDest BELType="FF">Channel_1_Cnt_s_23</twDest><twTotPathDel>3.860</twTotPathDel><twClkSkew dest = "0.274" src = "0.260">-0.014</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_s_1</twSrc><twDest BELType='FF'>Channel_1_Cnt_s_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X5Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X5Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Channel_1_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_1_Cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Channel_1_Cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y15.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Channel_1_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_1_Cnt_s&lt;1&gt;_rt</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;2&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;2&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Channel_1_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_xor&lt;23&gt;</twBEL><twBEL>Channel_1_Cnt_s_23</twBEL></twPathDel><twLogDel>3.537</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>3.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>91.6</twPctLog><twPctRoute>8.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">Channel_1_Cnt_s_3</twSrc><twDest BELType="FF">Channel_1_Cnt_s_23</twDest><twTotPathDel>3.813</twTotPathDel><twClkSkew dest = "0.049" src = "0.007">-0.042</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Channel_1_Cnt_s_3</twSrc><twDest BELType='FF'>Channel_1_Cnt_s_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X5Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X5Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Channel_1_Cnt_s&lt;2&gt;</twComp><twBEL>Channel_1_Cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>Channel_1_Cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Channel_1_Cnt_s&lt;2&gt;</twComp><twBEL>Channel_1_Cnt_s&lt;3&gt;_rt</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;4&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;4&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;6&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;6&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;8&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;8&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;10&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;10&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;12&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;12&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;14&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;14&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;16&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;16&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;18&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;18&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Channel_1_Cnt_s&lt;20&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;20&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_Channel_1_Cnt_s_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Channel_1_Cnt_s&lt;22&gt;</twComp><twBEL>Mcount_Channel_1_Cnt_s_cy&lt;22&gt;</twBEL><twBEL>Mcount_Channel_1_Cnt_s_xor&lt;23&gt;</twBEL><twBEL>Channel_1_Cnt_s_23</twBEL></twPathDel><twLogDel>3.407</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>3.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>89.4</twPctLog><twPctRoute>10.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_man_inst_CLKFX_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLKFX_BUF&quot;
        TS_CLK_10MHz / 25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Channel_2_Cnt_stored_s_9 (SLICE_X9Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.776</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_9</twSrc><twDest BELType="FF">Channel_2_Cnt_stored_s_9</twDest><twTotPathDel>0.800</twTotPathDel><twClkSkew dest = "0.270" src = "0.246">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Channel_2_Cnt_s_9</twSrc><twDest BELType='FF'>Channel_2_Cnt_stored_s_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>Channel_2_Cnt_s&lt;8&gt;</twComp><twBEL>Channel_2_Cnt_s_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>Channel_2_Cnt_s&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;9&gt;</twComp><twBEL>Channel_2_Cnt_stored_s_9</twBEL></twPathDel><twLogDel>0.481</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Channel_2_Cnt_stored_s_0 (SLICE_X9Y12.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.797</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_0</twSrc><twDest BELType="FF">Channel_2_Cnt_stored_s_0</twDest><twTotPathDel>0.829</twTotPathDel><twClkSkew dest = "0.252" src = "0.220">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Channel_2_Cnt_s_0</twSrc><twDest BELType='FF'>Channel_2_Cnt_stored_s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp><twBEL>Channel_2_Cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>Channel_2_Cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;1&gt;</twComp><twBEL>Channel_2_Cnt_stored_s_0</twBEL></twPathDel><twLogDel>0.518</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Channel_2_Cnt_stored_s_7 (SLICE_X8Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.816</twSlack><twSrc BELType="FF">Channel_2_Cnt_s_7</twSrc><twDest BELType="FF">Channel_2_Cnt_stored_s_7</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew dest = "0.270" src = "0.246">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Channel_2_Cnt_s_7</twSrc><twDest BELType='FF'>Channel_2_Cnt_stored_s_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twSrcClk><twPathDel><twSite>SLICE_X7Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>Channel_2_Cnt_s&lt;6&gt;</twComp><twBEL>Channel_2_Cnt_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>Channel_2_Cnt_s&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>Channel_2_Cnt_stored_s&lt;7&gt;</twComp><twBEL>Channel_2_Cnt_stored_s_7</twBEL></twPathDel><twLogDel>0.521</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">Clock_250</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_man_inst_CLKFX_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLKFX_BUF&quot;
        TS_CLK_10MHz / 25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Trpw" slack="1.344" period="4.000" constraintValue="2.000" deviceLimit="1.328" physResource="Channel_1_change_s/SR" logResource="Channel_1_change_s/SR" locationPin="SLICE_X14Y22.SR" clockNet="Reset_s"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Trpw" slack="1.344" period="4.000" constraintValue="2.000" deviceLimit="1.328" physResource="Channel_1_change_s/SR" logResource="Channel_1_change_s/SR" locationPin="SLICE_X14Y22.SR" clockNet="Reset_s"/><twPinLimit anchorID="69" type="MINLOWPULSE" name="Trpw" slack="1.344" period="4.000" constraintValue="2.000" deviceLimit="1.328" physResource="LED2_all_s/SR" logResource="LED2_all_s/SR" locationPin="SLICE_X14Y23.SR" clockNet="Reset_s"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="70"><twConstRollup name="TS_CLK_10MHz" fullName="TS_CLK_10MHz = PERIOD TIMEGRP &quot;CLK_10MHz&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="20.000" actualRollup="98.400" errors="0" errorRollup="0" items="0" itemsRollup="7119"/><twConstRollup name="TS_clk_man_inst_CLK0_BUF" fullName="TS_clk_man_inst_CLK0_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLK0_BUF&quot; TS_CLK_10MHz         HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="91.575" actualRollup="N/A" errors="0" errorRollup="0" items="6125" itemsRollup="0"/><twConstRollup name="TS_clk_man_inst_CLKFX_BUF" fullName="TS_clk_man_inst_CLKFX_BUF = PERIOD TIMEGRP &quot;clk_man_inst_CLKFX_BUF&quot;         TS_CLK_10MHz / 25 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.936" actualRollup="N/A" errors="0" errorRollup="0" items="994" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="71">0</twUnmetConstCnt><twDataSheet anchorID="72" twNameLen="15"><twClk2SUList anchorID="73" twDestWidth="9"><twDest>CLK_10MHz</twDest><twClk2SU><twSrc>CLK_10MHz</twSrc><twRiseRise>6.219</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7119</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2517</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>91.575</twMinPer><twFootnote number="1" /><twMaxFreq>10.920</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jan 17 11:21:58 2014 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 185 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
