// Seed: 480377691
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  assign module_1.id_9 = 0;
  id_5 :
  assert property (@(negedge -1 * id_2 - -1 == id_1) -1)
  else $unsigned(96);
  ;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8
    , id_16,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    input tri1 id_14
);
  always @* begin : LABEL_0
    disable id_17;
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
