{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710848160278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710848160278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 14:36:00 2024 " "Processing started: Tue Mar 19 14:36:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710848160278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710848160278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart02 -c VERILOGStart02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart02 -c VERILOGStart02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710848160278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710848160481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc7.v 1 1 " "Found 1 design units, including 1 entities, in source file dc7.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc7 " "Found entity 1: dc7" {  } { { "dc7.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/dc7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter8.v 1 1 " "Found 1 design units, including 1 entities, in source file filter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter8 " "Found entity 1: filter8" {  } { { "filter8.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/filter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countmod9.v 1 1 " "Found 1 design units, including 1 entities, in source file countmod9.v" { { "Info" "ISGN_ENTITY_NAME" "1 countMod9 " "Found entity 1: countMod9" {  } { { "countMod9.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/countMod9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "filter16.v " "Can't analyze file -- file filter16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1710848160543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter30.v 1 1 " "Found 1 design units, including 1 entities, in source file filter30.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter30 " "Found entity 1: filter30" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/filter30.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc7cm.v 1 1 " "Found 1 design units, including 1 entities, in source file dc7cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc7cm " "Found entity 1: dc7cm" {  } { { "dc7cm.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/dc7cm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710848160559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart02.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart02.v" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart02 " "Found entity 1: VERILOGStart02" {  } { { "VERILOGStart02.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710848160559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710848160559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VERILOGStart02 " "Elaborating entity \"VERILOGStart02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710848160575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc7 dc7:b2v_inst " "Elaborating entity \"dc7\" for hierarchy \"dc7:b2v_inst\"" {  } { { "VERILOGStart02.v" "b2v_inst" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710848160637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMod9 countMod9:b2v_inst5 " "Elaborating entity \"countMod9\" for hierarchy \"countMod9:b2v_inst5\"" {  } { { "VERILOGStart02.v" "b2v_inst5" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710848160700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countMod9.v(14) " "Verilog HDL assignment warning at countMod9.v(14): truncated value with size 32 to match size of target (4)" {  } { { "countMod9.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/countMod9.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710848160715 "|VERILOGStart02|countMod9:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter30 filter30:b2v_inst7 " "Elaborating entity \"filter30\" for hierarchy \"filter30:b2v_inst7\"" {  } { { "VERILOGStart02.v" "b2v_inst7" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710848160715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 filter30.v(22) " "Verilog HDL assignment warning at filter30.v(22): truncated value with size 32 to match size of target (5)" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/filter30.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710848160747 "|VERILOGStart02|filter30:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 filter30.v(41) " "Verilog HDL assignment warning at filter30.v(41): truncated value with size 32 to match size of target (5)" {  } { { "filter30.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/filter30.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710848160747 "|VERILOGStart02|filter30:inst7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en\[0\] GND " "Pin \"en\[0\]\" is stuck at GND" {  } { { "VERILOGStart02.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710848161090 "|VERILOGStart02|en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[1\] VCC " "Pin \"en\[1\]\" is stuck at VCC" {  } { { "VERILOGStart02.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710848161090 "|VERILOGStart02|en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[2\] VCC " "Pin \"en\[2\]\" is stuck at VCC" {  } { { "VERILOGStart02.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710848161090 "|VERILOGStart02|en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[3\] VCC " "Pin \"en\[3\]\" is stuck at VCC" {  } { { "VERILOGStart02.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart02/VERILOGStart02.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710848161090 "|VERILOGStart02|en[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710848161090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710848161184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710848161355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710848161355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710848161371 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710848161371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710848161371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710848161371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710848161402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 14:36:01 2024 " "Processing ended: Tue Mar 19 14:36:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710848161402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710848161402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710848161402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710848161402 ""}
