var pairs =
{
"eq_cal":{"hdl":1,"value":1,"string":1,"pin_name":1,"input1":1,"logical":1}
,"hdl":{"attribute":1}
,"equalization":{"filtering":1,"required":1}
,"filtering":{"available":1}
,"available":{"single-ended":1}
,"single-ended":{"inputs":1}
,"inputs":{"true":1}
,"true":{"complementary":1,"equalization":1}
,"complementary":{"differential":1}
,"differential":{"inputs":1}
,"required":{"compensate":1}
,"compensate":{"difficulty":1}
,"difficulty":{"sampling":1}
,"sampling":{"alternating":1}
,"alternating":{"logic":1}
,"logic":{"transitions":1}
,"transitions":{"relatively":1}
,"relatively":{"slow":1}
,"slow":{"slew":1}
,"slew":{"rate":1}
,"device":{"support":1}
,"vhdl":{"syntax":1,"example":1}
,"attribute":{"eq_cal":1,"pin_name":1,"input1":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"eq_cal":1,"synthesis":1}
,"signal":{"value":1}
,"example":{"code":1}
,"input1":{"signal":1,"eq_cal":1,"synthesis":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"pintype":{"pin_name":1}
,"synthesis":{"eq_cal":1}
,"input":{"input1":1}
,"logical":{"preference":1}
,"preference":{".lpf":1,"file":1}
,".lpf":{"file":1}
,"file":{"example":1}
}
;Search.control.loadWordPairs(pairs);
