{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744866094875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744866094885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 01:01:34 2025 " "Processing started: Thu Apr 17 01:01:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744866094885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866094885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dxp_PSLM_vhdl -c dxp_PSLM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off dxp_PSLM_vhdl -c dxp_PSLM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866094885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744866095436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744866095436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_pslm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dxp_pslm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dxp_PSLM_vhdl_tb-behavior " "Found design unit 1: dxp_PSLM_vhdl_tb-behavior" {  } { { "dxp_PSLM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103128 ""} { "Info" "ISGN_ENTITY_NAME" "1 dxp_PSLM_vhdl_tb " "Found entity 1: dxp_PSLM_vhdl_tb" {  } { { "dxp_PSLM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866103128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dxp_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dxp_package " "Found design unit 1: dxp_package" {  } { { "dxp_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866103133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_nbitsfr_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dxp_nbitsfr_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dxp_nBitSFR_vhdl-dxp_Behavior " "Found design unit 1: dxp_nBitSFR_vhdl-dxp_Behavior" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103137 ""} { "Info" "ISGN_ENTITY_NAME" "1 dxp_nBitSFR_vhdl " "Found entity 1: dxp_nBitSFR_vhdl" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866103137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_pslm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dxp_pslm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dxp_PSLM_vhdl-pipe " "Found design unit 1: dxp_PSLM_vhdl-pipe" {  } { { "dxp_PSLM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103141 ""} { "Info" "ISGN_ENTITY_NAME" "1 dxp_PSLM_vhdl " "Found entity 1: dxp_PSLM_vhdl" {  } { { "dxp_PSLM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866103141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dxp_pslm_stage_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dxp_pslm_stage_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dxp_PSLM_stage_vhdl-structural " "Found design unit 1: dxp_PSLM_stage_vhdl-structural" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103146 ""} { "Info" "ISGN_ENTITY_NAME" "1 dxp_PSLM_stage_vhdl " "Found entity 1: dxp_PSLM_stage_vhdl" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744866103146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866103146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dxp_PSLM_vhdl " "Elaborating entity \"dxp_PSLM_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744866103176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mr_shr_out_3 dxp_PSLM_vhdl.vhd(24) " "Verilog HDL or VHDL warning at dxp_PSLM_vhdl.vhd(24): object \"mr_shr_out_3\" assigned a value but never read" {  } { { "dxp_PSLM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103177 "|dxp_PSLM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Md_shl_out_3 dxp_PSLM_vhdl.vhd(26) " "Verilog HDL or VHDL warning at dxp_PSLM_vhdl.vhd(26): object \"Md_shl_out_3\" assigned a value but never read" {  } { { "dxp_PSLM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103177 "|dxp_PSLM_vhdl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dxp_PSLM_stage_vhdl dxp_PSLM_stage_vhdl:stage0 " "Elaborating entity \"dxp_PSLM_stage_vhdl\" for hierarchy \"dxp_PSLM_stage_vhdl:stage0\"" {  } { { "dxp_PSLM_vhdl.vhd" "stage0" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_vhdl.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744866103185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mrSDoutR dxp_PSLM_stage_vhdl.vhd(21) " "Verilog HDL or VHDL warning at dxp_PSLM_stage_vhdl.vhd(21): object \"mrSDoutR\" assigned a value but never read" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103185 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mrSDoutL dxp_PSLM_stage_vhdl.vhd(21) " "Verilog HDL or VHDL warning at dxp_PSLM_stage_vhdl.vhd(21): object \"mrSDoutL\" assigned a value but never read" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103185 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MdSDoutR dxp_PSLM_stage_vhdl.vhd(21) " "Verilog HDL or VHDL warning at dxp_PSLM_stage_vhdl.vhd(21): object \"MdSDoutR\" assigned a value but never read" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103186 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MdSDoutL dxp_PSLM_stage_vhdl.vhd(21) " "Verilog HDL or VHDL warning at dxp_PSLM_stage_vhdl.vhd(21): object \"MdSDoutL\" assigned a value but never read" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103186 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPSDoutR dxp_PSLM_stage_vhdl.vhd(21) " "Verilog HDL or VHDL warning at dxp_PSLM_stage_vhdl.vhd(21): object \"FPSDoutR\" assigned a value but never read" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103186 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPSDoutL dxp_PSLM_stage_vhdl.vhd(21) " "Verilog HDL or VHDL warning at dxp_PSLM_stage_vhdl.vhd(21): object \"FPSDoutL\" assigned a value but never read" {  } { { "dxp_PSLM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744866103186 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dxp_nBitSFR_vhdl dxp_PSLM_stage_vhdl:stage0\|dxp_nBitSFR_vhdl:mr_Reg " "Elaborating entity \"dxp_nBitSFR_vhdl\" for hierarchy \"dxp_PSLM_stage_vhdl:stage0\|dxp_nBitSFR_vhdl:mr_Reg\"" {  } { { "dxp_PSLM_stage_vhdl.vhd" "mr_Reg" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744866103192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout dxp_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at dxp_nBitSFR_vhdl.vhd(25): signal \"Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744866103193 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0|dxp_nBitSFR_vhdl:mr_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutR dxp_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at dxp_nBitSFR_vhdl.vhd(25): signal \"SDoutR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744866103193 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0|dxp_nBitSFR_vhdl:mr_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutL dxp_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at dxp_nBitSFR_vhdl.vhd(25): signal \"SDoutL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744866103193 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0|dxp_nBitSFR_vhdl:mr_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dxp_nBitSFR_vhdl dxp_PSLM_stage_vhdl:stage0\|dxp_nBitSFR_vhdl:Md_Reg " "Elaborating entity \"dxp_nBitSFR_vhdl\" for hierarchy \"dxp_PSLM_stage_vhdl:stage0\|dxp_nBitSFR_vhdl:Md_Reg\"" {  } { { "dxp_PSLM_stage_vhdl.vhd" "Md_Reg" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_PSLM_stage_vhdl.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744866103199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout dxp_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at dxp_nBitSFR_vhdl.vhd(25): signal \"Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744866103199 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0|dxp_nBitSFR_vhdl:Md_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutR dxp_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at dxp_nBitSFR_vhdl.vhd(25): signal \"SDoutR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744866103199 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0|dxp_nBitSFR_vhdl:Md_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutL dxp_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at dxp_nBitSFR_vhdl.vhd(25): signal \"SDoutL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dxp_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/dxp_PSLM_vhdl_restored/dxp_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744866103199 "|dxp_PSLM_vhdl|dxp_PSLM_stage_vhdl:stage0|dxp_nBitSFR_vhdl:Md_Reg"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744866103622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744866103745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744866103833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744866103833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744866103867 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744866103867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744866103867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744866103867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744866103877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 01:01:43 2025 " "Processing ended: Thu Apr 17 01:01:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744866103877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744866103877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744866103877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744866103877 ""}
