============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 03 2020  11:08:33 pm
  Module:                 Bound_Flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin LED_reg[1]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[1]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin LED_reg[5]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[5]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin LED_reg[10]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[10]/SE -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin LED_reg[9]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[9]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin LED_reg[0]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[0]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin LED_reg[7]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[7]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin LED_reg[8]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[8]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin LED_reg[2]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[2]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin LED_reg[3]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[3]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin LED_reg[11]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[11]/SE -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin LED_reg[13]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[13]/SE -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin LED_reg[12]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[12]/SE -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin LED_reg[4]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[4]/SE  -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin LED_reg[14]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) LED_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     225                  
     Required Time:=     875                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     324                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      3 18.6     0     0     550    (-,-) 
  g5519__2346/Y  -       B->Y  F     CLKAND2X6      2 10.8    50    70     620    (-,-) 
  g5608__9315/Y  -       B->Y  R     NAND2X6        1  9.9    43    40     660    (-,-) 
  g5489__5115/Y  -       A->Y  F     NAND2X8        1  9.8    72    61     721    (-,-) 
  g5487__7098/Y  -       A->Y  R     NOR2X8         1 18.1    95    81     802    (-,-) 
  g5486/Y        -       A->Y  F     CLKINVX20     19 68.7    74    72     874    (-,-) 
  LED_reg[14]/SE -       -     F     SDFFRHQX8     19    -     -     0     874    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) current_index_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     137                  
     Required Time:=     963                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_index_reg[2]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  current_index_reg[2]/Q  -       CK->Q F     DFFSRHQX8      6 19.0    62   327     327    (-,-) 
  g5557/Y                 -       A->Y  R     CLKINVX4       1  8.4    44    44     371    (-,-) 
  g5538__5107/Y           -       B->Y  F     NOR2X6         1  8.4    46    38     409    (-,-) 
  g5523__4733/Y           -       B->Y  R     NAND2X6        4 20.1    86    50     460    (-,-) 
  g5502__5526/Y           -       B->Y  F     NAND2X4        1  8.5   101    83     543    (-,-) 
  g5500__1666/Y           -       A->Y  R     NOR2X6         1  9.9    79    80     623    (-,-) 
  g5492__6161/Y           -       A->Y  F     NAND2X8        1 10.0    74    74     696    (-,-) 
  g5489__5115/Y           -       B->Y  R     NAND2X8        1  9.7    45    45     742    (-,-) 
  g5487__7098/Y           -       A->Y  F     NOR2X8         1 18.1    59    50     791    (-,-) 
  g5486/Y                 -       A->Y  R     CLKINVX20     19 68.7    64    54     845    (-,-) 
  g5482__2802/Y           -       B->Y  F     NAND2X4        1  5.4    76    63     908    (-,-) 
  g5414__2398/Y           -       B0->Y R     OAI21X2        1  4.6   113    54     962    (-,-) 
  LED_reg[6]/D            -       -     R     DFFRHQX4       1    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) current_index_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     137                  
     Required Time:=     963                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_index_reg[2]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  current_index_reg[2]/Q  -       CK->Q F     DFFSRHQX8      6 19.0    62   327     327    (-,-) 
  g5557/Y                 -       A->Y  R     CLKINVX4       1  8.4    44    44     371    (-,-) 
  g5538__5107/Y           -       B->Y  F     NOR2X6         1  8.4    46    38     409    (-,-) 
  g5523__4733/Y           -       B->Y  R     NAND2X6        4 20.1    86    50     460    (-,-) 
  g5502__5526/Y           -       B->Y  F     NAND2X4        1  8.5   101    83     543    (-,-) 
  g5500__1666/Y           -       A->Y  R     NOR2X6         1  9.9    79    80     623    (-,-) 
  g5492__6161/Y           -       A->Y  F     NAND2X8        1 10.0    74    74     696    (-,-) 
  g5489__5115/Y           -       B->Y  R     NAND2X8        1  9.7    45    45     742    (-,-) 
  g5487__7098/Y           -       A->Y  F     NOR2X8         1 18.1    59    50     791    (-,-) 
  g5486/Y                 -       A->Y  R     CLKINVX20     19 68.7    64    54     845    (-,-) 
  g5481__1617/Y           -       B->Y  F     NAND2X4        1  5.4    76    63     908    (-,-) 
  g5428__5107/Y           -       B0->Y R     OAI21X2        1  4.6   113    53     962    (-,-) 
  LED_reg[15]/D           -       -     R     DFFRHQX4       1    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (228 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     228                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX8     10 30.4    86   322     322    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (231 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=     231                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX8      9 27.8    81   319     319    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     319    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (232 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     232                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX8      7 26.4    79   318     318    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (233 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=     233                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX8      8 25.6    77   317     317    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     317    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (234 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     234                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     SDFFRHQX8      6 24.6    76   316     316    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (236 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX8      7 23.2    73   314     314    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (236 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX8      7 23.0    73   314     314    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (237 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     237                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX8      7 21.7    71   313     313    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (237 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     237                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX8      7 21.4    70   313     313    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (238 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     238                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX8      6 20.5    69   312     312    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (239 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=     239                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     SDFFRHQX8      7 20.3    68   311     311    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     311    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (239 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=     239                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX8      7 20.1    68   311     311    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     311    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (240 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     240                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX8      6 19.0    66   310     310    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (240 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     240                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX8      6 19.0    66   310     310    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (246 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=     246                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRHQX4       6 23.5   115   304     304    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (251 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     251                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX4       5 20.9   106   299     299    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     299    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (575 ps) Setup Check with Pin LED_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     203                  
     Required Time:=     897                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     575                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX8     10 30.4    86   322     322    (-,-) 
  LED_reg[2]/SI  -       -     R     SDFFRHQX8     10    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (579 ps) Setup Check with Pin LED_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     202                  
     Required Time:=     898                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=     579                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX8      9 27.8    81   319     319    (-,-) 
  LED_reg[3]/SI  -       -     R     SDFFRHQX8      9    -     -     0     319    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (581 ps) Setup Check with Pin LED_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     201                  
     Required Time:=     899                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     581                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX8      7 26.4    79   318     318    (-,-) 
  LED_reg[0]/SI  -       -     R     SDFFRHQX8      7    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (582 ps) Setup Check with Pin LED_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     201                  
     Required Time:=     899                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=     582                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX8      8 25.6    77   317     317    (-,-) 
  LED_reg[1]/SI  -       -     R     SDFFRHQX8      8    -     -     0     317    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (584 ps) Setup Check with Pin LED_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     200                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     584                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     SDFFRHQX8      6 24.6    76   316     316    (-,-) 
  LED_reg[4]/SI  -       -     R     SDFFRHQX8      6    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (586 ps) Setup Check with Pin LED_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     200                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     586                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX8      7 23.2    73   314     314    (-,-) 
  LED_reg[10]/SI -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (586 ps) Setup Check with Pin LED_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     199                  
     Required Time:=     901                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     586                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX8      7 23.0    73   314     314    (-,-) 
  LED_reg[11]/SI -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (588 ps) Setup Check with Pin LED_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     199                  
     Required Time:=     901                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     588                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX8      7 21.7    71   313     313    (-,-) 
  LED_reg[9]/SI  -       -     R     SDFFRHQX8      7    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (589 ps) Setup Check with Pin LED_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     199                  
     Required Time:=     901                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     589                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX8      7 21.4    70   313     313    (-,-) 
  LED_reg[13]/SI -       -     R     SDFFRHQX8      7    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (590 ps) Setup Check with Pin LED_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     198                  
     Required Time:=     902                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     590                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX8      6 20.5    69   312     312    (-,-) 
  LED_reg[12]/SI -       -     R     SDFFRHQX8      6    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (591 ps) Setup Check with Pin LED_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     198                  
     Required Time:=     902                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=     591                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     SDFFRHQX8      7 20.3    68   311     311    (-,-) 
  LED_reg[5]/SI  -       -     R     SDFFRHQX8      7    -     -     0     311    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (591 ps) Setup Check with Pin LED_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     198                  
     Required Time:=     902                  
      Launch Clock:-       0                  
         Data Path:-     311                  
             Slack:=     591                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX8      7 20.1    68   311     311    (-,-) 
  LED_reg[7]/SI  -       -     R     SDFFRHQX8      7    -     -     0     311    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (593 ps) Setup Check with Pin LED_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     197                  
     Required Time:=     903                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     593                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX8      6 19.0    66   310     310    (-,-) 
  LED_reg[8]/SI  -       -     R     SDFFRHQX8      6    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (593 ps) Setup Check with Pin LED_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     197                  
     Required Time:=     903                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     593                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX8      6 19.0    66   310     310    (-,-) 
  LED_reg[14]/SI -       -     R     SDFFRHQX8      6    -     -     0     310    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

