ISim log file
Running: /afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/StreamInputHandler_ReferenceReader_Engine_Interface_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/StreamInputHandler_ReferenceReader_Engine_Interface_tb_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
@200ns rd_info_valid_out error
@200ns rd_addr_out error
@220ns rd_info_valid_out error
@231ns rd_info_valid_out error
@241ns rd_info_valid_out error
@251ns rd_info_valid_out error
@261ns rd_info_valid_out error
@271ns rd_info_valid_out error
@280ns rd_info_valid_out error
@290ns rd_info_valid_out error
  10    0    0
@300ns rd_info_valid_out error
   8    8    0
@310ns rd_info_valid_out error
  10    8    7
@320ns rd_info_valid_out error
   8    8   18
@330ns rd_info_valid_out error
   0    8   16
@340ns rd_info_valid_out error
  10    0   15
@350ns rd_info_valid_out error
  16    8    0
@360ns rd_info_valid_out error
  28   15    7
@370ns rd_info_valid_out error
  26   26   14
@380ns rd_info_valid_out error
   8   38   25
@390ns rd_info_valid_out error
   7    8   36
@400ns rd_info_valid_out error
   6    6   15
@410ns rd_info_valid_out error
  10   17   18
@420ns rd_info_valid_out error
   8   15   16
@430ns rd_info_valid_out error
  26   14   15
@440ns rd_info_valid_out error
  25   38   25
@450ns rd_info_valid_out error
  24   36   36
@460ns rd_info_valid_out error
  26   35   36
@470ns rd_info_valid_out error
  24   34   46
@480ns rd_info_valid_out error
   0   33   44
@490ns rd_info_valid_out error
   0    0   43
@500ns rd_info_valid_out error
   0    0    0
@510ns rd_info_valid_out error
  10    0    0
@520ns rd_info_valid_out error
   8    8    0
@530ns rd_info_valid_out error
  10    8    7
@540ns rd_info_valid_out error
   8    8    6
@550ns rd_info_valid_out error
   8   20    7
@560ns rd_info_valid_out error
   7   20   18
@570ns rd_info_valid_out error
   6   18   18
@580ns rd_info_valid_out error
  10   17   18
@590ns rd_info_valid_out error
   8   16   28
@600ns rd_info_valid_out error
   0   15   26
@610ns rd_info_valid_out error
   0    0   26
Tests complete!
Stopped at time : 720 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_Engine_Interface_tb.v" Line 643
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
@200ns rd_info_valid_out error
@200ns rd_addr_out error
@220ns rd_addr_out error
@220ns rd_id_out error
@230ns rd_addr_out error
@230ns rd_id_out error
@240ns rd_info_valid_out error
@251ns rd_info_valid_out error
@261ns rd_info_valid_out error
@271ns rd_info_valid_out error
@281ns rd_info_valid_out error
@291ns rd_info_valid_out error
@300ns rd_info_valid_out error
@310ns rd_info_valid_out error
  10    0    0
@320ns rd_info_valid_out error
   8    8    0
@330ns rd_info_valid_out error
  10    8    7
@340ns rd_info_valid_out error
   8    8   18
@350ns rd_info_valid_out error
   0    8   16
@360ns rd_info_valid_out error
  10    0   15
@370ns rd_info_valid_out error
  16    8    0
@380ns rd_info_valid_out error
  28   15    7
@390ns rd_info_valid_out error
  26   26   14
@400ns rd_info_valid_out error
   8   38   25
@410ns rd_info_valid_out error
   7    8   36
@420ns rd_info_valid_out error
   6    6   15
@430ns rd_info_valid_out error
  10   17   18
@440ns rd_info_valid_out error
   8   15   16
@450ns rd_info_valid_out error
  26   14   15
@460ns rd_info_valid_out error
  25   38   25
@470ns rd_info_valid_out error
  24   36   36
@480ns rd_info_valid_out error
  26   35   36
@490ns rd_info_valid_out error
  24   34   46
@500ns rd_info_valid_out error
   0   33   44
@510ns rd_info_valid_out error
   0    0   43
@520ns rd_info_valid_out error
   0    0    0
@530ns rd_info_valid_out error
  10    0    0
@540ns rd_info_valid_out error
   8    8    0
@550ns rd_info_valid_out error
  10    8    7
@560ns rd_info_valid_out error
   8    8    6
@570ns rd_info_valid_out error
   8   20    7
@580ns rd_info_valid_out error
   7   20   18
@590ns rd_info_valid_out error
   6   18   18
@600ns rd_info_valid_out error
  10   17   18
@610ns rd_info_valid_out error
   8   16   28
@620ns rd_info_valid_out error
   0   15   26
@630ns rd_info_valid_out error
   0    0   26
Tests complete!
Stopped at time : 740 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_Engine_Interface_tb.v" Line 675
# restart
# run all
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
@200ns rd_info_valid_out error
@200ns rd_addr_out error
@220ns rd_addr_out error
@220ns rd_id_out error
@230ns rd_addr_out error
@230ns rd_id_out error
@240ns rd_info_valid_out error
@251ns rd_info_valid_out error
@261ns rd_info_valid_out error
@271ns rd_info_valid_out error
@281ns rd_info_valid_out error
@291ns rd_info_valid_out error
@300ns rd_info_valid_out error
@310ns rd_info_valid_out error
  10    0    0
@320ns rd_info_valid_out error
   8    8    0
@330ns rd_info_valid_out error
  10    8    7
@340ns rd_info_valid_out error
   8    8   18
@350ns rd_info_valid_out error
   0    8   16
@360ns rd_info_valid_out error
  10    0   15
@370ns rd_info_valid_out error
  16    8    0
@380ns rd_info_valid_out error
  28   15    7
@390ns rd_info_valid_out error
  26   26   14
@400ns rd_info_valid_out error
   8   38   25
@410ns rd_info_valid_out error
   7    8   36
@420ns rd_info_valid_out error
   6    6   15
@430ns rd_info_valid_out error
  10   17   18
@440ns rd_info_valid_out error
   8   15   16
@450ns rd_info_valid_out error
  26   14   15
@460ns rd_info_valid_out error
  25   38   25
@470ns rd_info_valid_out error
  24   36   36
@480ns rd_info_valid_out error
  26   35   36
@490ns rd_info_valid_out error
  24   34   46
@500ns rd_info_valid_out error
   0   33   44
@510ns rd_info_valid_out error
   0    0   43
@520ns rd_info_valid_out error
   0    0    0
@530ns rd_info_valid_out error
  10    0    0
@540ns rd_info_valid_out error
   8    8    0
@550ns rd_info_valid_out error
  10    8    7
@560ns rd_info_valid_out error
   8    8    6
@570ns rd_info_valid_out error
   8   20    7
@580ns rd_info_valid_out error
   7   20   18
@590ns rd_info_valid_out error
   6   18   18
@600ns rd_info_valid_out error
  10   17   18
@610ns rd_info_valid_out error
   8   16   28
@620ns rd_info_valid_out error
   0   15   26
@630ns rd_info_valid_out error
   0    0   26
Tests complete!
Stopped at time : 740 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_Engine_Interface_tb.v" Line 675
# restart
# run all
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
@200ns rd_info_valid_out error
@200ns rd_addr_out error
@220ns rd_addr_out error
@220ns rd_id_out error
@230ns rd_addr_out error
@230ns rd_id_out error
@240ns rd_info_valid_out error
@251ns rd_info_valid_out error
@261ns rd_info_valid_out error
@271ns rd_info_valid_out error
@281ns rd_info_valid_out error
@291ns rd_info_valid_out error
@300ns rd_info_valid_out error
@310ns rd_info_valid_out error
  10    0    0
@320ns rd_info_valid_out error
   8    8    0
@330ns rd_info_valid_out error
  10    8    7
@340ns rd_info_valid_out error
   8    8   18
@350ns rd_info_valid_out error
   0    8   16
@360ns rd_info_valid_out error
  10    0   15
@370ns rd_info_valid_out error
  16    8    0
@380ns rd_info_valid_out error
  28   15    7
@390ns rd_info_valid_out error
  26   26   14
@400ns rd_info_valid_out error
   8   38   25
@410ns rd_info_valid_out error
   7    8   36
@420ns rd_info_valid_out error
   6    6   15
@430ns rd_info_valid_out error
  10   17   18
@440ns rd_info_valid_out error
   8   15   16
@450ns rd_info_valid_out error
  26   14   15
@460ns rd_info_valid_out error
  25   38   25
@470ns rd_info_valid_out error
  24   36   36
@480ns rd_info_valid_out error
  26   35   36
@490ns rd_info_valid_out error
  24   34   46
@500ns rd_info_valid_out error
   0   33   44
@510ns rd_info_valid_out error
   0    0   43
@520ns rd_info_valid_out error
   0    0    0
@530ns rd_info_valid_out error
  10    0    0
@540ns rd_info_valid_out error
   8    8    0
@550ns rd_info_valid_out error
  10    8    7
@560ns rd_info_valid_out error
   8    8    6
@570ns rd_info_valid_out error
   8   20    7
@580ns rd_info_valid_out error
   7   20   18
@590ns rd_info_valid_out error
   6   18   18
@600ns rd_info_valid_out error
  10   17   18
@610ns rd_info_valid_out error
   8   16   28
@620ns rd_info_valid_out error
   0   15   26
@630ns rd_info_valid_out error
   0    0   26
Tests complete!
Stopped at time : 740 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_Engine_Interface_tb.v" Line 675
# restart
# run all
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
@200ns rd_info_valid_out error
@200ns rd_addr_out error
@220ns rd_addr_out error
@220ns rd_id_out error
@230ns rd_addr_out error
@230ns rd_id_out error
@240ns rd_info_valid_out error
@251ns rd_info_valid_out error
@261ns rd_info_valid_out error
@271ns rd_info_valid_out error
@281ns rd_info_valid_out error
@291ns rd_info_valid_out error
@300ns rd_info_valid_out error
@310ns rd_info_valid_out error
  10    0    0
@320ns rd_info_valid_out error
   8    8    0
@330ns rd_info_valid_out error
  10    8    7
@340ns rd_info_valid_out error
   8    8   18
@350ns rd_info_valid_out error
   0    8   16
@360ns rd_info_valid_out error
  10    0   15
@370ns rd_info_valid_out error
  16    8    0
@380ns rd_info_valid_out error
  28   15    7
@390ns rd_info_valid_out error
  26   26   14
@400ns rd_info_valid_out error
   8   38   25
@410ns rd_info_valid_out error
   7    8   36
@420ns rd_info_valid_out error
   6    6   15
@430ns rd_info_valid_out error
  10   17   18
@440ns rd_info_valid_out error
   8   15   16
@450ns rd_info_valid_out error
  26   14   15
@460ns rd_info_valid_out error
  25   38   25
@470ns rd_info_valid_out error
  24   36   36
@480ns rd_info_valid_out error
  26   35   36
@490ns rd_info_valid_out error
  24   34   46
@500ns rd_info_valid_out error
   0   33   44
@510ns rd_info_valid_out error
   0    0   43
@520ns rd_info_valid_out error
   0    0    0
@530ns rd_info_valid_out error
  10    0    0
@540ns rd_info_valid_out error
   8    8    0
@550ns rd_info_valid_out error
  10    8    7
@560ns rd_info_valid_out error
   8    8    6
@570ns rd_info_valid_out error
   8   20    7
@580ns rd_info_valid_out error
   7   20   18
@590ns rd_info_valid_out error
   6   18   18
@600ns rd_info_valid_out error
  10   17   18
@610ns rd_info_valid_out error
   8   16   28
@620ns rd_info_valid_out error
   0   15   26
@630ns rd_info_valid_out error
   0    0   26
Tests complete!
Stopped at time : 740 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_Engine_Interface_tb.v" Line 675
# exit 0
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module StreamInputHandler_ReferenceReader_Engine_Interface_tb.uut.sihe.uut.eng_ctrl.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
  10    0    0
   8    8    0
  10    8    7
   8    8   18
   0    8   16
  10    0   15
  16    8    0
  28   15    7
  26   26   14
   8   38   25
   7    8   36
   6    6   15
  10   17   18
   8   15   16
  26   14   15
  25   38   25
  24   36   36
  26   35   36
  24   34   46
   0   33   44
   0    0   43
   0    0    0
  10    0    0
   8    8    0
  10    8    7
   8    8    6
   8   20    7
   7   20   18
   6   18   18
  10   17   18
   8   16   28
   0   15   26
   0    0   26
Tests complete!
Stopped at time : 750 ns : File "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_Engine_Interface_tb.v" Line 684
# exit 0
