// Seed: 2576564816
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
  assign id_4 = id_0;
  localparam id_5 = -1 + 1'h0;
  assign id_4 = id_3;
  assign id_4 = -1;
  assign id_4 = 1;
  real id_6[1 : -1];
  ;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1
    , id_6 = -1'b0,
    output supply1 id_2,
    output supply1 id_3,
    input wire id_4
);
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[-1>="" :-1],
    id_6
);
  input wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_7 = "";
  assign id_3 = id_6;
  logic id_8;
  assign id_8 = id_7;
endmodule
module module_3 #(
    parameter id_1  = 32'd49,
    parameter id_11 = 32'd54,
    parameter id_13 = 32'd61
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  output wire id_10;
  module_2 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_4,
      id_8,
      id_4
  );
  output supply0 id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout reg id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_9 = 1;
  wire id_12;
  assign id_7 = id_2;
  initial id_6 <= -1;
  wire [(  id_11  ) : id_1] _id_13, id_14;
  wire [1 : id_13] id_15;
endmodule
