[2025-09-15 18:57:35] START suite=spec trace=481.wrf-196B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/481.wrf-196B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2249443 heartbeat IPC: 4.446 cumulative IPC: 4.446 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4495073 cumulative IPC: 4.449 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4495073 cumulative IPC: 4.449 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4495074 heartbeat IPC: 4.453 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 10971260 heartbeat IPC: 1.544 cumulative IPC: 1.544 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 17352166 heartbeat IPC: 1.567 cumulative IPC: 1.556 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 22563698 heartbeat IPC: 1.919 cumulative IPC: 1.66 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 27489424 heartbeat IPC: 2.03 cumulative IPC: 1.74 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 32562876 heartbeat IPC: 1.971 cumulative IPC: 1.781 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 38122606 heartbeat IPC: 1.799 cumulative IPC: 1.784 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 43650139 heartbeat IPC: 1.809 cumulative IPC: 1.788 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 49523338 heartbeat IPC: 1.703 cumulative IPC: 1.777 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 55841858 heartbeat IPC: 1.583 cumulative IPC: 1.753 (Simulation time: 00 hr 10 min 05 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 57501878 cumulative IPC: 1.739 (Simulation time: 00 hr 11 min 07 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 57501878 cumulative IPC: 1.739 (Simulation time: 00 hr 11 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/481.wrf-196B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.739 instructions: 100000000 cycles: 57501878
CPU 0 Branch Prediction Accuracy: 99.2% MPKI: 0.2885 Average ROB Occupancy at Mispredict: 341.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00043
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.2878
BRANCH_DIRECT_CALL: 0.00016
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00015


====Backend Stall Breakdown====
ROB_STALL: 33111187
LQ_STALL: 75786
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 396.96884
REPLAY_LOAD: 108.92736
NON_REPLAY_LOAD: 35.024296

== Total ==
ADDR_TRANS: 1350885
REPLAY_LOAD: 371878
NON_REPLAY_LOAD: 31388424

== Counts ==
ADDR_TRANS: 3403
REPLAY_LOAD: 3414
NON_REPLAY_LOAD: 896190

cpu0->cpu0_STLB TOTAL        ACCESS:       6715 HIT:       2983 MISS:       3732 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6715 HIT:       2983 MISS:       3732 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 445.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1021425 HIT:     655249 MISS:     366176 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     745175 HIT:     385050 MISS:     360125 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      40134 HIT:      38490 MISS:       1644 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     231225 HIT:     231178 MISS:         47 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4891 HIT:        531 MISS:       4360 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 122.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15460280 HIT:   15459715 MISS:        565 MSHR_MERGE:        110
cpu0->cpu0_L1I LOAD         ACCESS:   15460280 HIT:   15459715 MISS:        565 MSHR_MERGE:        110
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 153.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22333822 HIT:   19612622 MISS:    2721200 MSHR_MERGE:    1931442
cpu0->cpu0_L1D LOAD         ACCESS:   18665235 HIT:   16017285 MISS:    2647950 MSHR_MERGE:    1903230
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3661107 HIT:    3592750 MISS:      68357 MSHR_MERGE:      28210
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7480 HIT:       2587 MISS:       4893 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12954474 HIT:   12954380 MISS:         94 MSHR_MERGE:         63
cpu0->cpu0_ITLB LOAD         ACCESS:   12954474 HIT:   12954380 MISS:         94 MSHR_MERGE:         63
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 669.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21701499 HIT:   21677872 MISS:      23627 MSHR_MERGE:      16943
cpu0->cpu0_DTLB LOAD         ACCESS:   21701499 HIT:   21677872 MISS:      23627 MSHR_MERGE:      16943
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 251.3 cycles
cpu0->LLC TOTAL        ACCESS:     486546 HIT:     119679 MISS:     366867 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     360125 HIT:        703 MISS:     359422 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       1644 HIT:          1 MISS:       1643 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     120417 HIT:     118967 MISS:       1450 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4360 HIT:          8 MISS:       4352 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      17862
  ROW_BUFFER_MISS:     347555
  AVG DBUS CONGESTED CYCLE: 8.278
Channel 0 WQ ROW_BUFFER_HIT:       9467
  ROW_BUFFER_MISS:     110914
  FULL:          0
Channel 0 REFRESHES ISSUED:       4792
[2025-09-15 19:08:42] END   suite=spec trace=481.wrf-196B (rc=0)
