FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _PARISC_DMA_MAPPING_H
#define _PARISC_DMA_MAPPING_H

/*
** We need to support 4 different coherent dma models with one binary:
**
**     I/O MMU        consistent method           dma_sync behavior
**  =============   ======================       =======================
**  a) PA-7x00LC    uncachable host memory          flush/purge
**  b) U2/Uturn      cachable host memory              NOP
**  c) Ike/Astro     cachable host memory              NOP
**  d) EPIC/SAGA     memory on EPIC/SAGA         flush/reset DMA channel
**
** PA-7[13]00LC processors have a GSC bus interface and no I/O MMU.
**
** Systems (eg PCX-T workstations) that don't fall into the above
/* bench 7390.1.0 73407b6a0357 */
/* bench 7390.1.1 9d23da686b50 */
/* bench 7390.1.2 6dfa39ca7c8f */
/* bench 7390.1.3 77b2930f13d3 */
/* bench 7390.1.4 4bed584230ac */
/* bench 7390.1.5 2d49233efdf9 */
/* bench 7390.1.6 dfb62c4b52f9 */
/* bench 7390.1.7 f7e675ff79d0 */
/* bench 7390.1.8 1f975d9a935f */
** flush/purge and allocate "regular" cacheable pages for everything.
*/

extern const struct dma_map_ops *hppa_dma_ops;

static inline const struct dma_map_ops *get_arch_dma_ops(struct bus_type *bus)
{
	return hppa_dma_ops;
}

#endif
