Analysis & Synthesis report for prime_8bits
Thu Jul 14 21:52:54 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_control:u_control|state
  9. State Machine - |prime_8bits|prime_control:u_control|state
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|reg_pp_Wbits:u_regX
 13. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|counter_WbitsR1:u_countI
 14. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_i_A
 15. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_i_B
 16. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|counter_Wbits:u_contK
 17. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0
 18. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2
 19. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3
 20. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4
 21. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5
 22. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6
 23. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7
 24. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|sub_Wbits:u_AsubMultRes
 25. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|less_than:u_less_than
 26. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_regOut
 27. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|equal:u_equal
 28. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|bigger_than:u_biggerthan
 29. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|counter_Wbits:u_contDiv
 30. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|equal:u_eual2
 31. Parameter Settings for User Entity Instance: prime_datapath:u_datapath|reg_pp_Wbits:u_regOut
 32. Port Connectivity Checks: "prime_datapath:u_datapath|equal:u_eual2"
 33. Port Connectivity Checks: "prime_datapath:u_datapath|equal:u_equal"
 34. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|sub_Wbits:u_AsubMultRes"
 35. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7"
 36. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6"
 37. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5"
 38. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4"
 39. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3"
 40. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2"
 41. Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 14 21:52:54 2016           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; prime_8bits                                     ;
; Top-level Entity Name              ; prime_8bits                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 162                                             ;
;     Total combinational functions  ; 139                                             ;
;     Dedicated logic registers      ; 71                                              ;
; Total registers                    ; 71                                              ;
; Total pins                         ; 13                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; prime_8bits        ; prime_8bits        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+---------+
; counter_WbitsR1.vhd              ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_WbitsR1.vhd ;         ;
; sub_Wbits.vhd                    ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/sub_Wbits.vhd       ;         ;
; reg_pp_Wbits.vhd                 ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/reg_pp_Wbits.vhd    ;         ;
; multiplier_as.vhd                ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/multiplier_as.vhd   ;         ;
; module_datapath.vhd              ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_datapath.vhd ;         ;
; module_control.vhd               ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_control.vhd  ;         ;
; module_8bits.vhd                 ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/module_8bits.vhd    ;         ;
; less_than.vhd                    ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/less_than.vhd       ;         ;
; halfadder.vhd                    ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/halfadder.vhd       ;         ;
; fulladder.vhd                    ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/fulladder.vhd       ;         ;
; counter_Wbits.vhd                ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/counter_Wbits.vhd   ;         ;
; adder.vhd                        ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/adder.vhd           ;         ;
; prime_datapath.vhd               ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_datapath.vhd  ;         ;
; prime_control.vhd                ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_control.vhd   ;         ;
; prime_8bits.vhd                  ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/prime_8bits.vhd     ;         ;
; bigger_than.vhd                  ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/bigger_than.vhd     ;         ;
; equal.vhd                        ; yes             ; User VHDL File  ; Z:/Projeto de Sistemas Digitais/M3/prime_8bits/equal.vhd           ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 162   ;
;                                             ;       ;
; Total combinational functions               ; 139   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 42    ;
;     -- 3 input functions                    ; 37    ;
;     -- <=2 input functions                  ; 60    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 100   ;
;     -- arithmetic mode                      ; 39    ;
;                                             ;       ;
; Total registers                             ; 71    ;
;     -- Dedicated logic registers            ; 71    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 13    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; i_clk ;
; Maximum fan-out                             ; 71    ;
; Total fan-out                               ; 663   ;
; Average fan-out                             ; 2.97  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |prime_8bits                             ; 139 (0)           ; 71 (0)       ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |prime_8bits                                                                                                                                  ; work         ;
;    |prime_control:u_control|             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_control:u_control                                                                                                          ; work         ;
;    |prime_datapath:u_datapath|           ; 130 (1)           ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath                                                                                                        ; work         ;
;       |bigger_than:u_biggerthan|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|bigger_than:u_biggerthan                                                                               ; work         ;
;       |counter_Wbits:u_contDiv|          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|counter_Wbits:u_contDiv                                                                                ; work         ;
;       |counter_WbitsR1:u_countI|         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|counter_WbitsR1:u_countI                                                                               ; work         ;
;       |equal:u_equal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|equal:u_equal                                                                                          ; work         ;
;       |module_8bits:u_module|            ; 100 (0)           ; 37 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module                                                                                  ; work         ;
;          |module_control:u_control|      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_control:u_control                                                         ; work         ;
;          |module_datapath:u_datapath|    ; 95 (1)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath                                                       ; work         ;
;             |counter_Wbits:u_contK|      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|counter_Wbits:u_contK                                 ; work         ;
;             |less_than:u_less_than|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|less_than:u_less_than                                 ; work         ;
;             |multiplier_as:u_KmultB|     ; 69 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB                                ; work         ;
;                |adder:u_0|               ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0                      ; work         ;
;                   |fulladder:\f_0:1:u_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:1:u_1 ; work         ;
;                   |fulladder:\f_0:2:u_1| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:2:u_1 ; work         ;
;                   |fulladder:\f_0:3:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:3:u_1 ; work         ;
;                   |fulladder:\f_0:4:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:4:u_1 ; work         ;
;                   |fulladder:\f_0:5:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:5:u_1 ; work         ;
;                   |fulladder:\f_0:6:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:6:u_1 ; work         ;
;                |adder:u_2|               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2                      ; work         ;
;                   |fulladder:\f_0:2:u_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2|fulladder:\f_0:2:u_1 ; work         ;
;                   |fulladder:\f_0:3:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2|fulladder:\f_0:3:u_1 ; work         ;
;                   |fulladder:\f_0:4:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2|fulladder:\f_0:4:u_1 ; work         ;
;                   |fulladder:\f_0:5:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2|fulladder:\f_0:5:u_1 ; work         ;
;                   |fulladder:\f_0:6:u_1| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2|fulladder:\f_0:6:u_1 ; work         ;
;                |adder:u_3|               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3                      ; work         ;
;                   |fulladder:\f_0:3:u_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3|fulladder:\f_0:3:u_1 ; work         ;
;                   |fulladder:\f_0:4:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3|fulladder:\f_0:4:u_1 ; work         ;
;                   |fulladder:\f_0:5:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3|fulladder:\f_0:5:u_1 ; work         ;
;                   |fulladder:\f_0:6:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3|fulladder:\f_0:6:u_1 ; work         ;
;                |adder:u_4|               ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4                      ; work         ;
;                   |fulladder:\f_0:4:u_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4|fulladder:\f_0:4:u_1 ; work         ;
;                   |fulladder:\f_0:5:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4|fulladder:\f_0:5:u_1 ; work         ;
;                   |fulladder:\f_0:6:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4|fulladder:\f_0:6:u_1 ; work         ;
;                |adder:u_5|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5                      ; work         ;
;                   |fulladder:\f_0:5:u_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5|fulladder:\f_0:5:u_1 ; work         ;
;                |adder:u_6|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6                      ; work         ;
;                   |fulladder:\f_0:6:u_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6|fulladder:\f_0:6:u_1 ; work         ;
;                |adder:u_7|               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7                      ; work         ;
;                   |fulladder:\f_0:7:u_1| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7|fulladder:\f_0:7:u_1 ; work         ;
;             |reg_pp_Wbits:u_i_A|         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_i_A                                    ; work         ;
;             |reg_pp_Wbits:u_i_B|         ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_i_B                                    ; work         ;
;             |reg_pp_Wbits:u_regOut|      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_regOut                                 ; work         ;
;             |sub_Wbits:u_AsubMultRes|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|sub_Wbits:u_AsubMultRes                               ; work         ;
;       |reg_pp_Wbits:u_regOut|            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|reg_pp_Wbits:u_regOut                                                                                  ; work         ;
;       |reg_pp_Wbits:u_regX|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prime_8bits|prime_datapath:u_datapath|reg_pp_Wbits:u_regX                                                                                    ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |prime_8bits|prime_datapath:u_datapath|module_8bits:u_module|module_control:u_control|state ;
+------------+----------+----------+----------+----------+----------------------------------------------------+
; Name       ; state.s3 ; state.s2 ; state.s1 ; state.s0 ; state.idle                                         ;
+------------+----------+----------+----------+----------+----------------------------------------------------+
; state.idle ; 0        ; 0        ; 0        ; 0        ; 0                                                  ;
; state.s0   ; 0        ; 0        ; 0        ; 1        ; 1                                                  ;
; state.s1   ; 0        ; 0        ; 1        ; 0        ; 1                                                  ;
; state.s2   ; 0        ; 1        ; 0        ; 0        ; 1                                                  ;
; state.s3   ; 1        ; 0        ; 0        ; 0        ; 1                                                  ;
+------------+----------+----------+----------+----------+----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |prime_8bits|prime_control:u_control|state                                                        ;
+------------+----------+----------+----------+----------+----------+----------+----------+------------+------------+
; Name       ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ; state.init ; state.idle ;
+------------+----------+----------+----------+----------+----------+----------+----------+------------+------------+
; state.idle ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 0          ;
; state.init ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ; 1          ;
; state.s0   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0          ; 1          ;
; state.s1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0          ; 1          ;
; state.s2   ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0          ; 1          ;
; state.s3   ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0          ; 1          ;
; state.s4   ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1          ;
; state.s5   ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1          ;
; state.s6   ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1          ;
+------------+----------+----------+----------+----------+----------+----------+----------+------------+------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 71    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 71    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; prime_datapath:u_datapath|counter_WbitsR1:u_countI|q[0] ; 4       ;
; Total number of inverted registers = 1                  ;         ;
+---------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|reg_pp_Wbits:u_regX ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; p_width        ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|counter_WbitsR1:u_countI ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_i_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; p_width        ; 8     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_i_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; p_width        ; 8     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|counter_Wbits:u_contK ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 9     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 10    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 11    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 12    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 13    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 14    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; p_width        ; 15    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|sub_Wbits:u_AsubMultRes ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; w              ; 16    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|less_than:u_less_than ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|reg_pp_Wbits:u_regOut ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; p_width        ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|equal:u_equal ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|bigger_than:u_biggerthan ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|counter_Wbits:u_contDiv ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|equal:u_eual2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; w              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prime_datapath:u_datapath|reg_pp_Wbits:u_regOut ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; p_width        ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|equal:u_eual2" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; b[7..2] ; Input ; Info     ; Stuck at GND                           ;
; b[1]    ; Input ; Info     ; Stuck at VCC                           ;
; b[0]    ; Input ; Info     ; Stuck at GND                           ;
+---------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|equal:u_equal" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|sub_Wbits:u_AsubMultRes" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; i_a[15..8] ; Input  ; Info     ; Stuck at GND                                                                                  ;
; o_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_din1[6..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_din1[5..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_din1[4..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_din1[3..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_din1[2..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_din1[1..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                  ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; i_din0[8] ; Input ; Info     ; Stuck at GND                                                                                             ;
; i_din1[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 14 21:52:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prime_8bits -c prime_8bits
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file counter_wbitsr1.vhd
    Info (12022): Found design unit 1: counter_WbitsR1-arch_1
    Info (12023): Found entity 1: counter_WbitsR1
Info (12021): Found 2 design units, including 1 entities, in source file sub_wbits.vhd
    Info (12022): Found design unit 1: sub_Wbits-arch
    Info (12023): Found entity 1: sub_Wbits
Info (12021): Found 2 design units, including 1 entities, in source file reg_pp_wbits.vhd
    Info (12022): Found design unit 1: reg_pp_Wbits-arch_1
    Info (12023): Found entity 1: reg_pp_Wbits
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_as.vhd
    Info (12022): Found design unit 1: multiplier_as-arch
    Info (12023): Found entity 1: multiplier_as
Info (12021): Found 2 design units, including 1 entities, in source file module_datapath.vhd
    Info (12022): Found design unit 1: module_datapath-arch
    Info (12023): Found entity 1: module_datapath
Info (12021): Found 2 design units, including 1 entities, in source file module_control.vhd
    Info (12022): Found design unit 1: module_control-arch
    Info (12023): Found entity 1: module_control
Info (12021): Found 2 design units, including 1 entities, in source file module_8bits.vhd
    Info (12022): Found design unit 1: module_8bits-arch
    Info (12023): Found entity 1: module_8bits
Info (12021): Found 2 design units, including 1 entities, in source file less_than.vhd
    Info (12022): Found design unit 1: less_than-arch
    Info (12023): Found entity 1: less_than
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfadder-arch
    Info (12023): Found entity 1: halfadder
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-arch
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 1 entities, in source file counter_wbits.vhd
    Info (12022): Found design unit 1: counter_Wbits-arch_1
    Info (12023): Found entity 1: counter_Wbits
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-arch
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file prime_datapath.vhd
    Info (12022): Found design unit 1: prime_datapath-arch
    Info (12023): Found entity 1: prime_datapath
Info (12021): Found 2 design units, including 1 entities, in source file prime_control.vhd
    Info (12022): Found design unit 1: prime_control-arch
    Info (12023): Found entity 1: prime_control
Info (12021): Found 2 design units, including 1 entities, in source file prime_8bits.vhd
    Info (12022): Found design unit 1: prime_8bits-arch
    Info (12023): Found entity 1: prime_8bits
Info (12021): Found 2 design units, including 1 entities, in source file bigger_than.vhd
    Info (12022): Found design unit 1: bigger_than-arch
    Info (12023): Found entity 1: bigger_than
Info (12021): Found 2 design units, including 1 entities, in source file equal.vhd
    Info (12022): Found design unit 1: equal-arch
    Info (12023): Found entity 1: equal
Info (12127): Elaborating entity "prime_8bits" for the top level hierarchy
Info (12128): Elaborating entity "prime_control" for hierarchy "prime_control:u_control"
Info (12128): Elaborating entity "prime_datapath" for hierarchy "prime_datapath:u_datapath"
Info (12128): Elaborating entity "reg_pp_Wbits" for hierarchy "prime_datapath:u_datapath|reg_pp_Wbits:u_regX"
Info (12128): Elaborating entity "counter_WbitsR1" for hierarchy "prime_datapath:u_datapath|counter_WbitsR1:u_countI"
Info (12128): Elaborating entity "module_8bits" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module"
Info (12128): Elaborating entity "module_control" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_control:u_control"
Info (12128): Elaborating entity "module_datapath" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath"
Info (12128): Elaborating entity "counter_Wbits" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|counter_Wbits:u_contK"
Info (12128): Elaborating entity "multiplier_as" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0"
Info (12128): Elaborating entity "halfadder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|halfadder:u_0"
Info (12128): Elaborating entity "fulladder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_0|fulladder:\f_0:1:u_1"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_2"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_3"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_4"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_5"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_6"
Info (12128): Elaborating entity "adder" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|multiplier_as:u_KmultB|adder:u_7"
Info (12128): Elaborating entity "sub_Wbits" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|sub_Wbits:u_AsubMultRes"
Info (12128): Elaborating entity "less_than" for hierarchy "prime_datapath:u_datapath|module_8bits:u_module|module_datapath:u_datapath|less_than:u_less_than"
Info (12128): Elaborating entity "equal" for hierarchy "prime_datapath:u_datapath|equal:u_equal"
Info (12128): Elaborating entity "bigger_than" for hierarchy "prime_datapath:u_datapath|bigger_than:u_biggerthan"
Info (12128): Elaborating entity "reg_pp_Wbits" for hierarchy "prime_datapath:u_datapath|reg_pp_Wbits:u_regOut"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 183 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 170 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 391 megabytes
    Info: Processing ended: Thu Jul 14 21:52:54 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


