C:/tracePCB/RCB/RCB_FPGA/simulation/testbench/tester_rcb.v {1 {vlog -work work -vopt +incdir+C:/tracePCB/RCB/RCB_FPGA/simulation/testbench +incdir+C:/tracePCB/RCB/RCB_FPGA/source -stats=none C:/TracePCB/RCB/RCB_FPGA/simulation/testbench/tester_rcb.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module tester_rcb

Top level modules:
	tester_rcb

} {} {}} C:/tracePCB/RCB/RCB_FPGA/simulation/testbench/rcb_tests.v {1 {vlog -work work -vopt +incdir+C:/tracePCB/RCB/RCB_FPGA/simulation/testbench +incdir+C:/tracePCB/RCB/RCB_FPGA/source -stats=none C:/TracePCB/RCB/RCB_FPGA/simulation/testbench/rcb_tests.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rcb_tests

Top level modules:
	rcb_tests

} {} {}} C:/tracePCB/RCB/RCB_FPGA/source/rcb_top.v {1 {vlog -work work -vopt -stats=none C:/TracePCB/RCB/RCB_FPGA/source/rcb_top.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rcb_top

Top level modules:
	rcb_top

} {} {}} C:/tracePCB/RCB/RCB_FPGA/source/rcb_registers.v {1 {vlog -work work -vopt +incdir+C:/tracePCB/RCB/RCB_FPGA/source -stats=none C:/TracePCB/RCB/RCB_FPGA/source/rcb_registers.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rcb_registers

Top level modules:
	rcb_registers

} {} {}} C:/tracePCB/RCB/RCB_FPGA/source/rcb_spi.v {1 {vlog -work work -vopt +incdir+C:/tracePCB/RCB/RCB_FPGA/source -stats=none C:/TracePCB/RCB/RCB_FPGA/source/rcb_spi.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rcb_spi

Top level modules:
	rcb_spi

} {} {}} C:/tracePCB/RCB/RCB_FPGA/simulation/testbench/tb_rcb.v {1 {vlog -work work -vopt -stats=none C:/TracePCB/RCB/RCB_FPGA/simulation/testbench/tb_rcb.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module tb_rcb

Top level modules:
	tb_rcb

} {} {}} C:/TracePCB/RCB/RCB_FPGA/simulation/testbench/spi_interface.v {1 {vlog -work work -vopt +incdir+C:/TracePCB/RCB/RCB_FPGA/simulation/testbench +incdir+C:/TracePCB/RCB/RCB_FPGA/source -stats=none C:/TracePCB/RCB/RCB_FPGA/simulation/testbench/spi_interface.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module spi_interface

Top level modules:
	spi_interface

} {} {}}
