// Seed: 2680824734
module module_0 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5
    , id_9,
    input wor id_6,
    input wire id_7
);
  assign id_0 = $unsigned(54);
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    output tri id_3
);
  wire id_5;
  ;
  assign id_3 = -1;
  logic id_6;
  wire  id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
