# rtl-spi-controller
Synthesizable Verilog RTL implementation of a full-duplex SPI (Serial Peripheral Interface) Master and Slave. Features configurable clock dividers, Mode 0 (CPOL=0, CPHA=0) timing.
