library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 5
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic_vector (2 downto 0);
begin
  o <= n3750_o;
  -- vhdl_source/peres.vhdl:13:17
  n3741_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3742_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3743_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3744_o <= n3742_o xor n3743_o;
  -- vhdl_source/peres.vhdl:15:17
  n3745_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3746_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3747_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3748_o <= n3746_o and n3747_o;
  -- vhdl_source/peres.vhdl:15:21
  n3749_o <= n3745_o xor n3748_o;
  n3750_o <= n3741_o & n3744_o & n3749_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2859 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2867 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2875 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2883 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2891 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2899 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2907 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2915 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2923 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2931 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2939 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2947 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2955 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2963 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2971 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2979 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2991 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2999 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3007 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3015 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3023 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3031 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3039 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3047 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3055 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3063 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3071 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3079 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3087 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3095 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3103 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic_vector (1 downto 0);
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic_vector (1 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3115 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (1 downto 0);
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3126 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic_vector (1 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3137 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic_vector (1 downto 0);
  signal n3146_o : std_logic;
  signal n3147_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3148 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (1 downto 0);
  signal n3157_o : std_logic;
  signal n3158_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3159 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (1 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3170 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3181 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic_vector (1 downto 0);
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3192 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic_vector (1 downto 0);
  signal n3201_o : std_logic;
  signal n3202_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3203 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic_vector (1 downto 0);
  signal n3212_o : std_logic;
  signal n3213_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3214 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic_vector (1 downto 0);
  signal n3223_o : std_logic;
  signal n3224_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3225 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic_vector (1 downto 0);
  signal n3234_o : std_logic;
  signal n3235_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3236 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic_vector (1 downto 0);
  signal n3245_o : std_logic;
  signal n3246_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3247 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic_vector (1 downto 0);
  signal n3256_o : std_logic;
  signal n3257_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3258 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic_vector (1 downto 0);
  signal n3267_o : std_logic;
  signal n3268_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3269 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (1 downto 0);
  signal n3278_o : std_logic;
  signal n3279_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3280 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3291 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic_vector (1 downto 0);
  signal n3299_o : std_logic;
  signal n3300_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3301 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (1 downto 0);
  signal n3310_o : std_logic;
  signal n3311_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3312 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (1 downto 0);
  signal n3321_o : std_logic;
  signal n3322_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3323 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (1 downto 0);
  signal n3332_o : std_logic;
  signal n3333_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3334 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (1 downto 0);
  signal n3343_o : std_logic;
  signal n3344_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3345 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (1 downto 0);
  signal n3354_o : std_logic;
  signal n3355_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3356 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic_vector (1 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3367 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (1 downto 0);
  signal n3376_o : std_logic;
  signal n3377_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3378 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic_vector (1 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3389 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (1 downto 0);
  signal n3398_o : std_logic;
  signal n3399_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3400 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic_vector (1 downto 0);
  signal n3409_o : std_logic;
  signal n3410_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3411 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic_vector (1 downto 0);
  signal n3420_o : std_logic;
  signal n3421_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3422 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic_vector (1 downto 0);
  signal n3431_o : std_logic;
  signal n3432_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3433 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic_vector (1 downto 0);
  signal n3442_o : std_logic;
  signal n3443_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3444 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic_vector (1 downto 0);
  signal n3453_o : std_logic;
  signal n3454_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3455 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic_vector (1 downto 0);
  signal n3464_o : std_logic;
  signal n3465_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3466 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (1 downto 0);
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3477 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3485 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3493 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3501 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3509 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3517 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3525 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3533 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3541 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3549 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3557 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3565 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3573 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3581 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3589 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3601 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3609 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3617 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3625 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3633 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3641 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3649 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3657 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3665 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3673 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3681 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3689 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3697 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3705 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3713 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3721 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic_vector (16 downto 0);
  signal n3727_o : std_logic_vector (16 downto 0);
  signal n3728_o : std_logic_vector (16 downto 0);
  signal n3729_o : std_logic_vector (16 downto 0);
  signal n3730_o : std_logic_vector (16 downto 0);
  signal n3731_o : std_logic_vector (16 downto 0);
  signal n3732_o : std_logic_vector (16 downto 0);
  signal n3733_o : std_logic_vector (16 downto 0);
  signal n3734_o : std_logic_vector (16 downto 0);
  signal n3735_o : std_logic_vector (16 downto 0);
  signal n3736_o : std_logic_vector (16 downto 0);
  signal n3737_o : std_logic_vector (16 downto 0);
  signal n3738_o : std_logic_vector (16 downto 0);
  signal n3739_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3726_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3727_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3728_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3729_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3730_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3731_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3732_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3733_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3734_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3735_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3736_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3737_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3738_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3739_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2856_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2857_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2858_o <= n2856_o & n2857_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2859 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2858_o,
    o => gen1_n1_cnot1_j_o);
  n2862_o <= gen1_n1_cnot1_j_n2859 (1);
  n2863_o <= gen1_n1_cnot1_j_n2859 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2864_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2865_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2866_o <= n2864_o & n2865_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2867 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2866_o,
    o => gen1_n2_cnot1_j_o);
  n2870_o <= gen1_n2_cnot1_j_n2867 (1);
  n2871_o <= gen1_n2_cnot1_j_n2867 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2872_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2873_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2875 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2874_o,
    o => gen1_n3_cnot1_j_o);
  n2878_o <= gen1_n3_cnot1_j_n2875 (1);
  n2879_o <= gen1_n3_cnot1_j_n2875 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2880_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2881_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2882_o <= n2880_o & n2881_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2883 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2882_o,
    o => gen1_n4_cnot1_j_o);
  n2886_o <= gen1_n4_cnot1_j_n2883 (1);
  n2887_o <= gen1_n4_cnot1_j_n2883 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2888_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2889_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2890_o <= n2888_o & n2889_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2891 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2890_o,
    o => gen1_n5_cnot1_j_o);
  n2894_o <= gen1_n5_cnot1_j_n2891 (1);
  n2895_o <= gen1_n5_cnot1_j_n2891 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2896_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2897_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2898_o <= n2896_o & n2897_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2899 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2898_o,
    o => gen1_n6_cnot1_j_o);
  n2902_o <= gen1_n6_cnot1_j_n2899 (1);
  n2903_o <= gen1_n6_cnot1_j_n2899 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2904_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2905_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2906_o <= n2904_o & n2905_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2907 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2906_o,
    o => gen1_n7_cnot1_j_o);
  n2910_o <= gen1_n7_cnot1_j_n2907 (1);
  n2911_o <= gen1_n7_cnot1_j_n2907 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2912_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2913_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2914_o <= n2912_o & n2913_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2915 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2914_o,
    o => gen1_n8_cnot1_j_o);
  n2918_o <= gen1_n8_cnot1_j_n2915 (1);
  n2919_o <= gen1_n8_cnot1_j_n2915 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2920_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2921_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2922_o <= n2920_o & n2921_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2923 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2922_o,
    o => gen1_n9_cnot1_j_o);
  n2926_o <= gen1_n9_cnot1_j_n2923 (1);
  n2927_o <= gen1_n9_cnot1_j_n2923 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2928_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2929_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2930_o <= n2928_o & n2929_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2931 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2930_o,
    o => gen1_n10_cnot1_j_o);
  n2934_o <= gen1_n10_cnot1_j_n2931 (1);
  n2935_o <= gen1_n10_cnot1_j_n2931 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2936_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2937_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2938_o <= n2936_o & n2937_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2939 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2938_o,
    o => gen1_n11_cnot1_j_o);
  n2942_o <= gen1_n11_cnot1_j_n2939 (1);
  n2943_o <= gen1_n11_cnot1_j_n2939 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2944_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2945_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2946_o <= n2944_o & n2945_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2947 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2946_o,
    o => gen1_n12_cnot1_j_o);
  n2950_o <= gen1_n12_cnot1_j_n2947 (1);
  n2951_o <= gen1_n12_cnot1_j_n2947 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2952_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2953_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2954_o <= n2952_o & n2953_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2955 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2954_o,
    o => gen1_n13_cnot1_j_o);
  n2958_o <= gen1_n13_cnot1_j_n2955 (1);
  n2959_o <= gen1_n13_cnot1_j_n2955 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2960_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2961_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2962_o <= n2960_o & n2961_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2963 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2962_o,
    o => gen1_n14_cnot1_j_o);
  n2966_o <= gen1_n14_cnot1_j_n2963 (1);
  n2967_o <= gen1_n14_cnot1_j_n2963 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2968_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2969_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2970_o <= n2968_o & n2969_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2971 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2970_o,
    o => gen1_n15_cnot1_j_o);
  n2974_o <= gen1_n15_cnot1_j_n2971 (1);
  n2975_o <= gen1_n15_cnot1_j_n2971 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2976_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2977_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2978_o <= n2976_o & n2977_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2979 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2978_o,
    o => gen1_n16_cnot1_j_o);
  n2982_o <= gen1_n16_cnot1_j_n2979 (1);
  n2983_o <= gen1_n16_cnot1_j_n2979 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2984_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2985_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2986_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2987_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2988_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2989_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2990_o <= n2988_o & n2989_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2991 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2990_o,
    o => gen2_n16_cnot2_j_o);
  n2994_o <= gen2_n16_cnot2_j_n2991 (1);
  n2995_o <= gen2_n16_cnot2_j_n2991 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2996_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2997_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2998_o <= n2996_o & n2997_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2999 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2998_o,
    o => gen2_n15_cnot2_j_o);
  n3002_o <= gen2_n15_cnot2_j_n2999 (1);
  n3003_o <= gen2_n15_cnot2_j_n2999 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3004_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3005_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3006_o <= n3004_o & n3005_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3007 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3006_o,
    o => gen2_n14_cnot2_j_o);
  n3010_o <= gen2_n14_cnot2_j_n3007 (1);
  n3011_o <= gen2_n14_cnot2_j_n3007 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3012_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3013_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3014_o <= n3012_o & n3013_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3015 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3014_o,
    o => gen2_n13_cnot2_j_o);
  n3018_o <= gen2_n13_cnot2_j_n3015 (1);
  n3019_o <= gen2_n13_cnot2_j_n3015 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3020_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3021_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3022_o <= n3020_o & n3021_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3023 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3022_o,
    o => gen2_n12_cnot2_j_o);
  n3026_o <= gen2_n12_cnot2_j_n3023 (1);
  n3027_o <= gen2_n12_cnot2_j_n3023 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3028_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3029_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3030_o <= n3028_o & n3029_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3031 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3030_o,
    o => gen2_n11_cnot2_j_o);
  n3034_o <= gen2_n11_cnot2_j_n3031 (1);
  n3035_o <= gen2_n11_cnot2_j_n3031 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3036_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3037_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3038_o <= n3036_o & n3037_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3039 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3038_o,
    o => gen2_n10_cnot2_j_o);
  n3042_o <= gen2_n10_cnot2_j_n3039 (1);
  n3043_o <= gen2_n10_cnot2_j_n3039 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3044_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3045_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3046_o <= n3044_o & n3045_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3047 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3046_o,
    o => gen2_n9_cnot2_j_o);
  n3050_o <= gen2_n9_cnot2_j_n3047 (1);
  n3051_o <= gen2_n9_cnot2_j_n3047 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3052_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3053_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3054_o <= n3052_o & n3053_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3055 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3054_o,
    o => gen2_n8_cnot2_j_o);
  n3058_o <= gen2_n8_cnot2_j_n3055 (1);
  n3059_o <= gen2_n8_cnot2_j_n3055 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3060_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3061_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3062_o <= n3060_o & n3061_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3063 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3062_o,
    o => gen2_n7_cnot2_j_o);
  n3066_o <= gen2_n7_cnot2_j_n3063 (1);
  n3067_o <= gen2_n7_cnot2_j_n3063 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3068_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3069_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3070_o <= n3068_o & n3069_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3071 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3070_o,
    o => gen2_n6_cnot2_j_o);
  n3074_o <= gen2_n6_cnot2_j_n3071 (1);
  n3075_o <= gen2_n6_cnot2_j_n3071 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3076_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3077_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3078_o <= n3076_o & n3077_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3079 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3078_o,
    o => gen2_n5_cnot2_j_o);
  n3082_o <= gen2_n5_cnot2_j_n3079 (1);
  n3083_o <= gen2_n5_cnot2_j_n3079 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3084_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3085_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3086_o <= n3084_o & n3085_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3087 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3086_o,
    o => gen2_n4_cnot2_j_o);
  n3090_o <= gen2_n4_cnot2_j_n3087 (1);
  n3091_o <= gen2_n4_cnot2_j_n3087 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3092_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3093_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3094_o <= n3092_o & n3093_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3095 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3094_o,
    o => gen2_n3_cnot2_j_o);
  n3098_o <= gen2_n3_cnot2_j_n3095 (1);
  n3099_o <= gen2_n3_cnot2_j_n3095 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3100_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3101_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3102_o <= n3100_o & n3101_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3103 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3102_o,
    o => gen2_n2_cnot2_j_o);
  n3106_o <= gen2_n2_cnot2_j_n3103 (1);
  n3107_o <= gen2_n2_cnot2_j_n3103 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3108_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3109_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3110_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3111_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3112_o <= n3110_o & n3111_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3113_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3114_o <= n3112_o & n3113_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3115 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3114_o,
    o => gen3_n1_ccnot3_j_o);
  n3118_o <= gen3_n1_ccnot3_j_n3115 (2);
  n3119_o <= gen3_n1_ccnot3_j_n3115 (1);
  n3120_o <= gen3_n1_ccnot3_j_n3115 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3121_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3122_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3124_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3125_o <= n3123_o & n3124_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3126 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3125_o,
    o => gen3_n2_ccnot3_j_o);
  n3129_o <= gen3_n2_ccnot3_j_n3126 (2);
  n3130_o <= gen3_n2_ccnot3_j_n3126 (1);
  n3131_o <= gen3_n2_ccnot3_j_n3126 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3132_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3133_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3134_o <= n3132_o & n3133_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3135_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3136_o <= n3134_o & n3135_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3137 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3136_o,
    o => gen3_n3_ccnot3_j_o);
  n3140_o <= gen3_n3_ccnot3_j_n3137 (2);
  n3141_o <= gen3_n3_ccnot3_j_n3137 (1);
  n3142_o <= gen3_n3_ccnot3_j_n3137 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3143_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3144_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3145_o <= n3143_o & n3144_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3146_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3147_o <= n3145_o & n3146_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3148 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3147_o,
    o => gen3_n4_ccnot3_j_o);
  n3151_o <= gen3_n4_ccnot3_j_n3148 (2);
  n3152_o <= gen3_n4_ccnot3_j_n3148 (1);
  n3153_o <= gen3_n4_ccnot3_j_n3148 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3154_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3155_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3157_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3158_o <= n3156_o & n3157_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3159 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3158_o,
    o => gen3_n5_ccnot3_j_o);
  n3162_o <= gen3_n5_ccnot3_j_n3159 (2);
  n3163_o <= gen3_n5_ccnot3_j_n3159 (1);
  n3164_o <= gen3_n5_ccnot3_j_n3159 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3165_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3166_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3168_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3169_o <= n3167_o & n3168_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3170 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3169_o,
    o => gen3_n6_ccnot3_j_o);
  n3173_o <= gen3_n6_ccnot3_j_n3170 (2);
  n3174_o <= gen3_n6_ccnot3_j_n3170 (1);
  n3175_o <= gen3_n6_ccnot3_j_n3170 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3176_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3177_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3178_o <= n3176_o & n3177_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3179_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3181 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3180_o,
    o => gen3_n7_ccnot3_j_o);
  n3184_o <= gen3_n7_ccnot3_j_n3181 (2);
  n3185_o <= gen3_n7_ccnot3_j_n3181 (1);
  n3186_o <= gen3_n7_ccnot3_j_n3181 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3187_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3188_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3189_o <= n3187_o & n3188_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3190_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3192 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3191_o,
    o => gen3_n8_ccnot3_j_o);
  n3195_o <= gen3_n8_ccnot3_j_n3192 (2);
  n3196_o <= gen3_n8_ccnot3_j_n3192 (1);
  n3197_o <= gen3_n8_ccnot3_j_n3192 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3198_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3199_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3200_o <= n3198_o & n3199_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3201_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3202_o <= n3200_o & n3201_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3203 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3202_o,
    o => gen3_n9_ccnot3_j_o);
  n3206_o <= gen3_n9_ccnot3_j_n3203 (2);
  n3207_o <= gen3_n9_ccnot3_j_n3203 (1);
  n3208_o <= gen3_n9_ccnot3_j_n3203 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3209_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3210_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3211_o <= n3209_o & n3210_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3212_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3213_o <= n3211_o & n3212_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3214 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3213_o,
    o => gen3_n10_ccnot3_j_o);
  n3217_o <= gen3_n10_ccnot3_j_n3214 (2);
  n3218_o <= gen3_n10_ccnot3_j_n3214 (1);
  n3219_o <= gen3_n10_ccnot3_j_n3214 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3220_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3221_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3222_o <= n3220_o & n3221_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3223_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3224_o <= n3222_o & n3223_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3225 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3224_o,
    o => gen3_n11_ccnot3_j_o);
  n3228_o <= gen3_n11_ccnot3_j_n3225 (2);
  n3229_o <= gen3_n11_ccnot3_j_n3225 (1);
  n3230_o <= gen3_n11_ccnot3_j_n3225 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3231_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3232_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3233_o <= n3231_o & n3232_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3234_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3235_o <= n3233_o & n3234_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3236 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3235_o,
    o => gen3_n12_ccnot3_j_o);
  n3239_o <= gen3_n12_ccnot3_j_n3236 (2);
  n3240_o <= gen3_n12_ccnot3_j_n3236 (1);
  n3241_o <= gen3_n12_ccnot3_j_n3236 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3242_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3243_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3244_o <= n3242_o & n3243_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3245_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3246_o <= n3244_o & n3245_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3247 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3246_o,
    o => gen3_n13_ccnot3_j_o);
  n3250_o <= gen3_n13_ccnot3_j_n3247 (2);
  n3251_o <= gen3_n13_ccnot3_j_n3247 (1);
  n3252_o <= gen3_n13_ccnot3_j_n3247 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3253_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3254_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3255_o <= n3253_o & n3254_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3256_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3257_o <= n3255_o & n3256_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3258 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3257_o,
    o => gen3_n14_ccnot3_j_o);
  n3261_o <= gen3_n14_ccnot3_j_n3258 (2);
  n3262_o <= gen3_n14_ccnot3_j_n3258 (1);
  n3263_o <= gen3_n14_ccnot3_j_n3258 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3264_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3265_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3266_o <= n3264_o & n3265_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3267_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3268_o <= n3266_o & n3267_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3269 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3268_o,
    o => gen3_n15_ccnot3_j_o);
  n3272_o <= gen3_n15_ccnot3_j_n3269 (2);
  n3273_o <= gen3_n15_ccnot3_j_n3269 (1);
  n3274_o <= gen3_n15_ccnot3_j_n3269 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3275_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3276_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3278_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3279_o <= n3277_o & n3278_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3280 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3279_o,
    o => gen3_n16_ccnot3_j_o);
  n3283_o <= gen3_n16_ccnot3_j_n3280 (2);
  n3284_o <= gen3_n16_ccnot3_j_n3280 (1);
  n3285_o <= gen3_n16_ccnot3_j_n3280 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3286_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3287_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3288_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3289_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3290_o <= n3288_o & n3289_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3291 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3290_o,
    o => cnot_4_o);
  n3294_o <= cnot_4_n3291 (1);
  n3295_o <= cnot_4_n3291 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3296_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3297_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3298_o <= n3296_o & n3297_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3299_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3300_o <= n3298_o & n3299_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3301 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3300_o,
    o => gen4_n15_peres4_j_o);
  n3304_o <= gen4_n15_peres4_j_n3301 (2);
  n3305_o <= gen4_n15_peres4_j_n3301 (1);
  n3306_o <= gen4_n15_peres4_j_n3301 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3307_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3308_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3310_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3311_o <= n3309_o & n3310_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3312 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3311_o,
    o => gen4_n14_peres4_j_o);
  n3315_o <= gen4_n14_peres4_j_n3312 (2);
  n3316_o <= gen4_n14_peres4_j_n3312 (1);
  n3317_o <= gen4_n14_peres4_j_n3312 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3318_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3319_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3321_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3322_o <= n3320_o & n3321_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3323 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3322_o,
    o => gen4_n13_peres4_j_o);
  n3326_o <= gen4_n13_peres4_j_n3323 (2);
  n3327_o <= gen4_n13_peres4_j_n3323 (1);
  n3328_o <= gen4_n13_peres4_j_n3323 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3329_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3330_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3332_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3333_o <= n3331_o & n3332_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3334 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3333_o,
    o => gen4_n12_peres4_j_o);
  n3337_o <= gen4_n12_peres4_j_n3334 (2);
  n3338_o <= gen4_n12_peres4_j_n3334 (1);
  n3339_o <= gen4_n12_peres4_j_n3334 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3340_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3341_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3343_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3344_o <= n3342_o & n3343_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3345 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3344_o,
    o => gen4_n11_peres4_j_o);
  n3348_o <= gen4_n11_peres4_j_n3345 (2);
  n3349_o <= gen4_n11_peres4_j_n3345 (1);
  n3350_o <= gen4_n11_peres4_j_n3345 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3351_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3352_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3354_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3355_o <= n3353_o & n3354_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3356 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3355_o,
    o => gen4_n10_peres4_j_o);
  n3359_o <= gen4_n10_peres4_j_n3356 (2);
  n3360_o <= gen4_n10_peres4_j_n3356 (1);
  n3361_o <= gen4_n10_peres4_j_n3356 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3362_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3363_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3364_o <= n3362_o & n3363_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3365_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3366_o <= n3364_o & n3365_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3367 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3366_o,
    o => gen4_n9_peres4_j_o);
  n3370_o <= gen4_n9_peres4_j_n3367 (2);
  n3371_o <= gen4_n9_peres4_j_n3367 (1);
  n3372_o <= gen4_n9_peres4_j_n3367 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3373_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3374_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3376_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3377_o <= n3375_o & n3376_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3378 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3377_o,
    o => gen4_n8_peres4_j_o);
  n3381_o <= gen4_n8_peres4_j_n3378 (2);
  n3382_o <= gen4_n8_peres4_j_n3378 (1);
  n3383_o <= gen4_n8_peres4_j_n3378 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3384_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3385_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3386_o <= n3384_o & n3385_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3387_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3388_o <= n3386_o & n3387_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3389 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3388_o,
    o => gen4_n7_peres4_j_o);
  n3392_o <= gen4_n7_peres4_j_n3389 (2);
  n3393_o <= gen4_n7_peres4_j_n3389 (1);
  n3394_o <= gen4_n7_peres4_j_n3389 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3395_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3396_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3398_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3399_o <= n3397_o & n3398_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3400 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3399_o,
    o => gen4_n6_peres4_j_o);
  n3403_o <= gen4_n6_peres4_j_n3400 (2);
  n3404_o <= gen4_n6_peres4_j_n3400 (1);
  n3405_o <= gen4_n6_peres4_j_n3400 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3406_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3407_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3408_o <= n3406_o & n3407_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3409_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3410_o <= n3408_o & n3409_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3411 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3410_o,
    o => gen4_n5_peres4_j_o);
  n3414_o <= gen4_n5_peres4_j_n3411 (2);
  n3415_o <= gen4_n5_peres4_j_n3411 (1);
  n3416_o <= gen4_n5_peres4_j_n3411 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3417_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3418_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3419_o <= n3417_o & n3418_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3420_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3421_o <= n3419_o & n3420_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3422 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3421_o,
    o => gen4_n4_peres4_j_o);
  n3425_o <= gen4_n4_peres4_j_n3422 (2);
  n3426_o <= gen4_n4_peres4_j_n3422 (1);
  n3427_o <= gen4_n4_peres4_j_n3422 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3428_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3429_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3430_o <= n3428_o & n3429_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3431_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3432_o <= n3430_o & n3431_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3433 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3432_o,
    o => gen4_n3_peres4_j_o);
  n3436_o <= gen4_n3_peres4_j_n3433 (2);
  n3437_o <= gen4_n3_peres4_j_n3433 (1);
  n3438_o <= gen4_n3_peres4_j_n3433 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3439_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3440_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3441_o <= n3439_o & n3440_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3442_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3443_o <= n3441_o & n3442_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3444 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3443_o,
    o => gen4_n2_peres4_j_o);
  n3447_o <= gen4_n2_peres4_j_n3444 (2);
  n3448_o <= gen4_n2_peres4_j_n3444 (1);
  n3449_o <= gen4_n2_peres4_j_n3444 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3450_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3451_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3452_o <= n3450_o & n3451_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3453_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3454_o <= n3452_o & n3453_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3455 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3454_o,
    o => gen4_n1_peres4_j_o);
  n3458_o <= gen4_n1_peres4_j_n3455 (2);
  n3459_o <= gen4_n1_peres4_j_n3455 (1);
  n3460_o <= gen4_n1_peres4_j_n3455 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3461_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3462_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3463_o <= n3461_o & n3462_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3464_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3465_o <= n3463_o & n3464_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3466 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3465_o,
    o => gen4_n0_peres4_j_o);
  n3469_o <= gen4_n0_peres4_j_n3466 (2);
  n3470_o <= gen4_n0_peres4_j_n3466 (1);
  n3471_o <= gen4_n0_peres4_j_n3466 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3472_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3473_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3474_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3475_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3476_o <= n3474_o & n3475_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3477 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3476_o,
    o => gen5_n1_cnot5_j_o);
  n3480_o <= gen5_n1_cnot5_j_n3477 (1);
  n3481_o <= gen5_n1_cnot5_j_n3477 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3482_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3483_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3484_o <= n3482_o & n3483_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3485 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3484_o,
    o => gen5_n2_cnot5_j_o);
  n3488_o <= gen5_n2_cnot5_j_n3485 (1);
  n3489_o <= gen5_n2_cnot5_j_n3485 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3490_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3491_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3492_o <= n3490_o & n3491_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3493 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3492_o,
    o => gen5_n3_cnot5_j_o);
  n3496_o <= gen5_n3_cnot5_j_n3493 (1);
  n3497_o <= gen5_n3_cnot5_j_n3493 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3498_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3499_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3500_o <= n3498_o & n3499_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3501 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3500_o,
    o => gen5_n4_cnot5_j_o);
  n3504_o <= gen5_n4_cnot5_j_n3501 (1);
  n3505_o <= gen5_n4_cnot5_j_n3501 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3506_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3507_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3508_o <= n3506_o & n3507_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3509 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3508_o,
    o => gen5_n5_cnot5_j_o);
  n3512_o <= gen5_n5_cnot5_j_n3509 (1);
  n3513_o <= gen5_n5_cnot5_j_n3509 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3514_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3515_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3516_o <= n3514_o & n3515_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3517 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3516_o,
    o => gen5_n6_cnot5_j_o);
  n3520_o <= gen5_n6_cnot5_j_n3517 (1);
  n3521_o <= gen5_n6_cnot5_j_n3517 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3522_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3523_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3524_o <= n3522_o & n3523_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3525 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3524_o,
    o => gen5_n7_cnot5_j_o);
  n3528_o <= gen5_n7_cnot5_j_n3525 (1);
  n3529_o <= gen5_n7_cnot5_j_n3525 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3530_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3531_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3532_o <= n3530_o & n3531_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3533 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3532_o,
    o => gen5_n8_cnot5_j_o);
  n3536_o <= gen5_n8_cnot5_j_n3533 (1);
  n3537_o <= gen5_n8_cnot5_j_n3533 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3538_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3539_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3540_o <= n3538_o & n3539_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3541 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3540_o,
    o => gen5_n9_cnot5_j_o);
  n3544_o <= gen5_n9_cnot5_j_n3541 (1);
  n3545_o <= gen5_n9_cnot5_j_n3541 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3546_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3547_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3548_o <= n3546_o & n3547_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3549 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3548_o,
    o => gen5_n10_cnot5_j_o);
  n3552_o <= gen5_n10_cnot5_j_n3549 (1);
  n3553_o <= gen5_n10_cnot5_j_n3549 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3554_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3555_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3556_o <= n3554_o & n3555_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3557 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3556_o,
    o => gen5_n11_cnot5_j_o);
  n3560_o <= gen5_n11_cnot5_j_n3557 (1);
  n3561_o <= gen5_n11_cnot5_j_n3557 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3562_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3563_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3564_o <= n3562_o & n3563_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3565 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3564_o,
    o => gen5_n12_cnot5_j_o);
  n3568_o <= gen5_n12_cnot5_j_n3565 (1);
  n3569_o <= gen5_n12_cnot5_j_n3565 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3570_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3571_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3572_o <= n3570_o & n3571_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3573 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3572_o,
    o => gen5_n13_cnot5_j_o);
  n3576_o <= gen5_n13_cnot5_j_n3573 (1);
  n3577_o <= gen5_n13_cnot5_j_n3573 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3578_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3579_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3580_o <= n3578_o & n3579_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3581 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3580_o,
    o => gen5_n14_cnot5_j_o);
  n3584_o <= gen5_n14_cnot5_j_n3581 (1);
  n3585_o <= gen5_n14_cnot5_j_n3581 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3586_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3587_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3588_o <= n3586_o & n3587_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3589 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3588_o,
    o => gen5_n15_cnot5_j_o);
  n3592_o <= gen5_n15_cnot5_j_n3589 (1);
  n3593_o <= gen5_n15_cnot5_j_n3589 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3594_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3595_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3596_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3597_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3598_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3599_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3600_o <= n3598_o & n3599_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3601 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3600_o,
    o => gen6_n1_cnot1_j_o);
  n3604_o <= gen6_n1_cnot1_j_n3601 (1);
  n3605_o <= gen6_n1_cnot1_j_n3601 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3606_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3607_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3608_o <= n3606_o & n3607_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3609 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3608_o,
    o => gen6_n2_cnot1_j_o);
  n3612_o <= gen6_n2_cnot1_j_n3609 (1);
  n3613_o <= gen6_n2_cnot1_j_n3609 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3614_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3615_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3616_o <= n3614_o & n3615_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3617 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3616_o,
    o => gen6_n3_cnot1_j_o);
  n3620_o <= gen6_n3_cnot1_j_n3617 (1);
  n3621_o <= gen6_n3_cnot1_j_n3617 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3622_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3623_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3624_o <= n3622_o & n3623_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3625 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3624_o,
    o => gen6_n4_cnot1_j_o);
  n3628_o <= gen6_n4_cnot1_j_n3625 (1);
  n3629_o <= gen6_n4_cnot1_j_n3625 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3630_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3631_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3632_o <= n3630_o & n3631_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3633 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3632_o,
    o => gen6_n5_cnot1_j_o);
  n3636_o <= gen6_n5_cnot1_j_n3633 (1);
  n3637_o <= gen6_n5_cnot1_j_n3633 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3638_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3639_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3640_o <= n3638_o & n3639_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3641 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3640_o,
    o => gen6_n6_cnot1_j_o);
  n3644_o <= gen6_n6_cnot1_j_n3641 (1);
  n3645_o <= gen6_n6_cnot1_j_n3641 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3646_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3647_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3648_o <= n3646_o & n3647_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3649 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3648_o,
    o => gen6_n7_cnot1_j_o);
  n3652_o <= gen6_n7_cnot1_j_n3649 (1);
  n3653_o <= gen6_n7_cnot1_j_n3649 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3654_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3655_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3656_o <= n3654_o & n3655_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3657 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3656_o,
    o => gen6_n8_cnot1_j_o);
  n3660_o <= gen6_n8_cnot1_j_n3657 (1);
  n3661_o <= gen6_n8_cnot1_j_n3657 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3662_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3663_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3664_o <= n3662_o & n3663_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3665 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3664_o,
    o => gen6_n9_cnot1_j_o);
  n3668_o <= gen6_n9_cnot1_j_n3665 (1);
  n3669_o <= gen6_n9_cnot1_j_n3665 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3670_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3671_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3672_o <= n3670_o & n3671_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3673 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3672_o,
    o => gen6_n10_cnot1_j_o);
  n3676_o <= gen6_n10_cnot1_j_n3673 (1);
  n3677_o <= gen6_n10_cnot1_j_n3673 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3678_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3679_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3680_o <= n3678_o & n3679_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3681 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3680_o,
    o => gen6_n11_cnot1_j_o);
  n3684_o <= gen6_n11_cnot1_j_n3681 (1);
  n3685_o <= gen6_n11_cnot1_j_n3681 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3686_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3687_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3688_o <= n3686_o & n3687_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3689 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3688_o,
    o => gen6_n12_cnot1_j_o);
  n3692_o <= gen6_n12_cnot1_j_n3689 (1);
  n3693_o <= gen6_n12_cnot1_j_n3689 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3694_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3695_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3696_o <= n3694_o & n3695_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3697 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3696_o,
    o => gen6_n13_cnot1_j_o);
  n3700_o <= gen6_n13_cnot1_j_n3697 (1);
  n3701_o <= gen6_n13_cnot1_j_n3697 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3702_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3703_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3704_o <= n3702_o & n3703_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3705 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3704_o,
    o => gen6_n14_cnot1_j_o);
  n3708_o <= gen6_n14_cnot1_j_n3705 (1);
  n3709_o <= gen6_n14_cnot1_j_n3705 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3710_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3711_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3712_o <= n3710_o & n3711_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3713 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3712_o,
    o => gen6_n15_cnot1_j_o);
  n3716_o <= gen6_n15_cnot1_j_n3713 (1);
  n3717_o <= gen6_n15_cnot1_j_n3713 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3718_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3719_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3720_o <= n3718_o & n3719_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3721 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3720_o,
    o => gen6_n16_cnot1_j_o);
  n3724_o <= gen6_n16_cnot1_j_n3721 (1);
  n3725_o <= gen6_n16_cnot1_j_n3721 (0);
  n3726_o <= n2982_o & n2974_o & n2966_o & n2958_o & n2950_o & n2942_o & n2934_o & n2926_o & n2918_o & n2910_o & n2902_o & n2894_o & n2886_o & n2878_o & n2870_o & n2862_o & n2984_o;
  n3727_o <= n2983_o & n2975_o & n2967_o & n2959_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o & n2903_o & n2895_o & n2887_o & n2879_o & n2871_o & n2863_o & n2985_o;
  n3728_o <= n2987_o & n2994_o & n3002_o & n3010_o & n3018_o & n3026_o & n3034_o & n3042_o & n3050_o & n3058_o & n3066_o & n3074_o & n3082_o & n3090_o & n3098_o & n3106_o & n2986_o;
  n3729_o <= n2995_o & n3003_o & n3011_o & n3019_o & n3027_o & n3035_o & n3043_o & n3051_o & n3059_o & n3067_o & n3075_o & n3083_o & n3091_o & n3099_o & n3107_o & n3108_o;
  n3730_o <= n3285_o & n3274_o & n3263_o & n3252_o & n3241_o & n3230_o & n3219_o & n3208_o & n3197_o & n3186_o & n3175_o & n3164_o & n3153_o & n3142_o & n3131_o & n3120_o & n3109_o;
  n3731_o <= n3286_o & n3284_o & n3273_o & n3262_o & n3251_o & n3240_o & n3229_o & n3218_o & n3207_o & n3196_o & n3185_o & n3174_o & n3163_o & n3152_o & n3141_o & n3130_o & n3119_o;
  n3732_o <= n3287_o & n3283_o & n3272_o & n3261_o & n3250_o & n3239_o & n3228_o & n3217_o & n3206_o & n3195_o & n3184_o & n3173_o & n3162_o & n3151_o & n3140_o & n3129_o & n3118_o;
  n3733_o <= n3294_o & n3304_o & n3315_o & n3326_o & n3337_o & n3348_o & n3359_o & n3370_o & n3381_o & n3392_o & n3403_o & n3414_o & n3425_o & n3436_o & n3447_o & n3458_o & n3469_o;
  n3734_o <= n3306_o & n3317_o & n3328_o & n3339_o & n3350_o & n3361_o & n3372_o & n3383_o & n3394_o & n3405_o & n3416_o & n3427_o & n3438_o & n3449_o & n3460_o & n3471_o & n3472_o;
  n3735_o <= n3295_o & n3305_o & n3316_o & n3327_o & n3338_o & n3349_o & n3360_o & n3371_o & n3382_o & n3393_o & n3404_o & n3415_o & n3426_o & n3437_o & n3448_o & n3459_o & n3470_o;
  n3736_o <= n3593_o & n3585_o & n3577_o & n3569_o & n3561_o & n3553_o & n3545_o & n3537_o & n3529_o & n3521_o & n3513_o & n3505_o & n3497_o & n3489_o & n3481_o & n3473_o;
  n3737_o <= n3595_o & n3592_o & n3584_o & n3576_o & n3568_o & n3560_o & n3552_o & n3544_o & n3536_o & n3528_o & n3520_o & n3512_o & n3504_o & n3496_o & n3488_o & n3480_o & n3594_o;
  n3738_o <= n3724_o & n3716_o & n3708_o & n3700_o & n3692_o & n3684_o & n3676_o & n3668_o & n3660_o & n3652_o & n3644_o & n3636_o & n3628_o & n3620_o & n3612_o & n3604_o & n3596_o;
  n3739_o <= n3725_o & n3717_o & n3709_o & n3701_o & n3693_o & n3685_o & n3677_o & n3669_o & n3661_o & n3653_o & n3645_o & n3637_o & n3629_o & n3621_o & n3613_o & n3605_o & n3597_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2847_o : std_logic_vector (1 downto 0);
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (2 downto 0);
begin
  o <= n2853_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2847_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2848_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2849_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2850_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2851_o <= n2849_o and n2850_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2852_o <= n2848_o xor n2851_o;
  n2853_o <= n2847_o & n2852_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic_vector (14 downto 0);
begin
  o <= n2845_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2825_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2826_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2827_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2828_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2829_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2830_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2831_o <= not n2830_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2832_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2833_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2834_o <= not n2833_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2835_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2836_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2837_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2838_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2839_o <= not n2838_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2840_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2841_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2842_o <= not n2841_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2843_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2844_o <= not n2843_o;
  n2845_o <= n2825_o & n2826_o & n2827_o & n2828_o & n2829_o & n2831_o & n2832_o & n2834_o & n2835_o & n2836_o & n2837_o & n2839_o & n2840_o & n2842_o & n2844_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2792 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2800 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2808 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2816 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic_vector (3 downto 0);
  signal n2823_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2821_o;
  o <= n2822_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2823_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2789_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2790_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2791_o <= n2789_o & n2790_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2792 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2791_o,
    o => gen1_n0_cnot0_o);
  n2795_o <= gen1_n0_cnot0_n2792 (1);
  n2796_o <= gen1_n0_cnot0_n2792 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2797_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2798_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2800 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2799_o,
    o => gen1_n1_cnot0_o);
  n2803_o <= gen1_n1_cnot0_n2800 (1);
  n2804_o <= gen1_n1_cnot0_n2800 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2805_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2806_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2808 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2807_o,
    o => gen1_n2_cnot0_o);
  n2811_o <= gen1_n2_cnot0_n2808 (1);
  n2812_o <= gen1_n2_cnot0_n2808 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2813_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2814_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2815_o <= n2813_o & n2814_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2816 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2815_o,
    o => gen1_n3_cnot0_o);
  n2819_o <= gen1_n3_cnot0_n2816 (1);
  n2820_o <= gen1_n3_cnot0_n2816 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2821_o <= ctrl_prop (4);
  n2822_o <= n2820_o & n2812_o & n2804_o & n2796_o;
  n2823_o <= n2819_o & n2811_o & n2803_o & n2795_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (14 downto 0);
begin
  o <= n2786_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2767_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2768_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2769_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2770_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2771_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2772_o <= not n2771_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2773_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2774_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2775_o <= not n2774_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2776_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2777_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2778_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2779_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2780_o <= not n2779_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2781_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2782_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2783_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2784_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2785_o <= not n2784_o;
  n2786_o <= n2767_o & n2768_o & n2769_o & n2770_o & n2772_o & n2773_o & n2775_o & n2776_o & n2777_o & n2778_o & n2780_o & n2781_o & n2782_o & n2783_o & n2785_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2742 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2750 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2758 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic_vector (2 downto 0);
  signal n2765_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2763_o;
  o <= n2764_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2765_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2739_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2740_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2741_o <= n2739_o & n2740_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2742 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2741_o,
    o => gen1_n0_cnot0_o);
  n2745_o <= gen1_n0_cnot0_n2742 (1);
  n2746_o <= gen1_n0_cnot0_n2742 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2747_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2748_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2749_o <= n2747_o & n2748_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2750 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2749_o,
    o => gen1_n1_cnot0_o);
  n2753_o <= gen1_n1_cnot0_n2750 (1);
  n2754_o <= gen1_n1_cnot0_n2750 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2755_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2756_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2757_o <= n2755_o & n2756_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2758 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2757_o,
    o => gen1_n2_cnot0_o);
  n2761_o <= gen1_n2_cnot0_n2758 (1);
  n2762_o <= gen1_n2_cnot0_n2758 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2763_o <= ctrl_prop (3);
  n2764_o <= n2762_o & n2754_o & n2746_o;
  n2765_o <= n2761_o & n2753_o & n2745_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic_vector (14 downto 0);
begin
  o <= n2736_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2712_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2713_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2714_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2715_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2716_o <= not n2715_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2717_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2718_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2719_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2720_o <= not n2719_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2721_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2722_o <= not n2721_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2723_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2724_o <= not n2723_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2725_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2726_o <= not n2725_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2727_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2728_o <= not n2727_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2729_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2730_o <= not n2729_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2731_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2732_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2733_o <= not n2732_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2734_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2735_o <= not n2734_o;
  n2736_o <= n2712_o & n2713_o & n2714_o & n2716_o & n2717_o & n2718_o & n2720_o & n2722_o & n2724_o & n2726_o & n2728_o & n2730_o & n2731_o & n2733_o & n2735_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2695 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2703 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic_vector (1 downto 0);
  signal n2710_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2708_o;
  o <= n2709_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2710_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2692_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2693_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2695 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2694_o,
    o => gen1_n0_cnot0_o);
  n2698_o <= gen1_n0_cnot0_n2695 (1);
  n2699_o <= gen1_n0_cnot0_n2695 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2700_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2701_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2702_o <= n2700_o & n2701_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2703 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2702_o,
    o => gen1_n1_cnot0_o);
  n2706_o <= gen1_n1_cnot0_n2703 (1);
  n2707_o <= gen1_n1_cnot0_n2703 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2708_o <= ctrl_prop (2);
  n2709_o <= n2707_o & n2699_o;
  n2710_o <= n2706_o & n2698_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (14 downto 0);
begin
  o <= n2689_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2668_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2669_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2670_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2671_o <= not n2670_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2672_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2673_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2674_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2675_o <= not n2674_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2676_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2677_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2678_o <= not n2677_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2679_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2680_o <= not n2679_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2681_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2682_o <= not n2681_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2683_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2684_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2685_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2686_o <= not n2685_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2687_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2688_o <= i (0);
  n2689_o <= n2668_o & n2669_o & n2671_o & n2672_o & n2673_o & n2675_o & n2676_o & n2678_o & n2680_o & n2682_o & n2683_o & n2684_o & n2686_o & n2687_o & n2688_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2660 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2665_o;
  o <= n2664_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2666_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2658_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2659_o <= n2658_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2660 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2659_o,
    o => gen1_n0_cnot0_o);
  n2663_o <= gen1_n0_cnot0_n2660 (1);
  n2664_o <= gen1_n0_cnot0_n2660 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2665_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2666_o <= n2663_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (14 downto 0);
begin
  o <= n2655_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2639_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2640_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2641_o <= not n2640_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2642_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2643_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2644_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2645_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2646_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2647_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2648_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2649_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2650_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2651_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2652_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2653_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2654_o <= i (0);
  n2655_o <= n2639_o & n2641_o & n2642_o & n2643_o & n2644_o & n2645_o & n2646_o & n2647_o & n2648_o & n2649_o & n2650_o & n2651_o & n2652_o & n2653_o & n2654_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2518 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2526 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2534 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2542 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2550 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2558 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2566 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2574 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2582 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2590 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2598 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2606 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2614 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2622 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2630 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic_vector (14 downto 0);
  signal n2637_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2635_o;
  o <= n2636_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2637_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2515_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2516_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2518 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2517_o,
    o => gen1_n0_cnot0_o);
  n2521_o <= gen1_n0_cnot0_n2518 (1);
  n2522_o <= gen1_n0_cnot0_n2518 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2523_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2524_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2526 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2525_o,
    o => gen1_n1_cnot0_o);
  n2529_o <= gen1_n1_cnot0_n2526 (1);
  n2530_o <= gen1_n1_cnot0_n2526 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2531_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2532_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2534 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2533_o,
    o => gen1_n2_cnot0_o);
  n2537_o <= gen1_n2_cnot0_n2534 (1);
  n2538_o <= gen1_n2_cnot0_n2534 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2539_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2540_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2542 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2541_o,
    o => gen1_n3_cnot0_o);
  n2545_o <= gen1_n3_cnot0_n2542 (1);
  n2546_o <= gen1_n3_cnot0_n2542 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2547_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2548_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2550 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2549_o,
    o => gen1_n4_cnot0_o);
  n2553_o <= gen1_n4_cnot0_n2550 (1);
  n2554_o <= gen1_n4_cnot0_n2550 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2555_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2556_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2558 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2557_o,
    o => gen1_n5_cnot0_o);
  n2561_o <= gen1_n5_cnot0_n2558 (1);
  n2562_o <= gen1_n5_cnot0_n2558 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2563_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2564_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2565_o <= n2563_o & n2564_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2566 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2565_o,
    o => gen1_n6_cnot0_o);
  n2569_o <= gen1_n6_cnot0_n2566 (1);
  n2570_o <= gen1_n6_cnot0_n2566 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2571_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2572_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2574 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2573_o,
    o => gen1_n7_cnot0_o);
  n2577_o <= gen1_n7_cnot0_n2574 (1);
  n2578_o <= gen1_n7_cnot0_n2574 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2579_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2580_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2582 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2581_o,
    o => gen1_n8_cnot0_o);
  n2585_o <= gen1_n8_cnot0_n2582 (1);
  n2586_o <= gen1_n8_cnot0_n2582 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2587_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2588_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2590 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2589_o,
    o => gen1_n9_cnot0_o);
  n2593_o <= gen1_n9_cnot0_n2590 (1);
  n2594_o <= gen1_n9_cnot0_n2590 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2595_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2596_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2598 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2597_o,
    o => gen1_n10_cnot0_o);
  n2601_o <= gen1_n10_cnot0_n2598 (1);
  n2602_o <= gen1_n10_cnot0_n2598 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2603_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2604_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2606 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2605_o,
    o => gen1_n11_cnot0_o);
  n2609_o <= gen1_n11_cnot0_n2606 (1);
  n2610_o <= gen1_n11_cnot0_n2606 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2611_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2612_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2614 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2613_o,
    o => gen1_n12_cnot0_o);
  n2617_o <= gen1_n12_cnot0_n2614 (1);
  n2618_o <= gen1_n12_cnot0_n2614 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2619_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2620_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2622 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2621_o,
    o => gen1_n13_cnot0_o);
  n2625_o <= gen1_n13_cnot0_n2622 (1);
  n2626_o <= gen1_n13_cnot0_n2622 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2627_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2628_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2629_o <= n2627_o & n2628_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2630 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2629_o,
    o => gen1_n14_cnot0_o);
  n2633_o <= gen1_n14_cnot0_n2630 (1);
  n2634_o <= gen1_n14_cnot0_n2630 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2635_o <= ctrl_prop (15);
  n2636_o <= n2634_o & n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o & n2578_o & n2570_o & n2562_o & n2554_o & n2546_o & n2538_o & n2530_o & n2522_o;
  n2637_o <= n2633_o & n2625_o & n2617_o & n2609_o & n2601_o & n2593_o & n2585_o & n2577_o & n2569_o & n2561_o & n2553_o & n2545_o & n2537_o & n2529_o & n2521_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1740 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1748 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1756 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1764 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1772 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1780 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1788 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1796 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1804 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1812 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1820 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1828 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1836 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1844 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1856 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1864 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1872 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1880 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1888 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1896 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1904 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1912 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1920 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1928 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1936 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1944 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1952 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (1 downto 0);
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1964 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1975 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (1 downto 0);
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1986 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic_vector (1 downto 0);
  signal n1995_o : std_logic;
  signal n1996_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1997 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (1 downto 0);
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2008 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal n2017_o : std_logic;
  signal n2018_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2019 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic_vector (1 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2030 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic_vector (1 downto 0);
  signal n2039_o : std_logic;
  signal n2040_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2041 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic_vector (1 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2052 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic_vector (1 downto 0);
  signal n2061_o : std_logic;
  signal n2062_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2063 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic_vector (1 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2074 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic_vector (1 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2085 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic_vector (1 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2096 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic_vector (1 downto 0);
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2107 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2118 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2128 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2139 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic_vector (1 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2150 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic_vector (1 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2161 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal n2170_o : std_logic;
  signal n2171_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2172 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2183 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2194 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2205 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2216 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2227 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2238 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2249 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (1 downto 0);
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2260 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2271 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic_vector (1 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2282 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2290 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2298 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2306 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2314 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2322 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2330 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2338 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2346 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2354 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2362 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2370 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2378 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2390 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2398 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2406 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2414 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2422 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2430 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2438 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2446 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2454 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2462 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2470 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2478 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2486 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2494 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic_vector (14 downto 0);
  signal n2500_o : std_logic_vector (14 downto 0);
  signal n2501_o : std_logic_vector (14 downto 0);
  signal n2502_o : std_logic_vector (14 downto 0);
  signal n2503_o : std_logic_vector (14 downto 0);
  signal n2504_o : std_logic_vector (14 downto 0);
  signal n2505_o : std_logic_vector (14 downto 0);
  signal n2506_o : std_logic_vector (14 downto 0);
  signal n2507_o : std_logic_vector (14 downto 0);
  signal n2508_o : std_logic_vector (14 downto 0);
  signal n2509_o : std_logic_vector (14 downto 0);
  signal n2510_o : std_logic_vector (14 downto 0);
  signal n2511_o : std_logic_vector (14 downto 0);
  signal n2512_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2499_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2500_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2501_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2502_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2503_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2504_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2505_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2506_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2507_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2508_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2509_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2510_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2511_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2512_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1737_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1738_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1739_o <= n1737_o & n1738_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1740 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1739_o,
    o => gen1_n1_cnot1_j_o);
  n1743_o <= gen1_n1_cnot1_j_n1740 (1);
  n1744_o <= gen1_n1_cnot1_j_n1740 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1745_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1746_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1747_o <= n1745_o & n1746_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1748 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1747_o,
    o => gen1_n2_cnot1_j_o);
  n1751_o <= gen1_n2_cnot1_j_n1748 (1);
  n1752_o <= gen1_n2_cnot1_j_n1748 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1753_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1754_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1756 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1755_o,
    o => gen1_n3_cnot1_j_o);
  n1759_o <= gen1_n3_cnot1_j_n1756 (1);
  n1760_o <= gen1_n3_cnot1_j_n1756 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1761_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1762_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1763_o <= n1761_o & n1762_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1764 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1763_o,
    o => gen1_n4_cnot1_j_o);
  n1767_o <= gen1_n4_cnot1_j_n1764 (1);
  n1768_o <= gen1_n4_cnot1_j_n1764 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1769_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1770_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1772 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1771_o,
    o => gen1_n5_cnot1_j_o);
  n1775_o <= gen1_n5_cnot1_j_n1772 (1);
  n1776_o <= gen1_n5_cnot1_j_n1772 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1777_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1778_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1780 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1779_o,
    o => gen1_n6_cnot1_j_o);
  n1783_o <= gen1_n6_cnot1_j_n1780 (1);
  n1784_o <= gen1_n6_cnot1_j_n1780 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1785_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1786_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1788 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1787_o,
    o => gen1_n7_cnot1_j_o);
  n1791_o <= gen1_n7_cnot1_j_n1788 (1);
  n1792_o <= gen1_n7_cnot1_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1793_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1794_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1796 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1795_o,
    o => gen1_n8_cnot1_j_o);
  n1799_o <= gen1_n8_cnot1_j_n1796 (1);
  n1800_o <= gen1_n8_cnot1_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1801_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1802_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1804 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1803_o,
    o => gen1_n9_cnot1_j_o);
  n1807_o <= gen1_n9_cnot1_j_n1804 (1);
  n1808_o <= gen1_n9_cnot1_j_n1804 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1809_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1810_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1812 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1811_o,
    o => gen1_n10_cnot1_j_o);
  n1815_o <= gen1_n10_cnot1_j_n1812 (1);
  n1816_o <= gen1_n10_cnot1_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1817_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1818_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1820 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1819_o,
    o => gen1_n11_cnot1_j_o);
  n1823_o <= gen1_n11_cnot1_j_n1820 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1824_o <= gen1_n11_cnot1_j_n1820 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1825_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1826_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1828 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1827_o,
    o => gen1_n12_cnot1_j_o);
  n1831_o <= gen1_n12_cnot1_j_n1828 (1);
  n1832_o <= gen1_n12_cnot1_j_n1828 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1833_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1834_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1836 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1835_o,
    o => gen1_n13_cnot1_j_o);
  n1839_o <= gen1_n13_cnot1_j_n1836 (1);
  n1840_o <= gen1_n13_cnot1_j_n1836 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1841_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1842_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1844 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1843_o,
    o => gen1_n14_cnot1_j_o);
  n1847_o <= gen1_n14_cnot1_j_n1844 (1);
  n1848_o <= gen1_n14_cnot1_j_n1844 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1849_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1850_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1851_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1852_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1853_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1854_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1856 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1855_o,
    o => gen2_n14_cnot2_j_o);
  n1859_o <= gen2_n14_cnot2_j_n1856 (1);
  n1860_o <= gen2_n14_cnot2_j_n1856 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1861_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1862_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1863_o <= n1861_o & n1862_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1864 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1863_o,
    o => gen2_n13_cnot2_j_o);
  n1867_o <= gen2_n13_cnot2_j_n1864 (1);
  n1868_o <= gen2_n13_cnot2_j_n1864 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1869_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1870_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1871_o <= n1869_o & n1870_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1872 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1871_o,
    o => gen2_n12_cnot2_j_o);
  n1875_o <= gen2_n12_cnot2_j_n1872 (1);
  n1876_o <= gen2_n12_cnot2_j_n1872 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1877_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1878_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1879_o <= n1877_o & n1878_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1880 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1879_o,
    o => gen2_n11_cnot2_j_o);
  n1883_o <= gen2_n11_cnot2_j_n1880 (1);
  n1884_o <= gen2_n11_cnot2_j_n1880 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1885_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1886_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1887_o <= n1885_o & n1886_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1888 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1887_o,
    o => gen2_n10_cnot2_j_o);
  n1891_o <= gen2_n10_cnot2_j_n1888 (1);
  n1892_o <= gen2_n10_cnot2_j_n1888 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1893_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1894_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1895_o <= n1893_o & n1894_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1896 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1895_o,
    o => gen2_n9_cnot2_j_o);
  n1899_o <= gen2_n9_cnot2_j_n1896 (1);
  n1900_o <= gen2_n9_cnot2_j_n1896 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1901_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1902_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1903_o <= n1901_o & n1902_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1904 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1903_o,
    o => gen2_n8_cnot2_j_o);
  n1907_o <= gen2_n8_cnot2_j_n1904 (1);
  n1908_o <= gen2_n8_cnot2_j_n1904 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1909_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1910_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1912 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1911_o,
    o => gen2_n7_cnot2_j_o);
  n1915_o <= gen2_n7_cnot2_j_n1912 (1);
  n1916_o <= gen2_n7_cnot2_j_n1912 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1917_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1918_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1919_o <= n1917_o & n1918_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1920 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1919_o,
    o => gen2_n6_cnot2_j_o);
  n1923_o <= gen2_n6_cnot2_j_n1920 (1);
  n1924_o <= gen2_n6_cnot2_j_n1920 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1925_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1926_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1927_o <= n1925_o & n1926_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1928 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1927_o,
    o => gen2_n5_cnot2_j_o);
  n1931_o <= gen2_n5_cnot2_j_n1928 (1);
  n1932_o <= gen2_n5_cnot2_j_n1928 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1933_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1934_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1936 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1935_o,
    o => gen2_n4_cnot2_j_o);
  n1939_o <= gen2_n4_cnot2_j_n1936 (1);
  n1940_o <= gen2_n4_cnot2_j_n1936 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1941_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1942_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1944 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1943_o,
    o => gen2_n3_cnot2_j_o);
  n1947_o <= gen2_n3_cnot2_j_n1944 (1);
  n1948_o <= gen2_n3_cnot2_j_n1944 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1949_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1950_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1952 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1951_o,
    o => gen2_n2_cnot2_j_o);
  n1955_o <= gen2_n2_cnot2_j_n1952 (1);
  n1956_o <= gen2_n2_cnot2_j_n1952 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1957_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1958_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1959_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1960_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1961_o <= n1959_o & n1960_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1962_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1963_o <= n1961_o & n1962_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1964 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1963_o,
    o => gen3_n1_ccnot3_j_o);
  n1967_o <= gen3_n1_ccnot3_j_n1964 (2);
  n1968_o <= gen3_n1_ccnot3_j_n1964 (1);
  n1969_o <= gen3_n1_ccnot3_j_n1964 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1970_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1971_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1973_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1975 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1974_o,
    o => gen3_n2_ccnot3_j_o);
  n1978_o <= gen3_n2_ccnot3_j_n1975 (2);
  n1979_o <= gen3_n2_ccnot3_j_n1975 (1);
  n1980_o <= gen3_n2_ccnot3_j_n1975 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1981_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1982_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1983_o <= n1981_o & n1982_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1984_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1985_o <= n1983_o & n1984_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1986 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1985_o,
    o => gen3_n3_ccnot3_j_o);
  n1989_o <= gen3_n3_ccnot3_j_n1986 (2);
  n1990_o <= gen3_n3_ccnot3_j_n1986 (1);
  n1991_o <= gen3_n3_ccnot3_j_n1986 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1992_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1993_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1994_o <= n1992_o & n1993_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1995_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1996_o <= n1994_o & n1995_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1997 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1996_o,
    o => gen3_n4_ccnot3_j_o);
  n2000_o <= gen3_n4_ccnot3_j_n1997 (2);
  n2001_o <= gen3_n4_ccnot3_j_n1997 (1);
  n2002_o <= gen3_n4_ccnot3_j_n1997 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2003_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2004_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2005_o <= n2003_o & n2004_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2006_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2008 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2007_o,
    o => gen3_n5_ccnot3_j_o);
  n2011_o <= gen3_n5_ccnot3_j_n2008 (2);
  n2012_o <= gen3_n5_ccnot3_j_n2008 (1);
  n2013_o <= gen3_n5_ccnot3_j_n2008 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2014_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2015_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2017_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2018_o <= n2016_o & n2017_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2019 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2018_o,
    o => gen3_n6_ccnot3_j_o);
  n2022_o <= gen3_n6_ccnot3_j_n2019 (2);
  n2023_o <= gen3_n6_ccnot3_j_n2019 (1);
  n2024_o <= gen3_n6_ccnot3_j_n2019 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2025_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2026_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2027_o <= n2025_o & n2026_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2028_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2029_o <= n2027_o & n2028_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2030 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2029_o,
    o => gen3_n7_ccnot3_j_o);
  n2033_o <= gen3_n7_ccnot3_j_n2030 (2);
  n2034_o <= gen3_n7_ccnot3_j_n2030 (1);
  n2035_o <= gen3_n7_ccnot3_j_n2030 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2036_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2037_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2038_o <= n2036_o & n2037_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2039_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2040_o <= n2038_o & n2039_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2041 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2040_o,
    o => gen3_n8_ccnot3_j_o);
  n2044_o <= gen3_n8_ccnot3_j_n2041 (2);
  n2045_o <= gen3_n8_ccnot3_j_n2041 (1);
  n2046_o <= gen3_n8_ccnot3_j_n2041 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2047_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2048_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2049_o <= n2047_o & n2048_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2050_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2051_o <= n2049_o & n2050_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2052 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2051_o,
    o => gen3_n9_ccnot3_j_o);
  n2055_o <= gen3_n9_ccnot3_j_n2052 (2);
  n2056_o <= gen3_n9_ccnot3_j_n2052 (1);
  n2057_o <= gen3_n9_ccnot3_j_n2052 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2058_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2059_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2060_o <= n2058_o & n2059_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2061_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2062_o <= n2060_o & n2061_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2063 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2062_o,
    o => gen3_n10_ccnot3_j_o);
  n2066_o <= gen3_n10_ccnot3_j_n2063 (2);
  n2067_o <= gen3_n10_ccnot3_j_n2063 (1);
  n2068_o <= gen3_n10_ccnot3_j_n2063 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2069_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2070_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2071_o <= n2069_o & n2070_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2072_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2073_o <= n2071_o & n2072_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2074 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2073_o,
    o => gen3_n11_ccnot3_j_o);
  n2077_o <= gen3_n11_ccnot3_j_n2074 (2);
  n2078_o <= gen3_n11_ccnot3_j_n2074 (1);
  n2079_o <= gen3_n11_ccnot3_j_n2074 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2080_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2081_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2082_o <= n2080_o & n2081_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2083_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2084_o <= n2082_o & n2083_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2085 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2084_o,
    o => gen3_n12_ccnot3_j_o);
  n2088_o <= gen3_n12_ccnot3_j_n2085 (2);
  n2089_o <= gen3_n12_ccnot3_j_n2085 (1);
  n2090_o <= gen3_n12_ccnot3_j_n2085 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2091_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2092_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2093_o <= n2091_o & n2092_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2094_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2096 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2095_o,
    o => gen3_n13_ccnot3_j_o);
  n2099_o <= gen3_n13_ccnot3_j_n2096 (2);
  n2100_o <= gen3_n13_ccnot3_j_n2096 (1);
  n2101_o <= gen3_n13_ccnot3_j_n2096 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2102_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2103_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2104_o <= n2102_o & n2103_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2105_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2106_o <= n2104_o & n2105_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2107 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2106_o,
    o => gen3_n14_ccnot3_j_o);
  n2110_o <= gen3_n14_ccnot3_j_n2107 (2);
  n2111_o <= gen3_n14_ccnot3_j_n2107 (1);
  n2112_o <= gen3_n14_ccnot3_j_n2107 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2113_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2114_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2115_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2116_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2117_o <= n2115_o & n2116_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2118 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2117_o,
    o => cnot_4_o);
  n2121_o <= cnot_4_n2118 (1);
  n2122_o <= cnot_4_n2118 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2123_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2124_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2126_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2128 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2127_o,
    o => gen4_n13_peres4_j_o);
  n2131_o <= gen4_n13_peres4_j_n2128 (2);
  n2132_o <= gen4_n13_peres4_j_n2128 (1);
  n2133_o <= gen4_n13_peres4_j_n2128 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2134_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2135_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2137_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2139 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2138_o,
    o => gen4_n12_peres4_j_o);
  n2142_o <= gen4_n12_peres4_j_n2139 (2);
  n2143_o <= gen4_n12_peres4_j_n2139 (1);
  n2144_o <= gen4_n12_peres4_j_n2139 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2145_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2146_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2147_o <= n2145_o & n2146_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2148_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2150 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2149_o,
    o => gen4_n11_peres4_j_o);
  n2153_o <= gen4_n11_peres4_j_n2150 (2);
  n2154_o <= gen4_n11_peres4_j_n2150 (1);
  n2155_o <= gen4_n11_peres4_j_n2150 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2156_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2157_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2158_o <= n2156_o & n2157_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2159_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2161 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2160_o,
    o => gen4_n10_peres4_j_o);
  n2164_o <= gen4_n10_peres4_j_n2161 (2);
  n2165_o <= gen4_n10_peres4_j_n2161 (1);
  n2166_o <= gen4_n10_peres4_j_n2161 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2167_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2168_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2170_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2171_o <= n2169_o & n2170_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2172 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2171_o,
    o => gen4_n9_peres4_j_o);
  n2175_o <= gen4_n9_peres4_j_n2172 (2);
  n2176_o <= gen4_n9_peres4_j_n2172 (1);
  n2177_o <= gen4_n9_peres4_j_n2172 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2178_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2179_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2181_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2182_o <= n2180_o & n2181_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2183 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2182_o,
    o => gen4_n8_peres4_j_o);
  n2186_o <= gen4_n8_peres4_j_n2183 (2);
  n2187_o <= gen4_n8_peres4_j_n2183 (1);
  n2188_o <= gen4_n8_peres4_j_n2183 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2189_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2190_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2192_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2194 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2193_o,
    o => gen4_n7_peres4_j_o);
  n2197_o <= gen4_n7_peres4_j_n2194 (2);
  n2198_o <= gen4_n7_peres4_j_n2194 (1);
  n2199_o <= gen4_n7_peres4_j_n2194 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2200_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2201_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2203_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2205 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2204_o,
    o => gen4_n6_peres4_j_o);
  n2208_o <= gen4_n6_peres4_j_n2205 (2);
  n2209_o <= gen4_n6_peres4_j_n2205 (1);
  n2210_o <= gen4_n6_peres4_j_n2205 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2211_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2212_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2214_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2215_o <= n2213_o & n2214_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2216 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2215_o,
    o => gen4_n5_peres4_j_o);
  n2219_o <= gen4_n5_peres4_j_n2216 (2);
  n2220_o <= gen4_n5_peres4_j_n2216 (1);
  n2221_o <= gen4_n5_peres4_j_n2216 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2222_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2223_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2225_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2227 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2226_o,
    o => gen4_n4_peres4_j_o);
  n2230_o <= gen4_n4_peres4_j_n2227 (2);
  n2231_o <= gen4_n4_peres4_j_n2227 (1);
  n2232_o <= gen4_n4_peres4_j_n2227 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2233_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2234_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2236_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2238 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2237_o,
    o => gen4_n3_peres4_j_o);
  n2241_o <= gen4_n3_peres4_j_n2238 (2);
  n2242_o <= gen4_n3_peres4_j_n2238 (1);
  n2243_o <= gen4_n3_peres4_j_n2238 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2244_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2245_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2246_o <= n2244_o & n2245_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2247_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2249 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2248_o,
    o => gen4_n2_peres4_j_o);
  n2252_o <= gen4_n2_peres4_j_n2249 (2);
  n2253_o <= gen4_n2_peres4_j_n2249 (1);
  n2254_o <= gen4_n2_peres4_j_n2249 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2255_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2256_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2258_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2260 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2259_o,
    o => gen4_n1_peres4_j_o);
  n2263_o <= gen4_n1_peres4_j_n2260 (2);
  n2264_o <= gen4_n1_peres4_j_n2260 (1);
  n2265_o <= gen4_n1_peres4_j_n2260 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2266_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2267_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2269_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2270_o <= n2268_o & n2269_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2271 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2270_o,
    o => gen4_n0_peres4_j_o);
  n2274_o <= gen4_n0_peres4_j_n2271 (2);
  n2275_o <= gen4_n0_peres4_j_n2271 (1);
  n2276_o <= gen4_n0_peres4_j_n2271 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2277_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2278_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2279_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2280_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2282 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2281_o,
    o => gen5_n1_cnot5_j_o);
  n2285_o <= gen5_n1_cnot5_j_n2282 (1);
  n2286_o <= gen5_n1_cnot5_j_n2282 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2287_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2288_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2290 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2289_o,
    o => gen5_n2_cnot5_j_o);
  n2293_o <= gen5_n2_cnot5_j_n2290 (1);
  n2294_o <= gen5_n2_cnot5_j_n2290 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2295_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2296_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2298 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2297_o,
    o => gen5_n3_cnot5_j_o);
  n2301_o <= gen5_n3_cnot5_j_n2298 (1);
  n2302_o <= gen5_n3_cnot5_j_n2298 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2303_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2304_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2306 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2305_o,
    o => gen5_n4_cnot5_j_o);
  n2309_o <= gen5_n4_cnot5_j_n2306 (1);
  n2310_o <= gen5_n4_cnot5_j_n2306 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2311_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2312_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2314 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2313_o,
    o => gen5_n5_cnot5_j_o);
  n2317_o <= gen5_n5_cnot5_j_n2314 (1);
  n2318_o <= gen5_n5_cnot5_j_n2314 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2319_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2320_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2322 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2321_o,
    o => gen5_n6_cnot5_j_o);
  n2325_o <= gen5_n6_cnot5_j_n2322 (1);
  n2326_o <= gen5_n6_cnot5_j_n2322 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2327_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2328_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2330 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2329_o,
    o => gen5_n7_cnot5_j_o);
  n2333_o <= gen5_n7_cnot5_j_n2330 (1);
  n2334_o <= gen5_n7_cnot5_j_n2330 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2335_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2336_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2338 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2337_o,
    o => gen5_n8_cnot5_j_o);
  n2341_o <= gen5_n8_cnot5_j_n2338 (1);
  n2342_o <= gen5_n8_cnot5_j_n2338 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2343_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2344_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2346 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2345_o,
    o => gen5_n9_cnot5_j_o);
  n2349_o <= gen5_n9_cnot5_j_n2346 (1);
  n2350_o <= gen5_n9_cnot5_j_n2346 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2351_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2352_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2354 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2353_o,
    o => gen5_n10_cnot5_j_o);
  n2357_o <= gen5_n10_cnot5_j_n2354 (1);
  n2358_o <= gen5_n10_cnot5_j_n2354 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2359_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2360_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2362 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2361_o,
    o => gen5_n11_cnot5_j_o);
  n2365_o <= gen5_n11_cnot5_j_n2362 (1);
  n2366_o <= gen5_n11_cnot5_j_n2362 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2367_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2368_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2369_o <= n2367_o & n2368_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2370 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2369_o,
    o => gen5_n12_cnot5_j_o);
  n2373_o <= gen5_n12_cnot5_j_n2370 (1);
  n2374_o <= gen5_n12_cnot5_j_n2370 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2375_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2376_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2377_o <= n2375_o & n2376_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2378 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2377_o,
    o => gen5_n13_cnot5_j_o);
  n2381_o <= gen5_n13_cnot5_j_n2378 (1);
  n2382_o <= gen5_n13_cnot5_j_n2378 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2383_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2384_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2385_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2386_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2387_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2388_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2390 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2389_o,
    o => gen6_n1_cnot1_j_o);
  n2393_o <= gen6_n1_cnot1_j_n2390 (1);
  n2394_o <= gen6_n1_cnot1_j_n2390 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2395_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2396_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2398 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2397_o,
    o => gen6_n2_cnot1_j_o);
  n2401_o <= gen6_n2_cnot1_j_n2398 (1);
  n2402_o <= gen6_n2_cnot1_j_n2398 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2403_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2404_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2406 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2405_o,
    o => gen6_n3_cnot1_j_o);
  n2409_o <= gen6_n3_cnot1_j_n2406 (1);
  n2410_o <= gen6_n3_cnot1_j_n2406 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2411_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2412_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2413_o <= n2411_o & n2412_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2414 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2413_o,
    o => gen6_n4_cnot1_j_o);
  n2417_o <= gen6_n4_cnot1_j_n2414 (1);
  n2418_o <= gen6_n4_cnot1_j_n2414 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2419_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2420_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2422 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2421_o,
    o => gen6_n5_cnot1_j_o);
  n2425_o <= gen6_n5_cnot1_j_n2422 (1);
  n2426_o <= gen6_n5_cnot1_j_n2422 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2427_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2428_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2430 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2429_o,
    o => gen6_n6_cnot1_j_o);
  n2433_o <= gen6_n6_cnot1_j_n2430 (1);
  n2434_o <= gen6_n6_cnot1_j_n2430 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2435_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2436_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2438 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2437_o,
    o => gen6_n7_cnot1_j_o);
  n2441_o <= gen6_n7_cnot1_j_n2438 (1);
  n2442_o <= gen6_n7_cnot1_j_n2438 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2443_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2444_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2445_o <= n2443_o & n2444_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2446 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2445_o,
    o => gen6_n8_cnot1_j_o);
  n2449_o <= gen6_n8_cnot1_j_n2446 (1);
  n2450_o <= gen6_n8_cnot1_j_n2446 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2451_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2452_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2454 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2453_o,
    o => gen6_n9_cnot1_j_o);
  n2457_o <= gen6_n9_cnot1_j_n2454 (1);
  n2458_o <= gen6_n9_cnot1_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2459_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2460_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2462 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2461_o,
    o => gen6_n10_cnot1_j_o);
  n2465_o <= gen6_n10_cnot1_j_n2462 (1);
  n2466_o <= gen6_n10_cnot1_j_n2462 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2467_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2468_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2470 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2469_o,
    o => gen6_n11_cnot1_j_o);
  n2473_o <= gen6_n11_cnot1_j_n2470 (1);
  n2474_o <= gen6_n11_cnot1_j_n2470 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2475_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2476_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2478 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2477_o,
    o => gen6_n12_cnot1_j_o);
  n2481_o <= gen6_n12_cnot1_j_n2478 (1);
  n2482_o <= gen6_n12_cnot1_j_n2478 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2483_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2484_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2486 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2485_o,
    o => gen6_n13_cnot1_j_o);
  n2489_o <= gen6_n13_cnot1_j_n2486 (1);
  n2490_o <= gen6_n13_cnot1_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2491_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2492_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2494 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2493_o,
    o => gen6_n14_cnot1_j_o);
  n2497_o <= gen6_n14_cnot1_j_n2494 (1);
  n2498_o <= gen6_n14_cnot1_j_n2494 (0);
  n2499_o <= n1847_o & n1839_o & n1831_o & n1823_o & n1815_o & n1807_o & n1799_o & n1791_o & n1783_o & n1775_o & n1767_o & n1759_o & n1751_o & n1743_o & n1849_o;
  n2500_o <= n1848_o & n1840_o & n1832_o & n1824_o & n1816_o & n1808_o & n1800_o & n1792_o & n1784_o & n1776_o & n1768_o & n1760_o & n1752_o & n1744_o & n1850_o;
  n2501_o <= n1852_o & n1859_o & n1867_o & n1875_o & n1883_o & n1891_o & n1899_o & n1907_o & n1915_o & n1923_o & n1931_o & n1939_o & n1947_o & n1955_o & n1851_o;
  n2502_o <= n1860_o & n1868_o & n1876_o & n1884_o & n1892_o & n1900_o & n1908_o & n1916_o & n1924_o & n1932_o & n1940_o & n1948_o & n1956_o & n1957_o;
  n2503_o <= n2112_o & n2101_o & n2090_o & n2079_o & n2068_o & n2057_o & n2046_o & n2035_o & n2024_o & n2013_o & n2002_o & n1991_o & n1980_o & n1969_o & n1958_o;
  n2504_o <= n2113_o & n2111_o & n2100_o & n2089_o & n2078_o & n2067_o & n2056_o & n2045_o & n2034_o & n2023_o & n2012_o & n2001_o & n1990_o & n1979_o & n1968_o;
  n2505_o <= n2114_o & n2110_o & n2099_o & n2088_o & n2077_o & n2066_o & n2055_o & n2044_o & n2033_o & n2022_o & n2011_o & n2000_o & n1989_o & n1978_o & n1967_o;
  n2506_o <= n2121_o & n2131_o & n2142_o & n2153_o & n2164_o & n2175_o & n2186_o & n2197_o & n2208_o & n2219_o & n2230_o & n2241_o & n2252_o & n2263_o & n2274_o;
  n2507_o <= n2133_o & n2144_o & n2155_o & n2166_o & n2177_o & n2188_o & n2199_o & n2210_o & n2221_o & n2232_o & n2243_o & n2254_o & n2265_o & n2276_o & n2277_o;
  n2508_o <= n2122_o & n2132_o & n2143_o & n2154_o & n2165_o & n2176_o & n2187_o & n2198_o & n2209_o & n2220_o & n2231_o & n2242_o & n2253_o & n2264_o & n2275_o;
  n2509_o <= n2382_o & n2374_o & n2366_o & n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & n2310_o & n2302_o & n2294_o & n2286_o & n2278_o;
  n2510_o <= n2384_o & n2381_o & n2373_o & n2365_o & n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o & n2383_o;
  n2511_o <= n2497_o & n2489_o & n2481_o & n2473_o & n2465_o & n2457_o & n2449_o & n2441_o & n2433_o & n2425_o & n2417_o & n2409_o & n2401_o & n2393_o & n2385_o;
  n2512_o <= n2498_o & n2490_o & n2482_o & n2474_o & n2466_o & n2458_o & n2450_o & n2442_o & n2434_o & n2426_o & n2418_o & n2410_o & n2402_o & n2394_o & n2386_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1723 : std_logic;
  signal cnotr_n1724 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1729 : std_logic_vector (16 downto 0);
  signal add_n1730 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1723;
  a_out <= add_n1729;
  s <= add_n1730;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1724; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1723 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1724 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1729 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1730 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (1 downto 0);
  signal cnota_n972 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic_vector (1 downto 0);
  signal cnotb_n979 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (2 downto 0);
  signal ccnotc_n987 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic_vector (1 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n998 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1008 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic_vector (1 downto 0);
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1020 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1030 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic_vector (1 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1042 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1052 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic_vector (1 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1064 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1074 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (1 downto 0);
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1086 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1096 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic_vector (1 downto 0);
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1108 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1118 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (1 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1130 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1140 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic_vector (1 downto 0);
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1152 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1162 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic_vector (1 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1174 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1184 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal n1194_o : std_logic;
  signal n1195_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1196 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1206 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1218 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1228 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (1 downto 0);
  signal n1238_o : std_logic;
  signal n1239_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1240 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1250 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (1 downto 0);
  signal n1260_o : std_logic;
  signal n1261_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1262 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1272 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1284 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1294 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (1 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1306 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1316 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1328 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1338 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (1 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1350 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1360 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic_vector (1 downto 0);
  signal n1370_o : std_logic;
  signal n1371_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1372 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1382 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1394 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1404 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1416 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1426 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1438 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1448 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic_vector (1 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1460 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1470 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic_vector (1 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1482 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1492 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1504 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1514 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (1 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1526 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1536 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic_vector (1 downto 0);
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1548 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1558 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic_vector (1 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1570 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1580 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic_vector (1 downto 0);
  signal n1590_o : std_logic;
  signal n1591_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1592 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1602 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic_vector (1 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1614 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1624 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (1 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1636 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1646 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1656 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (1 downto 0);
  signal cnotea_n1663 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (16 downto 0);
  signal n1669_o : std_logic_vector (16 downto 0);
  signal n1670_o : std_logic_vector (16 downto 0);
  signal n1671_o : std_logic_vector (15 downto 0);
  signal n1672_o : std_logic_vector (15 downto 0);
  signal n1673_o : std_logic_vector (15 downto 0);
  signal n1674_o : std_logic_vector (15 downto 0);
  signal n1675_o : std_logic_vector (3 downto 0);
  signal n1676_o : std_logic_vector (3 downto 0);
  signal n1677_o : std_logic_vector (3 downto 0);
  signal n1678_o : std_logic_vector (3 downto 0);
  signal n1679_o : std_logic_vector (3 downto 0);
  signal n1680_o : std_logic_vector (3 downto 0);
  signal n1681_o : std_logic_vector (3 downto 0);
  signal n1682_o : std_logic_vector (3 downto 0);
  signal n1683_o : std_logic_vector (3 downto 0);
  signal n1684_o : std_logic_vector (3 downto 0);
  signal n1685_o : std_logic_vector (3 downto 0);
  signal n1686_o : std_logic_vector (3 downto 0);
  signal n1687_o : std_logic_vector (3 downto 0);
  signal n1688_o : std_logic_vector (3 downto 0);
  signal n1689_o : std_logic_vector (3 downto 0);
  signal n1690_o : std_logic_vector (3 downto 0);
  signal n1691_o : std_logic_vector (3 downto 0);
  signal n1692_o : std_logic_vector (3 downto 0);
  signal n1693_o : std_logic_vector (3 downto 0);
  signal n1694_o : std_logic_vector (3 downto 0);
  signal n1695_o : std_logic_vector (3 downto 0);
  signal n1696_o : std_logic_vector (3 downto 0);
  signal n1697_o : std_logic_vector (3 downto 0);
  signal n1698_o : std_logic_vector (3 downto 0);
  signal n1699_o : std_logic_vector (3 downto 0);
  signal n1700_o : std_logic_vector (3 downto 0);
  signal n1701_o : std_logic_vector (3 downto 0);
  signal n1702_o : std_logic_vector (3 downto 0);
  signal n1703_o : std_logic_vector (3 downto 0);
  signal n1704_o : std_logic_vector (3 downto 0);
  signal n1705_o : std_logic_vector (3 downto 0);
  signal n1706_o : std_logic_vector (3 downto 0);
  signal n1707_o : std_logic_vector (3 downto 0);
  signal n1708_o : std_logic_vector (3 downto 0);
  signal n1709_o : std_logic_vector (3 downto 0);
  signal n1710_o : std_logic_vector (3 downto 0);
  signal n1711_o : std_logic_vector (3 downto 0);
  signal n1712_o : std_logic_vector (3 downto 0);
  signal n1713_o : std_logic_vector (3 downto 0);
  signal n1714_o : std_logic_vector (3 downto 0);
  signal n1715_o : std_logic_vector (3 downto 0);
  signal n1716_o : std_logic_vector (3 downto 0);
  signal n1717_o : std_logic_vector (3 downto 0);
  signal n1718_o : std_logic_vector (3 downto 0);
  signal n1719_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1668_o;
  b_out <= n1669_o;
  s <= n1670_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1671_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1672_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1673_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1674_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n982_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1660_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n969_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n970_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n971_o <= n969_o & n970_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n972 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n971_o,
    o => cnota_o);
  n975_o <= cnota_n972 (1);
  n976_o <= cnota_n972 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n977_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n978_o <= n977_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n979 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n978_o,
    o => cnotb_o);
  n982_o <= cnotb_n979 (1);
  n983_o <= cnotb_n979 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n984_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n985_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n987 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n986_o,
    o => ccnotc_o);
  n990_o <= ccnotc_n987 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n991_o <= ccnotc_n987 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n992_o <= ccnotc_n987 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1675_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1676_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1677_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n993_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n994_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n995_o <= n993_o & n994_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n996_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n998 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n997_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1001_o <= gen1_n1_ccnot1_n998 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1002_o <= gen1_n1_ccnot1_n998 (1);
  n1003_o <= gen1_n1_ccnot1_n998 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1004_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1005_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1006_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1008 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1007_o,
    o => gen1_n1_cnot1_o);
  n1011_o <= gen1_n1_cnot1_n1008 (1);
  n1012_o <= gen1_n1_cnot1_n1008 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1013_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1014_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1015_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1016_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1018_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1020 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1019_o,
    o => gen1_n1_ccnot2_o);
  n1023_o <= gen1_n1_ccnot2_n1020 (2);
  n1024_o <= gen1_n1_ccnot2_n1020 (1);
  n1025_o <= gen1_n1_ccnot2_n1020 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1026_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1027_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1028_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1030 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1029_o,
    o => gen1_n1_cnot2_o);
  n1033_o <= gen1_n1_cnot2_n1030 (1);
  n1034_o <= gen1_n1_cnot2_n1030 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1035_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1036_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1678_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1679_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1680_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1037_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1038_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1039_o <= n1037_o & n1038_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1040_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1042 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1041_o,
    o => gen1_n2_ccnot1_o);
  n1045_o <= gen1_n2_ccnot1_n1042 (2);
  n1046_o <= gen1_n2_ccnot1_n1042 (1);
  n1047_o <= gen1_n2_ccnot1_n1042 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1048_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1049_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1050_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1051_o <= n1049_o & n1050_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1052 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1051_o,
    o => gen1_n2_cnot1_o);
  n1055_o <= gen1_n2_cnot1_n1052 (1);
  n1056_o <= gen1_n2_cnot1_n1052 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1057_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1058_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1059_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1060_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1061_o <= n1059_o & n1060_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1062_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1064 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1063_o,
    o => gen1_n2_ccnot2_o);
  n1067_o <= gen1_n2_ccnot2_n1064 (2);
  n1068_o <= gen1_n2_ccnot2_n1064 (1);
  n1069_o <= gen1_n2_ccnot2_n1064 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1070_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1071_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1072_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1074 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1073_o,
    o => gen1_n2_cnot2_o);
  n1077_o <= gen1_n2_cnot2_n1074 (1);
  n1078_o <= gen1_n2_cnot2_n1074 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1079_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1080_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1681_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1682_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1683_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1081_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1082_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1083_o <= n1081_o & n1082_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1084_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1086 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1085_o,
    o => gen1_n3_ccnot1_o);
  n1089_o <= gen1_n3_ccnot1_n1086 (2);
  n1090_o <= gen1_n3_ccnot1_n1086 (1);
  n1091_o <= gen1_n3_ccnot1_n1086 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1092_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1093_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1094_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1096 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1095_o,
    o => gen1_n3_cnot1_o);
  n1099_o <= gen1_n3_cnot1_n1096 (1);
  n1100_o <= gen1_n3_cnot1_n1096 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1101_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1102_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1103_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1104_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1105_o <= n1103_o & n1104_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1106_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1108 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1107_o,
    o => gen1_n3_ccnot2_o);
  n1111_o <= gen1_n3_ccnot2_n1108 (2);
  n1112_o <= gen1_n3_ccnot2_n1108 (1);
  n1113_o <= gen1_n3_ccnot2_n1108 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1114_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1115_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1116_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1118 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1117_o,
    o => gen1_n3_cnot2_o);
  n1121_o <= gen1_n3_cnot2_n1118 (1);
  n1122_o <= gen1_n3_cnot2_n1118 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1123_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1124_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1684_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1685_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1686_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1125_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1126_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1128_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1130 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1129_o,
    o => gen1_n4_ccnot1_o);
  n1133_o <= gen1_n4_ccnot1_n1130 (2);
  n1134_o <= gen1_n4_ccnot1_n1130 (1);
  n1135_o <= gen1_n4_ccnot1_n1130 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1136_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1137_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1138_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1140 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1139_o,
    o => gen1_n4_cnot1_o);
  n1143_o <= gen1_n4_cnot1_n1140 (1);
  n1144_o <= gen1_n4_cnot1_n1140 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1145_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1146_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1147_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1148_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1149_o <= n1147_o & n1148_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1150_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1152 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1151_o,
    o => gen1_n4_ccnot2_o);
  n1155_o <= gen1_n4_ccnot2_n1152 (2);
  n1156_o <= gen1_n4_ccnot2_n1152 (1);
  n1157_o <= gen1_n4_ccnot2_n1152 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1158_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1159_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1160_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1162 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1161_o,
    o => gen1_n4_cnot2_o);
  n1165_o <= gen1_n4_cnot2_n1162 (1);
  n1166_o <= gen1_n4_cnot2_n1162 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1167_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1168_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1687_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1688_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1689_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1169_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1170_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1171_o <= n1169_o & n1170_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1172_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1173_o <= n1171_o & n1172_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1174 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1173_o,
    o => gen1_n5_ccnot1_o);
  n1177_o <= gen1_n5_ccnot1_n1174 (2);
  n1178_o <= gen1_n5_ccnot1_n1174 (1);
  n1179_o <= gen1_n5_ccnot1_n1174 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1180_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1181_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1182_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1184 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1183_o,
    o => gen1_n5_cnot1_o);
  n1187_o <= gen1_n5_cnot1_n1184 (1);
  n1188_o <= gen1_n5_cnot1_n1184 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1189_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1190_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1191_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1192_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1194_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1195_o <= n1193_o & n1194_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1196 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1195_o,
    o => gen1_n5_ccnot2_o);
  n1199_o <= gen1_n5_ccnot2_n1196 (2);
  n1200_o <= gen1_n5_ccnot2_n1196 (1);
  n1201_o <= gen1_n5_ccnot2_n1196 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1202_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1203_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1204_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1205_o <= n1203_o & n1204_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1206 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1205_o,
    o => gen1_n5_cnot2_o);
  n1209_o <= gen1_n5_cnot2_n1206 (1);
  n1210_o <= gen1_n5_cnot2_n1206 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1211_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1212_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1690_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1691_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1692_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1213_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1214_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1216_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1218 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1217_o,
    o => gen1_n6_ccnot1_o);
  n1221_o <= gen1_n6_ccnot1_n1218 (2);
  n1222_o <= gen1_n6_ccnot1_n1218 (1);
  n1223_o <= gen1_n6_ccnot1_n1218 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1224_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1225_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1226_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1227_o <= n1225_o & n1226_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1228 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1227_o,
    o => gen1_n6_cnot1_o);
  n1231_o <= gen1_n6_cnot1_n1228 (1);
  n1232_o <= gen1_n6_cnot1_n1228 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1233_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1234_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1235_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1236_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1238_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1239_o <= n1237_o & n1238_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1240 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1239_o,
    o => gen1_n6_ccnot2_o);
  n1243_o <= gen1_n6_ccnot2_n1240 (2);
  n1244_o <= gen1_n6_ccnot2_n1240 (1);
  n1245_o <= gen1_n6_ccnot2_n1240 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1246_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1247_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1248_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1249_o <= n1247_o & n1248_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1250 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1249_o,
    o => gen1_n6_cnot2_o);
  n1253_o <= gen1_n6_cnot2_n1250 (1);
  n1254_o <= gen1_n6_cnot2_n1250 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1255_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1256_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1693_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1694_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1695_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1257_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1258_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1260_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1261_o <= n1259_o & n1260_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1262 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1261_o,
    o => gen1_n7_ccnot1_o);
  n1265_o <= gen1_n7_ccnot1_n1262 (2);
  n1266_o <= gen1_n7_ccnot1_n1262 (1);
  n1267_o <= gen1_n7_ccnot1_n1262 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1268_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1269_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1270_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1272 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1271_o,
    o => gen1_n7_cnot1_o);
  n1275_o <= gen1_n7_cnot1_n1272 (1);
  n1276_o <= gen1_n7_cnot1_n1272 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1277_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1278_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1279_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1280_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1282_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1284 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1283_o,
    o => gen1_n7_ccnot2_o);
  n1287_o <= gen1_n7_ccnot2_n1284 (2);
  n1288_o <= gen1_n7_ccnot2_n1284 (1);
  n1289_o <= gen1_n7_ccnot2_n1284 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1290_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1291_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1292_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1293_o <= n1291_o & n1292_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1294 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1293_o,
    o => gen1_n7_cnot2_o);
  n1297_o <= gen1_n7_cnot2_n1294 (1);
  n1298_o <= gen1_n7_cnot2_n1294 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1299_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1300_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1696_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1697_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1698_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1301_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1302_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1304_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1306 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1305_o,
    o => gen1_n8_ccnot1_o);
  n1309_o <= gen1_n8_ccnot1_n1306 (2);
  n1310_o <= gen1_n8_ccnot1_n1306 (1);
  n1311_o <= gen1_n8_ccnot1_n1306 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1312_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1313_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1314_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1316 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1315_o,
    o => gen1_n8_cnot1_o);
  n1319_o <= gen1_n8_cnot1_n1316 (1);
  n1320_o <= gen1_n8_cnot1_n1316 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1321_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1322_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1323_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1324_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1325_o <= n1323_o & n1324_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1326_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1328 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1327_o,
    o => gen1_n8_ccnot2_o);
  n1331_o <= gen1_n8_ccnot2_n1328 (2);
  n1332_o <= gen1_n8_ccnot2_n1328 (1);
  n1333_o <= gen1_n8_ccnot2_n1328 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1334_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1335_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1336_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1337_o <= n1335_o & n1336_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1338 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1337_o,
    o => gen1_n8_cnot2_o);
  n1341_o <= gen1_n8_cnot2_n1338 (1);
  n1342_o <= gen1_n8_cnot2_n1338 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1343_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1344_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1699_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1700_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1701_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1345_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1346_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1348_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1349_o <= n1347_o & n1348_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1350 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1349_o,
    o => gen1_n9_ccnot1_o);
  n1353_o <= gen1_n9_ccnot1_n1350 (2);
  n1354_o <= gen1_n9_ccnot1_n1350 (1);
  n1355_o <= gen1_n9_ccnot1_n1350 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1356_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1357_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1358_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1360 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1359_o,
    o => gen1_n9_cnot1_o);
  n1363_o <= gen1_n9_cnot1_n1360 (1);
  n1364_o <= gen1_n9_cnot1_n1360 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1365_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1366_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1367_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1368_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1369_o <= n1367_o & n1368_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1370_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1371_o <= n1369_o & n1370_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1372 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1371_o,
    o => gen1_n9_ccnot2_o);
  n1375_o <= gen1_n9_ccnot2_n1372 (2);
  n1376_o <= gen1_n9_ccnot2_n1372 (1);
  n1377_o <= gen1_n9_ccnot2_n1372 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1378_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1379_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1380_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1382 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1381_o,
    o => gen1_n9_cnot2_o);
  n1385_o <= gen1_n9_cnot2_n1382 (1);
  n1386_o <= gen1_n9_cnot2_n1382 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1387_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1388_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1702_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1703_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1704_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1389_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1390_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1392_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1393_o <= n1391_o & n1392_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1394 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1393_o,
    o => gen1_n10_ccnot1_o);
  n1397_o <= gen1_n10_ccnot1_n1394 (2);
  n1398_o <= gen1_n10_ccnot1_n1394 (1);
  n1399_o <= gen1_n10_ccnot1_n1394 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1400_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1401_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1402_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1404 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1403_o,
    o => gen1_n10_cnot1_o);
  n1407_o <= gen1_n10_cnot1_n1404 (1);
  n1408_o <= gen1_n10_cnot1_n1404 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1409_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1410_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1411_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1412_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1413_o <= n1411_o & n1412_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1414_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1416 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1415_o,
    o => gen1_n10_ccnot2_o);
  n1419_o <= gen1_n10_ccnot2_n1416 (2);
  n1420_o <= gen1_n10_ccnot2_n1416 (1);
  n1421_o <= gen1_n10_ccnot2_n1416 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1422_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1423_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1424_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1425_o <= n1423_o & n1424_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1426 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1425_o,
    o => gen1_n10_cnot2_o);
  n1429_o <= gen1_n10_cnot2_n1426 (1);
  n1430_o <= gen1_n10_cnot2_n1426 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1431_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1432_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1705_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1706_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1707_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1433_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1434_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1436_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1438 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1437_o,
    o => gen1_n11_ccnot1_o);
  n1441_o <= gen1_n11_ccnot1_n1438 (2);
  n1442_o <= gen1_n11_ccnot1_n1438 (1);
  n1443_o <= gen1_n11_ccnot1_n1438 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1444_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1445_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1446_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1447_o <= n1445_o & n1446_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1448 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1447_o,
    o => gen1_n11_cnot1_o);
  n1451_o <= gen1_n11_cnot1_n1448 (1);
  n1452_o <= gen1_n11_cnot1_n1448 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1453_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1454_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1455_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1456_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1457_o <= n1455_o & n1456_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1458_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1460 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1459_o,
    o => gen1_n11_ccnot2_o);
  n1463_o <= gen1_n11_ccnot2_n1460 (2);
  n1464_o <= gen1_n11_ccnot2_n1460 (1);
  n1465_o <= gen1_n11_ccnot2_n1460 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1466_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1467_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1468_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1469_o <= n1467_o & n1468_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1470 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1469_o,
    o => gen1_n11_cnot2_o);
  n1473_o <= gen1_n11_cnot2_n1470 (1);
  n1474_o <= gen1_n11_cnot2_n1470 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1475_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1476_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1708_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1709_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1710_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1477_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1478_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1479_o <= n1477_o & n1478_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1480_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1482 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1481_o,
    o => gen1_n12_ccnot1_o);
  n1485_o <= gen1_n12_ccnot1_n1482 (2);
  n1486_o <= gen1_n12_ccnot1_n1482 (1);
  n1487_o <= gen1_n12_ccnot1_n1482 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1488_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1489_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1490_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1491_o <= n1489_o & n1490_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1492 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1491_o,
    o => gen1_n12_cnot1_o);
  n1495_o <= gen1_n12_cnot1_n1492 (1);
  n1496_o <= gen1_n12_cnot1_n1492 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1497_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1498_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1499_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1500_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1501_o <= n1499_o & n1500_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1502_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1504 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1503_o,
    o => gen1_n12_ccnot2_o);
  n1507_o <= gen1_n12_ccnot2_n1504 (2);
  n1508_o <= gen1_n12_ccnot2_n1504 (1);
  n1509_o <= gen1_n12_ccnot2_n1504 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1510_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1511_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1512_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1514 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1513_o,
    o => gen1_n12_cnot2_o);
  n1517_o <= gen1_n12_cnot2_n1514 (1);
  n1518_o <= gen1_n12_cnot2_n1514 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1519_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1520_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1711_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1712_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1713_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1521_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1522_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1523_o <= n1521_o & n1522_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1524_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1526 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1525_o,
    o => gen1_n13_ccnot1_o);
  n1529_o <= gen1_n13_ccnot1_n1526 (2);
  n1530_o <= gen1_n13_ccnot1_n1526 (1);
  n1531_o <= gen1_n13_ccnot1_n1526 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1532_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1533_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1534_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1536 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1535_o,
    o => gen1_n13_cnot1_o);
  n1539_o <= gen1_n13_cnot1_n1536 (1);
  n1540_o <= gen1_n13_cnot1_n1536 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1541_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1542_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1543_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1544_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1545_o <= n1543_o & n1544_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1546_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1548 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1547_o,
    o => gen1_n13_ccnot2_o);
  n1551_o <= gen1_n13_ccnot2_n1548 (2);
  n1552_o <= gen1_n13_ccnot2_n1548 (1);
  n1553_o <= gen1_n13_ccnot2_n1548 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1554_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1555_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1556_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1558 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1557_o,
    o => gen1_n13_cnot2_o);
  n1561_o <= gen1_n13_cnot2_n1558 (1);
  n1562_o <= gen1_n13_cnot2_n1558 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1563_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1564_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1714_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1716_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1565_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1566_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1567_o <= n1565_o & n1566_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1568_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1570 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1569_o,
    o => gen1_n14_ccnot1_o);
  n1573_o <= gen1_n14_ccnot1_n1570 (2);
  n1574_o <= gen1_n14_ccnot1_n1570 (1);
  n1575_o <= gen1_n14_ccnot1_n1570 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1576_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1577_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1578_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1580 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1579_o,
    o => gen1_n14_cnot1_o);
  n1583_o <= gen1_n14_cnot1_n1580 (1);
  n1584_o <= gen1_n14_cnot1_n1580 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1585_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1586_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1587_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1588_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1589_o <= n1587_o & n1588_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1590_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1591_o <= n1589_o & n1590_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1592 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1591_o,
    o => gen1_n14_ccnot2_o);
  n1595_o <= gen1_n14_ccnot2_n1592 (2);
  n1596_o <= gen1_n14_ccnot2_n1592 (1);
  n1597_o <= gen1_n14_ccnot2_n1592 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1598_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1599_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1600_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1602 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1601_o,
    o => gen1_n14_cnot2_o);
  n1605_o <= gen1_n14_cnot2_n1602 (1);
  n1606_o <= gen1_n14_cnot2_n1602 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1607_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1608_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1717_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1718_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1719_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1609_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1610_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1611_o <= n1609_o & n1610_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1612_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1613_o <= n1611_o & n1612_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1614 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1613_o,
    o => gen1_n15_ccnot1_o);
  n1617_o <= gen1_n15_ccnot1_n1614 (2);
  n1618_o <= gen1_n15_ccnot1_n1614 (1);
  n1619_o <= gen1_n15_ccnot1_n1614 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1620_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1621_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1622_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1624 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1623_o,
    o => gen1_n15_cnot1_o);
  n1627_o <= gen1_n15_cnot1_n1624 (1);
  n1628_o <= gen1_n15_cnot1_n1624 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1629_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1630_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1631_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1632_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1633_o <= n1631_o & n1632_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1634_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1635_o <= n1633_o & n1634_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1636 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1635_o,
    o => gen1_n15_ccnot2_o);
  n1639_o <= gen1_n15_ccnot2_n1636 (2);
  n1640_o <= gen1_n15_ccnot2_n1636 (1);
  n1641_o <= gen1_n15_ccnot2_n1636 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1642_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1643_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1644_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1646 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1645_o,
    o => gen1_n15_cnot2_o);
  n1649_o <= gen1_n15_cnot2_n1646 (1);
  n1650_o <= gen1_n15_cnot2_n1646 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1651_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1652_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1653_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1654_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1655_o <= n1653_o & n1654_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1656 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1655_o,
    o => cnoteb_o);
  n1659_o <= cnoteb_n1656 (1);
  n1660_o <= cnoteb_n1656 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1661_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1662_o <= n1661_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1663 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1662_o,
    o => cnotea_o);
  n1666_o <= cnotea_n1663 (1);
  n1667_o <= cnotea_n1663 (0);
  n1668_o <= n1666_o & a_s;
  n1669_o <= n1659_o & b_s;
  n1670_o <= n1667_o & s_s;
  n1671_o <= n1649_o & n1605_o & n1561_o & n1517_o & n1473_o & n1429_o & n1385_o & n1341_o & n1297_o & n1253_o & n1209_o & n1165_o & n1121_o & n1077_o & n1033_o & n990_o;
  n1672_o <= n1651_o & n1607_o & n1563_o & n1519_o & n1475_o & n1431_o & n1387_o & n1343_o & n1299_o & n1255_o & n1211_o & n1167_o & n1123_o & n1079_o & n1035_o & n991_o;
  n1673_o <= n1650_o & n1606_o & n1562_o & n1518_o & n1474_o & n1430_o & n1386_o & n1342_o & n1298_o & n1254_o & n1210_o & n1166_o & n1122_o & n1078_o & n1034_o & n983_o;
  n1674_o <= n1652_o & n1608_o & n1564_o & n1520_o & n1476_o & n1432_o & n1388_o & n1344_o & n1300_o & n1256_o & n1212_o & n1168_o & n1124_o & n1080_o & n1036_o & n992_o;
  n1675_o <= n1003_o & n1002_o & n1001_o & n1004_o;
  n1676_o <= n1014_o & n1012_o & n1011_o & n1013_o;
  n1677_o <= n1025_o & n1024_o & n1026_o & n1023_o;
  n1678_o <= n1047_o & n1046_o & n1045_o & n1048_o;
  n1679_o <= n1058_o & n1056_o & n1055_o & n1057_o;
  n1680_o <= n1069_o & n1068_o & n1070_o & n1067_o;
  n1681_o <= n1091_o & n1090_o & n1089_o & n1092_o;
  n1682_o <= n1102_o & n1100_o & n1099_o & n1101_o;
  n1683_o <= n1113_o & n1112_o & n1114_o & n1111_o;
  n1684_o <= n1135_o & n1134_o & n1133_o & n1136_o;
  n1685_o <= n1146_o & n1144_o & n1143_o & n1145_o;
  n1686_o <= n1157_o & n1156_o & n1158_o & n1155_o;
  n1687_o <= n1179_o & n1178_o & n1177_o & n1180_o;
  n1688_o <= n1190_o & n1188_o & n1187_o & n1189_o;
  n1689_o <= n1201_o & n1200_o & n1202_o & n1199_o;
  n1690_o <= n1223_o & n1222_o & n1221_o & n1224_o;
  n1691_o <= n1234_o & n1232_o & n1231_o & n1233_o;
  n1692_o <= n1245_o & n1244_o & n1246_o & n1243_o;
  n1693_o <= n1267_o & n1266_o & n1265_o & n1268_o;
  n1694_o <= n1278_o & n1276_o & n1275_o & n1277_o;
  n1695_o <= n1289_o & n1288_o & n1290_o & n1287_o;
  n1696_o <= n1311_o & n1310_o & n1309_o & n1312_o;
  n1697_o <= n1322_o & n1320_o & n1319_o & n1321_o;
  n1698_o <= n1333_o & n1332_o & n1334_o & n1331_o;
  n1699_o <= n1355_o & n1354_o & n1353_o & n1356_o;
  n1700_o <= n1366_o & n1364_o & n1363_o & n1365_o;
  n1701_o <= n1377_o & n1376_o & n1378_o & n1375_o;
  n1702_o <= n1399_o & n1398_o & n1397_o & n1400_o;
  n1703_o <= n1410_o & n1408_o & n1407_o & n1409_o;
  n1704_o <= n1421_o & n1420_o & n1422_o & n1419_o;
  n1705_o <= n1443_o & n1442_o & n1441_o & n1444_o;
  n1706_o <= n1454_o & n1452_o & n1451_o & n1453_o;
  n1707_o <= n1465_o & n1464_o & n1466_o & n1463_o;
  n1708_o <= n1487_o & n1486_o & n1485_o & n1488_o;
  n1709_o <= n1498_o & n1496_o & n1495_o & n1497_o;
  n1710_o <= n1509_o & n1508_o & n1510_o & n1507_o;
  n1711_o <= n1531_o & n1530_o & n1529_o & n1532_o;
  n1712_o <= n1542_o & n1540_o & n1539_o & n1541_o;
  n1713_o <= n1553_o & n1552_o & n1554_o & n1551_o;
  n1714_o <= n1575_o & n1574_o & n1573_o & n1576_o;
  n1715_o <= n1586_o & n1584_o & n1583_o & n1585_o;
  n1716_o <= n1597_o & n1596_o & n1598_o & n1595_o;
  n1717_o <= n1619_o & n1618_o & n1617_o & n1620_o;
  n1718_o <= n1630_o & n1628_o & n1627_o & n1629_o;
  n1719_o <= n1641_o & n1640_o & n1642_o & n1639_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n861_o : std_logic_vector (16 downto 0);
  signal add1_n862 : std_logic_vector (16 downto 0);
  signal add1_n863 : std_logic_vector (16 downto 0);
  signal add1_n864 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n871_o : std_logic;
  signal addsub_n872 : std_logic;
  signal addsub_n873 : std_logic_vector (16 downto 0);
  signal addsub_n874 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n881_o : std_logic;
  signal cnotr1_n882 : std_logic;
  signal cnotr1_n883 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n888_o : std_logic;
  signal cnotr2_n889 : std_logic;
  signal cnotr2_n890 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n897 : std_logic;
  signal gen0_cnotr3_n898 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n903_o : std_logic_vector (11 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n906 : std_logic;
  signal gen0_cnotr4_n907 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n912_o : std_logic_vector (11 downto 0);
  signal n913_o : std_logic_vector (3 downto 0);
  signal n914_o : std_logic_vector (15 downto 0);
  signal n915_o : std_logic;
  signal gen0_cnotr5_n916 : std_logic;
  signal gen0_cnotr5_n917 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n922_o : std_logic_vector (11 downto 0);
  signal n923_o : std_logic_vector (3 downto 0);
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (13 downto 0);
  signal n926_o : std_logic_vector (14 downto 0);
  signal add2_n927 : std_logic_vector (14 downto 0);
  signal add2_n928 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal cnotr6_n938 : std_logic;
  signal cnotr6_n939 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (13 downto 0);
  signal cnotr7_n946 : std_logic;
  signal cnotr7_n947 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n952_o : std_logic;
  signal alut1_n953 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n956 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n959_o : std_logic_vector (21 downto 0);
  signal n960_o : std_logic_vector (14 downto 0);
  signal n961_o : std_logic_vector (16 downto 0);
  signal n962_o : std_logic_vector (16 downto 0);
  signal n963_o : std_logic_vector (16 downto 0);
  signal n964_o : std_logic_vector (5 downto 0);
begin
  g <= n959_o;
  a_out <= add2_n928;
  c_out <= n960_o;
  x_out <= add1_n864;
  y_out <= addsub_n874;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n862; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n961_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n962_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n883; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n863; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n890; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n963_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n964_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n953; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n939; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n927; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n956; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n907; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n926_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n861_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n862 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n863 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n864 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n861_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n871_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n872 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n873 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n874 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n871_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n881_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n882 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n883 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n881_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n888_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n889 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n890 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n888_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n895_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n896_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n897 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n898 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n895_o,
    i => n896_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n903_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n904_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n905_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n906 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n907 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n904_o,
    i => n905_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n912_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n913_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n914_o <= n912_o & n913_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n915_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n916 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n917 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n915_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n922_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n923_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n924_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n925_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n926_o <= n924_o & n925_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n927 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n928 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n933_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n934_o <= not n933_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n935_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n936_o <= not n935_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n937_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n938 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n939 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n937_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n944_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n945_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n946 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n947 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n944_o,
    i => n945_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n952_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n953 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n956 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n959_o <= n923_o & addsub_n873 & cnotr7_n946;
  n960_o <= cnotr7_n947 & n952_o;
  n961_o <= gen0_cnotr5_n917 & gen0_cnotr5_n916 & n922_o;
  n962_o <= gen0_cnotr3_n898 & gen0_cnotr3_n897 & n903_o;
  n963_o <= gen0_cnotr4_n906 & n914_o;
  n964_o <= n936_o & addsub_n872 & cnotr6_n938 & n934_o & cnotr2_n889 & cnotr1_n882;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n751_o : std_logic_vector (16 downto 0);
  signal add1_n752 : std_logic_vector (16 downto 0);
  signal add1_n753 : std_logic_vector (16 downto 0);
  signal add1_n754 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n761_o : std_logic;
  signal addsub_n762 : std_logic;
  signal addsub_n763 : std_logic_vector (16 downto 0);
  signal addsub_n764 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n771_o : std_logic;
  signal cnotr1_n772 : std_logic;
  signal cnotr1_n773 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n778_o : std_logic;
  signal cnotr2_n779 : std_logic;
  signal cnotr2_n780 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n785_o : std_logic;
  signal n786_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n787 : std_logic;
  signal gen0_cnotr3_n788 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n793_o : std_logic_vector (12 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n796 : std_logic;
  signal gen0_cnotr4_n797 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n802_o : std_logic_vector (12 downto 0);
  signal n803_o : std_logic_vector (2 downto 0);
  signal n804_o : std_logic_vector (15 downto 0);
  signal n805_o : std_logic;
  signal gen0_cnotr5_n806 : std_logic;
  signal gen0_cnotr5_n807 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n812_o : std_logic_vector (12 downto 0);
  signal n813_o : std_logic_vector (2 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (13 downto 0);
  signal n816_o : std_logic_vector (14 downto 0);
  signal add2_n817 : std_logic_vector (14 downto 0);
  signal add2_n818 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic;
  signal cnotr6_n828 : std_logic;
  signal cnotr6_n829 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (13 downto 0);
  signal cnotr7_n836 : std_logic;
  signal cnotr7_n837 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n842_o : std_logic;
  signal alut1_n843 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n846 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n849_o : std_logic_vector (20 downto 0);
  signal n850_o : std_logic_vector (14 downto 0);
  signal n851_o : std_logic_vector (16 downto 0);
  signal n852_o : std_logic_vector (16 downto 0);
  signal n853_o : std_logic_vector (16 downto 0);
  signal n854_o : std_logic_vector (5 downto 0);
begin
  g <= n849_o;
  a_out <= add2_n818;
  c_out <= n850_o;
  x_out <= add1_n754;
  y_out <= addsub_n764;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n752; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n851_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n852_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n773; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n753; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n780; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n853_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n854_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n843; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n829; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n817; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n846; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n797; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n816_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n751_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n752 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n753 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n754 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n751_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n761_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n762 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n763 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n764 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n761_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n771_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n772 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n773 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n771_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n778_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n779 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n780 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n778_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n785_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n786_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n787 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n788 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n785_o,
    i => n786_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n793_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n794_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n795_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n796 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n797 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n794_o,
    i => n795_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n802_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n803_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n804_o <= n802_o & n803_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n805_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n806 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n807 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n805_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n812_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n813_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n814_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n815_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n816_o <= n814_o & n815_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n817 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n818 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n823_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n824_o <= not n823_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n825_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n826_o <= not n825_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n827_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n828 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n829 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n827_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n834_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n835_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n836 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n837 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n834_o,
    i => n835_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n842_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n843 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n846 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n849_o <= n813_o & addsub_n763 & cnotr7_n836;
  n850_o <= cnotr7_n837 & n842_o;
  n851_o <= gen0_cnotr5_n807 & gen0_cnotr5_n806 & n812_o;
  n852_o <= gen0_cnotr3_n788 & gen0_cnotr3_n787 & n793_o;
  n853_o <= gen0_cnotr4_n796 & n804_o;
  n854_o <= n826_o & addsub_n762 & cnotr6_n828 & n824_o & cnotr2_n779 & cnotr1_n772;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n641_o : std_logic_vector (16 downto 0);
  signal add1_n642 : std_logic_vector (16 downto 0);
  signal add1_n643 : std_logic_vector (16 downto 0);
  signal add1_n644 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n651_o : std_logic;
  signal addsub_n652 : std_logic;
  signal addsub_n653 : std_logic_vector (16 downto 0);
  signal addsub_n654 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n661_o : std_logic;
  signal cnotr1_n662 : std_logic;
  signal cnotr1_n663 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n668_o : std_logic;
  signal cnotr2_n669 : std_logic;
  signal cnotr2_n670 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n675_o : std_logic;
  signal n676_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n677 : std_logic;
  signal gen0_cnotr3_n678 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n683_o : std_logic_vector (13 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n686 : std_logic;
  signal gen0_cnotr4_n687 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n692_o : std_logic_vector (13 downto 0);
  signal n693_o : std_logic_vector (1 downto 0);
  signal n694_o : std_logic_vector (15 downto 0);
  signal n695_o : std_logic;
  signal gen0_cnotr5_n696 : std_logic;
  signal gen0_cnotr5_n697 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n702_o : std_logic_vector (13 downto 0);
  signal n703_o : std_logic_vector (1 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (13 downto 0);
  signal n706_o : std_logic_vector (14 downto 0);
  signal add2_n707 : std_logic_vector (14 downto 0);
  signal add2_n708 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal cnotr6_n718 : std_logic;
  signal cnotr6_n719 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (13 downto 0);
  signal cnotr7_n726 : std_logic;
  signal cnotr7_n727 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n732_o : std_logic;
  signal alut1_n733 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n736 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n739_o : std_logic_vector (19 downto 0);
  signal n740_o : std_logic_vector (14 downto 0);
  signal n741_o : std_logic_vector (16 downto 0);
  signal n742_o : std_logic_vector (16 downto 0);
  signal n743_o : std_logic_vector (16 downto 0);
  signal n744_o : std_logic_vector (5 downto 0);
begin
  g <= n739_o;
  a_out <= add2_n708;
  c_out <= n740_o;
  x_out <= add1_n644;
  y_out <= addsub_n654;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n642; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n741_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n742_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n663; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n643; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n670; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n743_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n744_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n733; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n719; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n707; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n736; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n687; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n706_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n641_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n642 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n643 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n644 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n641_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n651_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n652 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n653 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n654 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n651_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n661_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n662 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n663 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n661_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n668_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n669 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n670 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n668_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n675_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n676_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n677 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n678 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n675_o,
    i => n676_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n683_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n684_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n685_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n686 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n687 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n684_o,
    i => n685_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n692_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n693_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n694_o <= n692_o & n693_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n695_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n696 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n697 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n695_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n702_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n703_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n704_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n705_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n706_o <= n704_o & n705_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n707 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n708 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n713_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n714_o <= not n713_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n715_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n716_o <= not n715_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n717_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n718 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n719 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n717_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n724_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n725_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n726 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n727 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n724_o,
    i => n725_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n732_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n733 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n736 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n739_o <= n703_o & addsub_n653 & cnotr7_n726;
  n740_o <= cnotr7_n727 & n732_o;
  n741_o <= gen0_cnotr5_n697 & gen0_cnotr5_n696 & n702_o;
  n742_o <= gen0_cnotr3_n678 & gen0_cnotr3_n677 & n683_o;
  n743_o <= gen0_cnotr4_n686 & n694_o;
  n744_o <= n716_o & addsub_n652 & cnotr6_n718 & n714_o & cnotr2_n669 & cnotr1_n662;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n531_o : std_logic_vector (16 downto 0);
  signal add1_n532 : std_logic_vector (16 downto 0);
  signal add1_n533 : std_logic_vector (16 downto 0);
  signal add1_n534 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n541_o : std_logic;
  signal addsub_n542 : std_logic;
  signal addsub_n543 : std_logic_vector (16 downto 0);
  signal addsub_n544 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n551_o : std_logic;
  signal cnotr1_n552 : std_logic;
  signal cnotr1_n553 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n558_o : std_logic;
  signal cnotr2_n559 : std_logic;
  signal cnotr2_n560 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal gen0_cnotr3_n567 : std_logic;
  signal gen0_cnotr3_n568 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n573_o : std_logic_vector (14 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal gen0_cnotr4_n576 : std_logic;
  signal gen0_cnotr4_n577 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n582_o : std_logic_vector (14 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (15 downto 0);
  signal n585_o : std_logic;
  signal gen0_cnotr5_n586 : std_logic;
  signal gen0_cnotr5_n587 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n592_o : std_logic_vector (14 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (13 downto 0);
  signal n596_o : std_logic_vector (14 downto 0);
  signal add2_n597 : std_logic_vector (14 downto 0);
  signal add2_n598 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal cnotr6_n608 : std_logic;
  signal cnotr6_n609 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n614_o : std_logic;
  signal n615_o : std_logic_vector (13 downto 0);
  signal cnotr7_n616 : std_logic;
  signal cnotr7_n617 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n622_o : std_logic;
  signal alut1_n623 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n626 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n629_o : std_logic_vector (18 downto 0);
  signal n630_o : std_logic_vector (14 downto 0);
  signal n631_o : std_logic_vector (16 downto 0);
  signal n632_o : std_logic_vector (16 downto 0);
  signal n633_o : std_logic_vector (16 downto 0);
  signal n634_o : std_logic_vector (5 downto 0);
begin
  g <= n629_o;
  a_out <= add2_n598;
  c_out <= n630_o;
  x_out <= add1_n534;
  y_out <= addsub_n544;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n532; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n631_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n632_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n553; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n533; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n560; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n633_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n634_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n623; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n609; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n597; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n626; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n577; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n596_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n531_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n532 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n533 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n534 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n531_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n541_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n542 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n543 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n544 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n541_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n551_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n552 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n553 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n551_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n558_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n559 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n560 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n558_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n565_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n566_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n567 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n568 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n565_o,
    i => n566_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n573_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n574_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n575_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n576 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n577 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n574_o,
    i => n575_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n582_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n583_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n584_o <= n582_o & n583_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n585_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n586 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n587 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n585_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n592_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n593_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n594_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n595_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n596_o <= n594_o & n595_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n597 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n598 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n603_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n604_o <= not n603_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n605_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n606_o <= not n605_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n607_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n608 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n609 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n607_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n614_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n615_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n616 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n617 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n614_o,
    i => n615_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n622_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n623 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n626 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n629_o <= n593_o & addsub_n543 & cnotr7_n616;
  n630_o <= cnotr7_n617 & n622_o;
  n631_o <= gen0_cnotr5_n587 & gen0_cnotr5_n586 & n592_o;
  n632_o <= gen0_cnotr3_n568 & gen0_cnotr3_n567 & n573_o;
  n633_o <= gen0_cnotr4_n576 & n584_o;
  n634_o <= n606_o & addsub_n542 & cnotr6_n608 & n604_o & cnotr2_n559 & cnotr1_n552;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n452_o : std_logic_vector (16 downto 0);
  signal add1_n453 : std_logic_vector (16 downto 0);
  signal add1_n454 : std_logic_vector (16 downto 0);
  signal add1_n455 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n462_o : std_logic;
  signal addsub_n463 : std_logic;
  signal addsub_n464 : std_logic_vector (16 downto 0);
  signal addsub_n465 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n472_o : std_logic;
  signal cnotr1_n473 : std_logic;
  signal cnotr1_n474 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n479_o : std_logic;
  signal cnotr2_n480 : std_logic;
  signal cnotr2_n481 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic_vector (13 downto 0);
  signal n488_o : std_logic_vector (14 downto 0);
  signal add2_n489 : std_logic_vector (14 downto 0);
  signal add2_n490 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal cnotr6_n500 : std_logic;
  signal cnotr6_n501 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic_vector (13 downto 0);
  signal cnotr7_n508 : std_logic;
  signal cnotr7_n509 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n514_o : std_logic;
  signal alut1_n515 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n518 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n521_o : std_logic_vector (17 downto 0);
  signal n522_o : std_logic_vector (14 downto 0);
  signal n523_o : std_logic_vector (5 downto 0);
begin
  g <= n521_o;
  a_out <= add2_n490;
  c_out <= n522_o;
  x_out <= add1_n455;
  y_out <= addsub_n465;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n453; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n474; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n454; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n481; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n523_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n515; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n501; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n489; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n518; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n488_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n452_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n453 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n454 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n455 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n452_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n462_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n463 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n464 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n465 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n462_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n472_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n473 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n474 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n472_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n479_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n480 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n481 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n479_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n486_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n487_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n488_o <= n486_o & n487_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n489 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n490 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n495_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n496_o <= not n495_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n497_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n498_o <= not n497_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n499_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n500 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n501 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n499_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n506_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n507_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n508 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n509 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n506_o,
    i => n507_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n514_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n515 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n518 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n521_o <= addsub_n464 & cnotr7_n508;
  n522_o <= cnotr7_n509 & n514_o;
  n523_o <= n498_o & addsub_n463 & cnotr6_n500 & n496_o & cnotr2_n480 & cnotr1_n473;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (1 downto 0);
begin
  o <= n446_o;
  -- vhdl_source/cnot.vhdl:24:17
  n442_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n443_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n444_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n445_o <= n443_o xor n444_o;
  n446_o <= n442_o & n445_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n305 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n313 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n321 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n329 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n337 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n345 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n353 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n361 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n369 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n377 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n385 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n393 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal n399_o : std_logic;
  signal n400_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n401 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n409 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n417 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n425 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n428_o : std_logic;
  signal n429_o : std_logic;
  signal n430_o : std_logic;
  signal n431_o : std_logic;
  signal n432_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n433 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic_vector (16 downto 0);
  signal n440_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n438_o;
  o <= n439_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n440_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n302_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n303_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n304_o <= n302_o & n303_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n305 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n304_o,
    o => gen1_n0_cnot0_o);
  n308_o <= gen1_n0_cnot0_n305 (1);
  n309_o <= gen1_n0_cnot0_n305 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n310_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n311_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n312_o <= n310_o & n311_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n313 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n312_o,
    o => gen1_n1_cnot0_o);
  -- vhdl_source/cordic.vhdl:23:23
  n316_o <= gen1_n1_cnot0_n313 (1);
  n317_o <= gen1_n1_cnot0_n313 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n318_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n319_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n320_o <= n318_o & n319_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n321 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n320_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n324_o <= gen1_n2_cnot0_n321 (1);
  n325_o <= gen1_n2_cnot0_n321 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n326_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n327_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n328_o <= n326_o & n327_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n329 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n328_o,
    o => gen1_n3_cnot0_o);
  n332_o <= gen1_n3_cnot0_n329 (1);
  n333_o <= gen1_n3_cnot0_n329 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n334_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n335_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n336_o <= n334_o & n335_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n337 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n336_o,
    o => gen1_n4_cnot0_o);
  n340_o <= gen1_n4_cnot0_n337 (1);
  n341_o <= gen1_n4_cnot0_n337 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n342_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n343_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n344_o <= n342_o & n343_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n345 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n344_o,
    o => gen1_n5_cnot0_o);
  n348_o <= gen1_n5_cnot0_n345 (1);
  n349_o <= gen1_n5_cnot0_n345 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n350_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n351_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n352_o <= n350_o & n351_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n353 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n352_o,
    o => gen1_n6_cnot0_o);
  n356_o <= gen1_n6_cnot0_n353 (1);
  n357_o <= gen1_n6_cnot0_n353 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n358_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n359_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n360_o <= n358_o & n359_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n361 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n360_o,
    o => gen1_n7_cnot0_o);
  n364_o <= gen1_n7_cnot0_n361 (1);
  n365_o <= gen1_n7_cnot0_n361 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n366_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n367_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n368_o <= n366_o & n367_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n369 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n368_o,
    o => gen1_n8_cnot0_o);
  n372_o <= gen1_n8_cnot0_n369 (1);
  n373_o <= gen1_n8_cnot0_n369 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n374_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n375_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n376_o <= n374_o & n375_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n377 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n376_o,
    o => gen1_n9_cnot0_o);
  n380_o <= gen1_n9_cnot0_n377 (1);
  n381_o <= gen1_n9_cnot0_n377 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n382_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n383_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n384_o <= n382_o & n383_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n385 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n384_o,
    o => gen1_n10_cnot0_o);
  n388_o <= gen1_n10_cnot0_n385 (1);
  n389_o <= gen1_n10_cnot0_n385 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n390_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n391_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n392_o <= n390_o & n391_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n393 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n392_o,
    o => gen1_n11_cnot0_o);
  n396_o <= gen1_n11_cnot0_n393 (1);
  n397_o <= gen1_n11_cnot0_n393 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n398_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n399_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n400_o <= n398_o & n399_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n401 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n400_o,
    o => gen1_n12_cnot0_o);
  n404_o <= gen1_n12_cnot0_n401 (1);
  n405_o <= gen1_n12_cnot0_n401 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n406_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n407_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n408_o <= n406_o & n407_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n409 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n408_o,
    o => gen1_n13_cnot0_o);
  n412_o <= gen1_n13_cnot0_n409 (1);
  n413_o <= gen1_n13_cnot0_n409 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n414_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n415_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n416_o <= n414_o & n415_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n417 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n416_o,
    o => gen1_n14_cnot0_o);
  n420_o <= gen1_n14_cnot0_n417 (1);
  n421_o <= gen1_n14_cnot0_n417 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n422_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n423_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n424_o <= n422_o & n423_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n425 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n424_o,
    o => gen1_n15_cnot0_o);
  n428_o <= gen1_n15_cnot0_n425 (1);
  n429_o <= gen1_n15_cnot0_n425 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n430_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n431_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n432_o <= n430_o & n431_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n433 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n432_o,
    o => gen1_n16_cnot0_o);
  n436_o <= gen1_n16_cnot0_n433 (1);
  n437_o <= gen1_n16_cnot0_n433 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n438_o <= ctrl_prop (17);
  n439_o <= n437_o & n429_o & n421_o & n413_o & n405_o & n397_o & n389_o & n381_o & n373_o & n365_o & n357_o & n349_o & n341_o & n333_o & n325_o & n317_o & n309_o;
  n440_o <= n436_o & n428_o & n420_o & n412_o & n404_o & n396_o & n388_o & n380_o & n372_o & n364_o & n356_o & n348_o & n340_o & n332_o & n324_o & n316_o & n308_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n188 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n196 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n204 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n212 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n220 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n228 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n236 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n244 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n252 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n260 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n268 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n276 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n284 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n292 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic_vector (13 downto 0);
  signal n299_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n297_o;
  o <= n298_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n299_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n185_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n186_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n187_o <= n185_o & n186_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n188 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n187_o,
    o => gen1_n0_cnot0_o);
  n191_o <= gen1_n0_cnot0_n188 (1);
  n192_o <= gen1_n0_cnot0_n188 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n193_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n194_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n195_o <= n193_o & n194_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n196 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n195_o,
    o => gen1_n1_cnot0_o);
  n199_o <= gen1_n1_cnot0_n196 (1);
  n200_o <= gen1_n1_cnot0_n196 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n201_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n202_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n203_o <= n201_o & n202_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n204 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n203_o,
    o => gen1_n2_cnot0_o);
  n207_o <= gen1_n2_cnot0_n204 (1);
  n208_o <= gen1_n2_cnot0_n204 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n209_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n210_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n211_o <= n209_o & n210_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n212 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n211_o,
    o => gen1_n3_cnot0_o);
  -- vhdl_source/cordic.vhdl:23:16
  n215_o <= gen1_n3_cnot0_n212 (1);
  -- vhdl_source/cordic.vhdl:22:16
  n216_o <= gen1_n3_cnot0_n212 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n217_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n218_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n219_o <= n217_o & n218_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n220 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n219_o,
    o => gen1_n4_cnot0_o);
  n223_o <= gen1_n4_cnot0_n220 (1);
  n224_o <= gen1_n4_cnot0_n220 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n225_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n226_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n227_o <= n225_o & n226_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n228 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n227_o,
    o => gen1_n5_cnot0_o);
  n231_o <= gen1_n5_cnot0_n228 (1);
  n232_o <= gen1_n5_cnot0_n228 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n233_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n234_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n235_o <= n233_o & n234_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n236 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n235_o,
    o => gen1_n6_cnot0_o);
  n239_o <= gen1_n6_cnot0_n236 (1);
  n240_o <= gen1_n6_cnot0_n236 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n241_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n242_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n243_o <= n241_o & n242_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n244 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n243_o,
    o => gen1_n7_cnot0_o);
  n247_o <= gen1_n7_cnot0_n244 (1);
  n248_o <= gen1_n7_cnot0_n244 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n249_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n250_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n251_o <= n249_o & n250_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n252 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n251_o,
    o => gen1_n8_cnot0_o);
  n255_o <= gen1_n8_cnot0_n252 (1);
  n256_o <= gen1_n8_cnot0_n252 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n257_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n258_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n259_o <= n257_o & n258_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n260 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n259_o,
    o => gen1_n9_cnot0_o);
  n263_o <= gen1_n9_cnot0_n260 (1);
  n264_o <= gen1_n9_cnot0_n260 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n265_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n266_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n267_o <= n265_o & n266_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n268 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n267_o,
    o => gen1_n10_cnot0_o);
  n271_o <= gen1_n10_cnot0_n268 (1);
  n272_o <= gen1_n10_cnot0_n268 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n273_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n274_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n275_o <= n273_o & n274_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n276 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n275_o,
    o => gen1_n11_cnot0_o);
  n279_o <= gen1_n11_cnot0_n276 (1);
  n280_o <= gen1_n11_cnot0_n276 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n281_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n282_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n283_o <= n281_o & n282_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n284 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n283_o,
    o => gen1_n12_cnot0_o);
  n287_o <= gen1_n12_cnot0_n284 (1);
  n288_o <= gen1_n12_cnot0_n284 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n289_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n290_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n291_o <= n289_o & n290_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n292 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n291_o,
    o => gen1_n13_cnot0_o);
  n295_o <= gen1_n13_cnot0_n292 (1);
  n296_o <= gen1_n13_cnot0_n292 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n297_o <= ctrl_prop (14);
  n298_o <= n296_o & n288_o & n280_o & n272_o & n264_o & n256_o & n248_o & n240_o & n232_o & n224_o & n216_o & n208_o & n200_o & n192_o;
  n299_o <= n295_o & n287_o & n279_o & n271_o & n263_o & n255_o & n247_o & n239_o & n231_o & n223_o & n215_o & n207_o & n199_o & n191_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_5 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_5;

architecture rtl of init_lookup_16_5 is
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic_vector (15 downto 0);
begin
  o <= n182_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n155_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n156_o <= not n155_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n157_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n158_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n159_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n160_o <= not n159_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n161_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n162_o <= not n161_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n163_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n164_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n165_o <= not n164_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n166_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n167_o <= not n166_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n168_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:49
  n169_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n170_o <= not n169_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n171_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n172_o <= not n171_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n173_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n174_o <= not n173_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n175_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n176_o <= not n175_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n177_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n178_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n179_o <= not n178_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n180_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n181_o <= not n180_o;
  n182_o <= n156_o & n157_o & n158_o & n160_o & n162_o & n163_o & n165_o & n167_o & n168_o & n170_o & n172_o & n174_o & n176_o & n177_o & n179_o & n181_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (100 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (100 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (89 downto 0);
  signal as : std_logic_vector (89 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (101 downto 0);
  signal ys : std_logic_vector (101 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n143_o : std_logic_vector (100 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  constant n146_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n148_o : std_logic_vector (3 downto 0);
  signal n149_o : std_logic_vector (89 downto 0);
  signal n150_o : std_logic_vector (89 downto 0);
  signal n151_o : std_logic_vector (14 downto 0);
  signal n152_o : std_logic_vector (101 downto 0);
  signal n153_o : std_logic_vector (101 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n143_o;
  wrap_A_OUT <= n145_o;
  wrap_C_OUT <= n146_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n148_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n149_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n150_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n151_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n152_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n153_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_5 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  n143_o <= gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n145_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n148_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n149_o <= gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n150_o <= gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n151_o <= n18_o & cnotr1_n13;
  n152_o <= gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n153_o <= gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
