#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 18 23:40:30 2021
# Process ID: 9588
# Current directory: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1
# Command line: vivado -log kv260_phigent_heimdallr_vcu_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kv260_phigent_heimdallr_vcu_0_0.tcl
# Log file: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/kv260_phigent_heimdallr_vcu_0_0.vds
# Journal file: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source kv260_phigent_heimdallr_vcu_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/ipcache'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vcu:1.2'. The one found in IP location '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo/ip/vcu_v1_2' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top kv260_phigent_heimdallr_vcu_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9669
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_rdata_axi_lite_apb is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:216]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_rresp_axi_lite_apb is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:217]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_rvalid_axi_lite_apb is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:218]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_vcu_rready_axi_lite_apb is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:219]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_vcu_arvalid_axi_lite_apb is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:220]
WARNING: [Synth 8-2611] redeclaration of ansi port lc_pl_arready_axi_lite_apb is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:221]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_gasket_enable is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:273]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_sel is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:301]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_ck_sel is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:302]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_fract_en is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:303]
WARNING: [Synth 8-2611] redeclaration of ansi port vcu_pll_test_fract_clk_sel is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:304]
WARNING: [Synth 8-2611] redeclaration of ansi port clock_high_enable is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:306]
WARNING: [Synth 8-2611] redeclaration of ansi port clock_low_enable is not allowed [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ipshared/fbf1/hdl/vcu_v1_2_syn_rfs.v:307]
WARNING: [Synth 8-2507] parameter declaration becomes local in vcu_v1_2_2_vcu with formal parameter declaration list [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:608]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2745.938 ; gain = 45.746 ; free physical = 1659 ; free virtual = 4274
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_vcu_0_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'vcu_v1_2_2_vcu' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:68]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8603]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (2#1) [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8603]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in1' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:742]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in2' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:743]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in3' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:744]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in4' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:745]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in5' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:746]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in6' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:747]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in7' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:748]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in8' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:749]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in9' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:750]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in10' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:751]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in11' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:752]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in12' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:753]
WARNING: [Synth 8-6104] Input port 'pl_vcu_spare_port_in13' has an internal driver [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:754]
INFO: [Synth 8-6157] synthesizing module 'VCU' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:104660]
INFO: [Synth 8-6155] done synthesizing module 'VCU' (3#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:104660]
WARNING: [Synth 8-689] width (13) of port connection 'VCUPLENCALL2CADDR' does not match port width (17) of module 'VCU' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:1508]
INFO: [Synth 8-6155] done synthesizing module 'vcu_v1_2_2_vcu' (5#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/vcu_v1_2_2_vcu.v:68]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in1' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in2' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in3' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in4' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in5' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in6' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in7' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in8' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in9' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in10' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in11' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in12' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'pl_vcu_spare_port_in13' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out1' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out2' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out3' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out4' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out5' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out6' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out7' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out8' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out9' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out10' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out11' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out12' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pl_spare_port_out13' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7071] port 'vcu_pwr_stable' of module 'vcu_v1_2_2_vcu' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
WARNING: [Synth 8-7023] instance 'inst' of module 'vcu_v1_2_2_vcu' has 312 connections declared, but only 285 given [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:812]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_vcu_0_0' (6#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/synth/kv260_phigent_heimdallr_vcu_0_0.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.539 ; gain = 133.348 ; free physical = 2185 ; free virtual = 4814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.539 ; gain = 133.348 ; free physical = 2172 ; free virtual = 4805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.539 ; gain = 133.348 ; free physical = 2172 ; free virtual = 4805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2841.539 ; gain = 0.000 ; free physical = 2151 ; free virtual = 4795
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/kv260_phigent_heimdallr_vcu_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2993.383 ; gain = 0.000 ; free physical = 3521 ; free virtual = 6153
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/kv260_phigent_heimdallr_vcu_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/constraints/vcu.xdc] for cell 'inst'
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/constraints/vcu.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.383 ; gain = 0.000 ; free physical = 3501 ; free virtual = 6132
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2993.383 ; gain = 0.000 ; free physical = 3509 ; free virtual = 6140
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.383 ; gain = 293.191 ; free physical = 3298 ; free virtual = 5971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.383 ; gain = 293.191 ; free physical = 3297 ; free virtual = 5970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.383 ; gain = 293.191 ; free physical = 3294 ; free virtual = 5967
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'vcu_v1_2_2_registers'
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE5 |                          0000001 |                             0000
                 iSTATE5 |                          0000001 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'vcu_v1_2_2_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2993.383 ; gain = 293.191 ; free physical = 3203 ; free virtual = 5877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              320 Bit    Registers := 4     
	              256 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---RAMs : 
	            2024K Bit	(8096 X 256 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  320 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	  14 Input   32 Bit        Muxes := 1     
	  17 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/\mem_uram_8bps/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"inst/\mem_uram_8bps/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6776] UltraRAM "inst/\mem_uram_8bps/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 4; Recommended pipeline stages =1, Maximum pipeline stages = 3
INFO: [Synth 8-5814] Pipeline result for URAM ("inst/\mem_uram_8bps/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 2 rows) | Pipeline stages => ( available = 4, absorbed = 3 )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2993.383 ; gain = 293.191 ; free physical = 2597 ; free virtual = 5276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping Report (see note below)
+------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|inst/\mem_uram_8bps/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 7 K x 256              | W |   | 7 K x 256              |   | R | Port A and B     | 8       | 2x1          | 4                        | 3           | 
+------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3538.836 ; gain = 838.645 ; free physical = 841 ; free virtual = 3626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3557.844 ; gain = 857.652 ; free physical = 785 ; free virtual = 3570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|inst/\mem_uram_8bps/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 7 K x 256              | W |   | 7 K x 256              |   | R | Port A and B     | 8       | 2x1          | 4                        | 3           | 
+------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3574.867 ; gain = 874.676 ; free physical = 994 ; free virtual = 3799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 764 ; free virtual = 3579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 764 ; free virtual = 3579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 1018 ; free virtual = 3833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 1018 ; free virtual = 3833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 1015 ; free virtual = 3831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 1014 ; free virtual = 3830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xpm_memory_base | gen_rd_a.gen_douta_pipe.ena_pipe_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     3|
|2     |LUT2    |    23|
|3     |LUT3    |    92|
|4     |LUT4    |    13|
|5     |LUT5    |    11|
|6     |LUT6    |    17|
|7     |SRL16E  |     1|
|8     |URAM288 |     8|
|10    |VCU     |     1|
|11    |FDRE    |  1599|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.805 ; gain = 880.613 ; free physical = 1014 ; free virtual = 3829
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3580.805 ; gain = 720.770 ; free physical = 1045 ; free virtual = 3861
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3580.812 ; gain = 880.613 ; free physical = 1045 ; free virtual = 3861
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3580.812 ; gain = 0.000 ; free physical = 1104 ; free virtual = 3919
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3646.508 ; gain = 0.000 ; free physical = 896 ; free virtual = 3706
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c54a8a01
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 3646.508 ; gain = 1048.320 ; free physical = 1184 ; free virtual = 3995
INFO: [Common 17-1381] The checkpoint '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/kv260_phigent_heimdallr_vcu_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kv260_phigent_heimdallr_vcu_0_0, cache-ID = 89df7f08837f2313
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_vcu_0_0_synth_1/kv260_phigent_heimdallr_vcu_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kv260_phigent_heimdallr_vcu_0_0_utilization_synth.rpt -pb kv260_phigent_heimdallr_vcu_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:41:39 2021...
