Timing Analyzer report for ex5
Tue Mar 14 15:52:25 2006
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.251 ns    ; SWITCH3 ; inst6~8 ; --         ; SWITCH4  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.269 ns   ; inst4   ; LED3    ; SWITCH4    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.843 ns    ; SWITCH3 ; inst14  ; --         ; SWITCH4  ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F256C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SWITCH4         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+---------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To      ; To Clock ;
+-------+--------------+------------+---------+---------+----------+
; N/A   ; None         ; 0.251 ns   ; SWITCH3 ; inst6~8 ; SWITCH4  ;
; N/A   ; None         ; 0.128 ns   ; SWITCH1 ; inst14  ; SWITCH4  ;
; N/A   ; None         ; -0.796 ns  ; SWITCH3 ; inst4   ; SWITCH4  ;
; N/A   ; None         ; -0.797 ns  ; SWITCH3 ; inst14  ; SWITCH4  ;
+-------+--------------+------------+---------+---------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+---------+------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To   ; From Clock ;
+-------+--------------+------------+---------+------+------------+
; N/A   ; None         ; 10.269 ns  ; inst4   ; LED3 ; SWITCH4    ;
; N/A   ; None         ; 9.985 ns   ; inst14  ; LED4 ; SWITCH4    ;
; N/A   ; None         ; 9.742 ns   ; inst6~8 ; LED2 ; SWITCH4    ;
+-------+--------------+------------+---------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+---------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To      ; To Clock ;
+---------------+-------------+-----------+---------+---------+----------+
; N/A           ; None        ; 0.843 ns  ; SWITCH3 ; inst14  ; SWITCH4  ;
; N/A           ; None        ; 0.842 ns  ; SWITCH3 ; inst4   ; SWITCH4  ;
; N/A           ; None        ; 0.590 ns  ; SWITCH3 ; inst6~8 ; SWITCH4  ;
; N/A           ; None        ; -0.082 ns ; SWITCH1 ; inst14  ; SWITCH4  ;
+---------------+-------------+-----------+---------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Tue Mar 14 15:52:24 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex5 -c ex5 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst2" is a latch
    Warning: Node "inst6~8" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SWITCH4" is an undefined clock
Info: tsu for register "inst6~8" (data pin = "SWITCH3", clock pin = "SWITCH4") is 0.251 ns
    Info: + Longest pin to register delay is 5.913 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_P14; Fanout = 3; PIN Node = 'SWITCH3'
        Info: 2: + IC(4.092 ns) + CELL(0.522 ns) = 5.913 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; REG Node = 'inst6~8'
        Info: Total cell delay = 1.821 ns ( 30.80 % )
        Info: Total interconnect delay = 4.092 ns ( 69.20 % )
    Info: + Micro setup delay of destination is 0.841 ns
    Info: - Shortest clock path from clock "SWITCH4" to destination register is 6.503 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 3; CLK Node = 'SWITCH4'
        Info: 2: + IC(5.103 ns) + CELL(0.101 ns) = 6.503 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; REG Node = 'inst6~8'
        Info: Total cell delay = 1.400 ns ( 21.53 % )
        Info: Total interconnect delay = 5.103 ns ( 78.47 % )
Info: tco from clock "SWITCH4" to destination pin "LED3" through register "inst4" is 10.269 ns
    Info: + Longest clock path from clock "SWITCH4" to source register is 6.492 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 3; CLK Node = 'SWITCH4'
        Info: 2: + IC(4.564 ns) + CELL(0.629 ns) = 6.492 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'inst4'
        Info: Total cell delay = 1.928 ns ( 29.70 % )
        Info: Total interconnect delay = 4.564 ns ( 70.30 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 3.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'inst4'
        Info: 2: + IC(1.714 ns) + CELL(1.865 ns) = 3.579 ns; Loc. = PIN_N12; Fanout = 0; PIN Node = 'LED3'
        Info: Total cell delay = 1.865 ns ( 52.11 % )
        Info: Total interconnect delay = 1.714 ns ( 47.89 % )
Info: th for register "inst14" (data pin = "SWITCH3", clock pin = "SWITCH4") is 0.843 ns
    Info: + Longest clock path from clock "SWITCH4" to destination register is 6.492 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 3; CLK Node = 'SWITCH4'
        Info: 2: + IC(4.564 ns) + CELL(0.629 ns) = 6.492 ns; Loc. = LC_X52_Y1_N4; Fanout = 1; REG Node = 'inst14'
        Info: Total cell delay = 1.928 ns ( 29.70 % )
        Info: Total interconnect delay = 4.564 ns ( 70.30 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 5.662 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_P14; Fanout = 3; PIN Node = 'SWITCH3'
        Info: 2: + IC(4.090 ns) + CELL(0.273 ns) = 5.662 ns; Loc. = LC_X52_Y1_N4; Fanout = 1; REG Node = 'inst14'
        Info: Total cell delay = 1.572 ns ( 27.76 % )
        Info: Total interconnect delay = 4.090 ns ( 72.24 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Tue Mar 14 15:52:25 2006
    Info: Elapsed time: 00:00:01


