
---------- Begin Simulation Statistics ----------
final_tick                                83664682500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665568                       # Number of bytes of host memory used
host_op_rate                                   145705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   687.67                       # Real time elapsed on the host
host_tick_rate                              121664880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083665                       # Number of seconds simulated
sim_ticks                                 83664682500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673294                       # CPI: cycles per instruction
system.cpu.discardedOps                        189415                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34613373                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597624                       # IPC: instructions per cycle
system.cpu.numCycles                        167329365                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132715992                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365380                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            527                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485821                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735513                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103824                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101814                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904460                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51326581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51326581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51327091                       # number of overall hits
system.cpu.dcache.overall_hits::total        51327091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745251                       # number of overall misses
system.cpu.dcache.overall_misses::total        745251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24681289500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24681289500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24681289500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24681289500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072342                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072342                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33473.326489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33473.326489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33118.089744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33118.089744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       217261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.097282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606119                       # number of writebacks
system.cpu.dcache.writebacks::total            606119                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62459                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62459                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682788                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22393633000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22393633000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23092854999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23092854999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33181.504053                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33181.504053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33821.413087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33821.413087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40726169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40726169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8999439500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8999439500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23154.329357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23154.329357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8587388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8587388500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22126.057684                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22126.057684                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15681850000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15681850000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44976.195256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44976.195256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61899                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61899                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13806244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13806244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48143.795921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48143.795921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    699221999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    699221999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88453.130803                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88453.130803                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.908773                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.172919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.908773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827624                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827624                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685858                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474986                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024885                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277997                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277997                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277997                       # number of overall hits
system.cpu.icache.overall_hits::total        10277997                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53754500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53754500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53754500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53754500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278697                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76792.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76792.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76792.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76792.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53054500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53054500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75792.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75792.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75792.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75792.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277997                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277997                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53754500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53754500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76792.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76792.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53054500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53054500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75792.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75792.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.010587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.852857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.010587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.449229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.449229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558094                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83664682500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481655                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481698                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              481655                       # number of overall hits
system.l2.overall_hits::total                  481698                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201133                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201790                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            201133                       # number of overall misses
system.l2.overall_misses::total                201790                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17006857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17058390500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51533500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17006857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17058390500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683488                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683488                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294576                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295236                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294576                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295236                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78437.595129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84555.279343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84535.361019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78437.595129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84555.279343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84535.361019                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111017                       # number of writebacks
system.l2.writebacks::total                    111017                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201784                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14995059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15040023000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44963500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14995059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15040023000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295227                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295227                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68437.595129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74555.179066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74535.260477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68437.595129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74555.179066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74535.260477                       # average overall mshr miss latency
system.l2.replacements                         169072                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606119                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606119                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150688                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11792185500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11792185500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86654.361676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86654.361676                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10431355500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10431355500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76654.361676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76654.361676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78437.595129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78437.595129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68437.595129                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68437.595129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5214671500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5214671500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80164.050730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80164.050730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4563704000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4563704000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70163.335588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70163.335588                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31895.953221                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.764264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.250331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.885022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31795.817869                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15696                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11124280                       # Number of tag accesses
system.l2.tags.data_accesses                 11124280                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006398884500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201784                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111017                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201784                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111017                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201784                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111017                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.347172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.835919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.380411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6479     97.46%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           40      0.60%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.696901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4408     66.31%     66.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.44%     66.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2040     30.69%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.44%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12914176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7105088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83654211000                       # Total gap between requests
system.mem_ctrls.avgGap                     267435.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12869888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 502577.655750979495                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153827010.578806638718                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84911145.153751105070                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201127                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111017                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18046750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6704674250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1983163066500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27468.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33335.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17863598.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12872128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12914176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7105088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7105088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201127                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201784                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111017                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111017                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       502578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153853784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154356362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       502578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       502578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84923384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84923384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84923384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       502578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153853784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239279746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201749                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111001                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2939927250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008745000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6722721000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14572.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33322.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138834                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70064                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.735816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.410201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.477645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68127     65.60%     65.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14358     13.83%     79.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2368      2.28%     81.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1635      1.57%     83.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9899      9.53%     92.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          981      0.94%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          474      0.46%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          351      0.34%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5659      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12911936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.329588                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.911145                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373850400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198706200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720932940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292810680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6604306800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21732386010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13826281440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43749274470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.912096                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35723884750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2793700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45147097750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367652880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195412140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719554920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286614540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6604306800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21426970890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14083473120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43683985290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.131729                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36394328250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2793700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44476654250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111017                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57528                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20019264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20019264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201784                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201784                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           851999500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086551500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286771                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396017                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047340                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048868                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82490048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82543040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169072                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7105088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000708                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 851956     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    604      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852560                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83664682500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1288937000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024184994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
