
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_3/design_1_rst_ps7_0_100M_3.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1749.266 ; gain = 482.277 ; free physical = 5252 ; free virtual = 11032
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1749.266 ; gain = 0.000 ; free physical = 5242 ; free virtual = 11023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a2b6939

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2161.805 ; gain = 412.539 ; free physical = 4832 ; free virtual = 10624

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fdc0ed68

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fdc0ed68

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 269f645e2

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 210 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 269f645e2

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17e4ee6de

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b1ff2ab1

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
Ending Logic Optimization Task | Checksum: 1b1ff2ab1

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b1ff2ab1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b1ff2ab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.805 ; gain = 0.000 ; free physical = 4830 ; free virtual = 10622
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2161.805 ; gain = 412.539 ; free physical = 4830 ; free virtual = 10622
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2193.820 ; gain = 0.000 ; free physical = 4821 ; free virtual = 10614
INFO: [Common 17-1381] The checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4698 ; free virtual = 10497
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1743bafa2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4698 ; free virtual = 10498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4698 ; free virtual = 10498

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10213abcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4624 ; free virtual = 10427

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28b2ee243

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10412

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28b2ee243

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10412
Phase 1 Placer Initialization | Checksum: 28b2ee243

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.863 ; gain = 0.000 ; free physical = 4609 ; free virtual = 10412

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26530a0d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2320.906 ; gain = 39.043 ; free physical = 4584 ; free virtual = 10387

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2336.914 ; gain = 0.000 ; free physical = 4472 ; free virtual = 10290

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26f528216

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4473 ; free virtual = 10290
Phase 2 Global Placement | Checksum: 22ba31f51

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4472 ; free virtual = 10290

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ba31f51

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4472 ; free virtual = 10289

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 144c0836a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4472 ; free virtual = 10289

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15e4ed71f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4472 ; free virtual = 10289

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e4ed71f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4472 ; free virtual = 10289

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25d0afcc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4470 ; free virtual = 10287

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2456c8ea6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4470 ; free virtual = 10287

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2456c8ea6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4470 ; free virtual = 10287
Phase 3 Detail Placement | Checksum: 2456c8ea6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4470 ; free virtual = 10287

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1830ce4a6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1830ce4a6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4470 ; free virtual = 10286
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.831. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 139efa70d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4466 ; free virtual = 10282
Phase 4.1 Post Commit Optimization | Checksum: 139efa70d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4459 ; free virtual = 10275

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 139efa70d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4464 ; free virtual = 10280

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 139efa70d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4467 ; free virtual = 10284

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 133304522

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4467 ; free virtual = 10284
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 133304522

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4467 ; free virtual = 10284
Ending Placer Task | Checksum: 114d69f8d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4484 ; free virtual = 10301
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2336.914 ; gain = 55.051 ; free physical = 4484 ; free virtual = 10301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2336.914 ; gain = 0.000 ; free physical = 4473 ; free virtual = 10293
INFO: [Common 17-1381] The checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2336.914 ; gain = 0.000 ; free physical = 4468 ; free virtual = 10286
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2336.914 ; gain = 0.000 ; free physical = 4478 ; free virtual = 10296
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2336.914 ; gain = 0.000 ; free physical = 4480 ; free virtual = 10298
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 63e868cd ConstDB: 0 ShapeSum: b0ee36c0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1391bfcc2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.723 ; gain = 9.809 ; free physical = 4345 ; free virtual = 10162
Post Restoration Checksum: NetGraph: d4efd818 NumContArr: 642c24aa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1391bfcc2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.723 ; gain = 9.809 ; free physical = 4345 ; free virtual = 10162

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1391bfcc2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2351.711 ; gain = 14.797 ; free physical = 4313 ; free virtual = 10132

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1391bfcc2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2351.711 ; gain = 14.797 ; free physical = 4313 ; free virtual = 10132
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1711d4d9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4285 ; free virtual = 10120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.897  | TNS=0.000  | WHS=-0.199 | THS=-24.095|

Phase 2 Router Initialization | Checksum: 13d23964c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4284 ; free virtual = 10120

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 161f7299b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4316 ; free virtual = 10144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.994  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23f505a05

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4321 ; free virtual = 10151

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.994  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2176c3902

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4338 ; free virtual = 10169
Phase 4 Rip-up And Reroute | Checksum: 2176c3902

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4340 ; free virtual = 10170

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2176c3902

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4343 ; free virtual = 10174

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2176c3902

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4346 ; free virtual = 10177
Phase 5 Delay and Skew Optimization | Checksum: 2176c3902

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4349 ; free virtual = 10180

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c6ba069

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4349 ; free virtual = 10180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.008  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19cb944eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4349 ; free virtual = 10180
Phase 6 Post Hold Fix | Checksum: 19cb944eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4349 ; free virtual = 10180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.264627 %
  Global Horizontal Routing Utilization  = 0.303245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24a8fb2a3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4349 ; free virtual = 10180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24a8fb2a3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4348 ; free virtual = 10179

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2698c2af1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4352 ; free virtual = 10182

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.008  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2698c2af1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4352 ; free virtual = 10182
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4386 ; free virtual = 10217

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2379.766 ; gain = 42.852 ; free physical = 4386 ; free virtual = 10217
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2379.766 ; gain = 0.000 ; free physical = 4381 ; free virtual = 10216
INFO: [Common 17-1381] The checkpoint '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/adam/COMSE6424/helloworld_sanitycheck/helloworld_sanitycheck.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  5 12:18:42 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2718.121 ; gain = 226.270 ; free physical = 4418 ; free virtual = 10240
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 12:18:42 2018...
