// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "06/29/2018 11:16:16"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PraticaIV (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	LEDG);
input 	[17:0] SW;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
output 	[17:0] LEDR;
output 	[7:4] LEDG;

// Design Ports Information
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PraticaIV_v_fast.sdo");
// synopsys translate_on

wire \bus|cpu1|sm_cb1|writeMiss~regout ;
wire \bus|cpu2|state~13_combout ;
wire \bus|cpu2|Selector15~0_combout ;
wire \bus|cpu2|sm_cb2|invalidate~0_combout ;
wire \bus|cpu2|sm_cb1|Mux0~2_combout ;
wire \bus|cpu1|Equal0~0_combout ;
wire \bus|cpu1|sm_cb1|Mux0~2_combout ;
wire \bus|bus_in_cpu2~5_combout ;
wire \bus|cpu2|sm_bus1|currentState[0]~0_combout ;
wire \bus|cpu2|sm_bus1|currentState[0]~1_combout ;
wire \bus|cpu2|activate_sm_cb1~combout ;
wire \bus|cpu2|activate_sm_cb2~combout ;
wire \bus|cpu1|Selector15~0_combout ;
wire \bus|cpu1|sm_bus1|currentState[0]~0_combout ;
wire \bus|cpu1|sm_bus1|currentState[0]~1_combout ;
wire \bus|cpu1|activate_sm_cb1~combout ;
wire \bus|cpu1|activate_sm_cb2~combout ;
wire \bus|cpu1|Selector4~0_combout ;
wire \bus|cpu2|Selector19~0_combout ;
wire \bus|cpu2|Selector19~1_combout ;
wire \bus|cpu2|Selector19~2_combout ;
wire \bus|cpu2|activate_cb_2~combout ;
wire \bus|cpu2|Selector20~5_combout ;
wire \bus|cpu2|Selector20~7_combout ;
wire \bus|cpu1|Selector6~0_combout ;
wire \bus|cpu2|activate_cb_1~combout ;
wire \bus|cpu2|Selector18~1_combout ;
wire \bus|cpu1|Selector19~0_combout ;
wire \bus|cpu1|Selector19~3_combout ;
wire \bus|cpu1|activate_cb_2~combout ;
wire \bus|cpu1|Selector20~4_combout ;
wire \bus|cpu1|activate_cb_1~combout ;
wire \bus|cpu1|Selector18~0_combout ;
wire \bus|cpu2|Selector1~0_combout ;
wire \bus|cpu2|Selector1~1_combout ;
wire \bus|cpu2|Selector1~2_combout ;
wire \bus|cpu1|Selector0~1_combout ;
wire \bus|cpu2|sm_cb2|newState[1]~0_combout ;
wire \bus|cpu2|sm_cb2|newState[1]~1_combout ;
wire \bus|cpu2|sm_cb1|newState[1]~0_combout ;
wire \bus|cpu2|sm_cb1|newState[1]~1_combout ;
wire \bus|cpu1|sm_cb1|Mux2~0_combout ;
wire \bus|cpu1|sm_cb1|Mux2~1_combout ;
wire \bus|cpu1|sm_cb1|Mux2~2_combout ;
wire \bus|cpu1|sm_cb2|Mux2~0_combout ;
wire \bus|cpu1|sm_cb2|Mux2~1_combout ;
wire \bus|cpu1|sm_cb2|Mux2~2_combout ;
wire \bus|cpu1|sm_cb1|Mux0~3_combout ;
wire \bus|cpu2|Selector20~10_combout ;
wire \bus|cpu1|Selector20~9_combout ;
wire \bus|cpu1|activate_sm_cb2~clkctrl_outclk ;
wire \bus|cpu1|activate_cb_2~clkctrl_outclk ;
wire \bus|cpu1|activate_cb_1~clkctrl_outclk ;
wire \bus|cpu1|activate_sm_cb1~clkctrl_outclk ;
wire \bus|cpu2|activate_cb_1~clkctrl_outclk ;
wire \bus|cpu2|activate_sm_cb1~clkctrl_outclk ;
wire \bus|cpu2|activate_sm_cb2~clkctrl_outclk ;
wire \bus|cpu2|activate_cb_2~clkctrl_outclk ;
wire \bus|bus_in_cpu2[5]~feeder_combout ;
wire \bus|bus_in_cpu2[10]~feeder_combout ;
wire \bus|cpu1|cb1|current_address[2]~feeder_combout ;
wire \bus|bus_in_cpu1[10]~feeder_combout ;
wire \bus|cpu2|Selector22~0_combout ;
wire \bus|cpu2|instruction_reg~0_combout ;
wire \bus|cpu2|Selector16~0_combout ;
wire \bus|cpu2|Equal2~1_combout ;
wire \bus|cpu2|Selector18~0_combout ;
wire \bus|cpu2|activate_sm_cb1~1_combout ;
wire \bus|cpu2|instruction_reg~regout ;
wire \bus|cpu2|Selector23~0_combout ;
wire \bus|cpu2|Equal0~0_combout ;
wire \bus|cpu2|Equal0~1_combout ;
wire \bus|cpu2|sm_cb1|Mux3~0_combout ;
wire \bus|cpu2|sm_cb1|readMiss~regout ;
wire \bus|cpu2|Selector5~0_combout ;
wire \bus|cpu2|state_cb~2_combout ;
wire \bus|cpu2|Selector18~2_combout ;
wire \bus|cpu2|write_cb1~regout ;
wire \bus|bus_in_cpu2~3_combout ;
wire \bus|cpu2|Selector19~3_combout ;
wire \bus|cpu2|Selector19~4_combout ;
wire \bus|cpu2|Selector19~5_combout ;
wire \bus|cpu2|sm_bus1|writeBack~0_combout ;
wire \bus|cpu2|sm_bus1|abortMemoryAccess~regout ;
wire \bus|bus_in_cpu2~2_combout ;
wire \bus|cpu2|sm_bus2|writeBack~0_combout ;
wire \bus|cpu2|sm_bus2|abortMemoryAccess~regout ;
wire \bus|cpu2|Equal4~0_combout ;
wire \bus|cpu2|bus_out[5]~5_combout ;
wire \bus|cpu2|bus_out[5]~6_combout ;
wire \bus|cpu2|sm_cb2|invalidate~1_combout ;
wire \bus|cpu2|sm_cb2|invalidate~regout ;
wire \bus|cpu2|bus_out[5]~4_combout ;
wire \bus|cpu2|Selector8~0_combout ;
wire \bus|cpu2|Selector8~1_combout ;
wire \bus|cpu2|bus_out[5]~1_combout ;
wire \bus|cpu2|bus_out[5]~7_combout ;
wire \bus|cpu2|Selector8~2_combout ;
wire \bus|cpu2|Selector8~3_combout ;
wire \bus|cpu2|always0~4_combout ;
wire \bus|cpu2|bus_out[5]~3_combout ;
wire \bus|cpu1|instruction_reg~regout ;
wire \bus|cpu1|address_reg[2]~feeder_combout ;
wire \bus|cpu1|Equal0~1_combout ;
wire \bus|cpu1|sm_cb1|Mux3~0_combout ;
wire \bus|cpu1|sm_cb1|readMiss~regout ;
wire \bus|cpu1|sm_cb2|Mux0~2_combout ;
wire \bus|cpu1|sm_bus2|currentState[0]~0_combout ;
wire \bus|cpu1|sm_bus2|currentState[0]~1_combout ;
wire \bus|cpu2|Selector5~1_combout ;
wire \bus|cpu2|Selector5~2_combout ;
wire \bus|bus_in_cpu1~0_combout ;
wire \bus|bus_in_cpu1[7]~feeder_combout ;
wire \bus|cpu1|Selector28~1_combout ;
wire \bus|cpu1|Selector20~10_combout ;
wire \bus|cpu1|state~13_combout ;
wire \bus|cpu1|state~14_combout ;
wire \bus|cpu1|Selector20~5_combout ;
wire \bus|cpu1|Selector20~6_combout ;
wire \bus|cpu1|Selector16~0_combout ;
wire \bus|cpu1|Selector16~1_combout ;
wire \bus|cpu1|state.11~regout ;
wire \bus|cpu1|Selector13~3_combout ;
wire \bus|cpu1|Selector15~2_combout ;
wire \bus|cpu1|always0~4_combout ;
wire \bus|cpu1|Selector15~1_combout ;
wire \bus|cpu1|Selector13~1_combout ;
wire \bus|cpu1|Selector15~3_combout ;
wire \bus|cpu1|state.10~regout ;
wire \bus|cpu1|Selector20~7_combout ;
wire \bus|cpu1|Selector20~8_combout ;
wire \bus|cpu1|sm_cb1|invalidate~0_combout ;
wire \bus|cpu1|sm_cb1|invalidate~1_combout ;
wire \bus|cpu1|sm_cb1|invalidate~regout ;
wire \bus|cpu1|always0~2_combout ;
wire \bus|cpu1|Selector28~2_combout ;
wire \bus|cpu1|Selector28~0_combout ;
wire \bus|cpu1|Selector28~3_combout ;
wire \bus|cpu1|Selector28~4_combout ;
wire \bus|cpu1|write_cb2~regout ;
wire \bus|cpu1|Equal1~1_combout ;
wire \bus|cpu1|sm_cb2|Mux3~0_combout ;
wire \bus|cpu1|sm_cb2|readMiss~regout ;
wire \bus|cpu1|sm_cb2|Mux0~3_combout ;
wire \bus|cpu1|sm_cb2|writeMiss~regout ;
wire \bus|cpu1|Selector5~0_combout ;
wire \bus|cpu1|Selector19~4_combout ;
wire \bus|cpu1|sm_cb1|newState[1]~0_combout ;
wire \bus|cpu1|sm_cb1|newState[1]~1_combout ;
wire \bus|cpu1|sm_cb2|newState[1]~0_combout ;
wire \bus|cpu1|sm_cb2|newState[1]~1_combout ;
wire \bus|cpu1|Selector19~1_combout ;
wire \bus|cpu1|Selector19~2_combout ;
wire \bus|cpu1|Selector19~5_combout ;
wire \bus|cpu1|cb1|current_state[1]~feeder_combout ;
wire \bus|cpu1|sm_bus1|writeBack~0_combout ;
wire \bus|cpu1|sm_bus1|abortMemoryAccess~regout ;
wire \bus|cpu1|bus_out[5]~5_combout ;
wire \bus|cpu1|Selector8~0_combout ;
wire \bus|cpu2|Selector6~0_combout ;
wire \bus|cpu2|Selector6~1_combout ;
wire \bus|cpu2|Selector6~2_combout ;
wire \bus|bus_in_cpu1~6_combout ;
wire \bus|cpu1|Equal2~1_combout ;
wire \bus|cpu1|bus_out[5]~6_combout ;
wire \bus|cpu1|Selector23~0_combout ;
wire \bus|cpu1|address_cb[0]~3_combout ;
wire \bus|cpu1|address_cb[0]~2_combout ;
wire \bus|cpu1|address_cb[0]~4_combout ;
wire \bus|cpu1|cb1|current_address[0]~feeder_combout ;
wire \bus|cpu1|Selector8~1_combout ;
wire \bus|cpu1|Selector8~2_combout ;
wire \bus|cpu1|Selector8~3_combout ;
wire \bus|cpu1|bus_out[8]~2_combout ;
wire \bus|memory_address~0_combout ;
wire \bus|state~13_combout ;
wire \bus|bus_in_cpu2~4_combout ;
wire \bus|bus_in_cpu2[4]~feeder_combout ;
wire \bus|cpu2|Equal2~0_combout ;
wire \bus|cpu2|state~14_combout ;
wire \bus|cpu2|Selector14~0_combout ;
wire \bus|cpu2|state.01~regout ;
wire \bus|cpu2|Selector16~1_combout ;
wire \bus|cpu2|state.11~regout ;
wire \bus|cpu2|Selector28~0_combout ;
wire \bus|cpu2|Selector28~2_combout ;
wire \bus|cpu2|Selector28~1_combout ;
wire \bus|cpu2|Selector28~3_combout ;
wire \bus|cpu2|write_cb2~regout ;
wire \bus|cpu2|Selector21~0_combout ;
wire \bus|cpu2|sm_cb1|invalidate~0_combout ;
wire \bus|cpu2|sm_cb1|invalidate~1_combout ;
wire \bus|cpu2|sm_cb1|invalidate~regout ;
wire \bus|cpu2|always0~2_combout ;
wire \bus|cpu2|address_cb[0]~3_combout ;
wire \bus|cpu2|always0~3_combout ;
wire \bus|cpu2|address_cb[0]~2_combout ;
wire \bus|cpu2|address_cb[0]~4_combout ;
wire \bus|cpu2|Equal1~0_combout ;
wire \bus|cpu2|Equal1~1_combout ;
wire \bus|cpu2|sm_cb2|Mux0~3_combout ;
wire \bus|cpu2|sm_cb2|writeMiss~regout ;
wire \bus|cpu2|sm_cb1|Mux0~3_combout ;
wire \bus|cpu2|sm_cb1|writeMiss~regout ;
wire \bus|cpu2|Selector4~0_combout ;
wire \bus|bus_in_cpu1~2_combout ;
wire \bus|cpu1|sm_bus2|writeBack~0_combout ;
wire \bus|cpu1|sm_bus2|abortMemoryAccess~regout ;
wire \bus|bus_in_cpu1~4_combout ;
wire \bus|cpu1|Selector22~0_combout ;
wire \bus|cpu1|address_reg[1]~feeder_combout ;
wire \bus|cpu1|Equal4~0_combout ;
wire \bus|cpu1|bus_out[5]~4_combout ;
wire \bus|cpu1|Selector0~0_combout ;
wire \bus|cpu1|Selector0~2_combout ;
wire \bus|cpu1|Selector6~1_combout ;
wire \bus|cpu1|Selector6~2_combout ;
wire \bus|memory_address~2_combout ;
wire \bus|bus_in_cpu2~6_combout ;
wire \bus|cpu2|sm_cb2|Mux0~2_combout ;
wire \bus|cpu2|sm_bus2|currentState[0]~0_combout ;
wire \bus|cpu2|sm_bus2|currentState[0]~1_combout ;
wire \bus|cpu2|Equal5~0_combout ;
wire \bus|cpu2|state~12_combout ;
wire \bus|cpu2|Selector20~6_combout ;
wire \bus|cpu2|sm_cb1|Mux2~1_combout ;
wire \bus|cpu2|sm_cb1|Mux2~0_combout ;
wire \bus|cpu2|sm_cb1|Mux2~2_combout ;
wire \bus|cpu2|sm_cb2|Mux2~0_combout ;
wire \bus|cpu2|sm_cb2|Mux2~1_combout ;
wire \bus|cpu2|sm_cb2|Mux2~2_combout ;
wire \bus|cpu2|Selector20~4_combout ;
wire \bus|cpu2|Selector20~9_combout ;
wire \bus|cpu2|Selector20~8_combout ;
wire \bus|cpu2|sm_cb2|Mux3~0_combout ;
wire \bus|cpu2|sm_cb2|readMiss~regout ;
wire \bus|cpu2|Selector3~0_combout ;
wire \bus|bus_in_cpu1~3_combout ;
wire \bus|cpu1|bus_out~0_combout ;
wire \bus|cpu1|bus_out[8]~1_combout ;
wire \bus|cpu1|Selector5~1_combout ;
wire \bus|cpu1|Selector5~2_combout ;
wire \bus|bus_in_cpu2~0_combout ;
wire \bus|cpu2|bus_out~0_combout ;
wire \bus|cpu2|bus_out[5]~2_combout ;
wire \bus|cpu2|Selector2~0_combout ;
wire \bus|bus_in_cpu1~1_combout ;
wire \bus|cpu1|Selector13~0_combout ;
wire \bus|cpu1|Selector13~2_combout ;
wire \bus|cpu1|Selector17~1_combout ;
wire \bus|cpu1|Selector13~4_combout ;
wire \bus|cpu1|state.00~regout ;
wire \bus|cpu1|instruction_reg~0_combout ;
wire \bus|cpu1|Equal1~0_combout ;
wire \bus|cpu1|sm_cb2|invalidate~0_combout ;
wire \bus|cpu1|sm_cb2|invalidate~1_combout ;
wire \bus|cpu1|sm_cb2|invalidate~regout ;
wire \bus|cpu1|bus_out[5]~3_combout ;
wire \bus|cpu1|activate_sm_cb1~1_combout ;
wire \bus|cpu1|Selector7~0_combout ;
wire \bus|cpu1|Selector7~1_combout ;
wire \bus|cpu1|Selector7~2_combout ;
wire \bus|cpu2|Selector7~0_combout ;
wire \bus|cpu2|Selector7~1_combout ;
wire \bus|cpu2|Selector7~2_combout ;
wire \bus|memory_address~1_combout ;
wire \bus|bus_in_cpu1~5_combout ;
wire \bus|cpu1|Equal2~0_combout ;
wire \bus|cpu1|Selector18~1_combout ;
wire \bus|cpu1|state_cb~2_combout ;
wire \bus|cpu1|Selector18~2_combout ;
wire \bus|cpu1|write_cb1~regout ;
wire \bus|cpu1|Selector21~0_combout ;
wire \bus|cpu1|Equal5~0_combout ;
wire \bus|cpu1|state~12_combout ;
wire \bus|cpu1|always0~3_combout ;
wire \bus|cpu1|Selector14~0_combout ;
wire \bus|cpu1|state.01~regout ;
wire \bus|cpu1|Selector3~0_combout ;
wire \bus|state~14_combout ;
wire \bus|state.01~regout ;
wire \bus|Selector1~0_combout ;
wire \bus|state.11~regout ;
wire \bus|always0~0_combout ;
wire \bus|Selector0~0_combout ;
wire \bus|state.00~regout ;
wire \bus|state~12_combout ;
wire \bus|state.10~regout ;
wire \bus|cpu1|Selector2~0_combout ;
wire \bus|bus_in_cpu2~1_combout ;
wire \bus|cpu2|Selector15~1_combout ;
wire \bus|cpu2|Selector15~2_combout ;
wire \bus|cpu2|Selector15~3_combout ;
wire \bus|cpu2|Selector13~1_combout ;
wire \bus|cpu2|Selector15~4_combout ;
wire \bus|cpu2|state.10~regout ;
wire \bus|cpu2|Selector13~0_combout ;
wire \bus|cpu2|Selector13~2_combout ;
wire \bus|cpu2|Selector17~1_combout ;
wire \bus|cpu2|Selector13~3_combout ;
wire \bus|cpu2|state.00~regout ;
wire \bus|cpu2|Selector17~0_combout ;
wire \bus|cpu2|Selector17~2_combout ;
wire \bus|cpu2|done~regout ;
wire \bus|cpu1|Selector17~0_combout ;
wire \bus|cpu1|Selector17~2_combout ;
wire \bus|cpu1|done~regout ;
wire [2:0] \bus|cpu2|address_cb ;
wire [1:0] \bus|cpu2|state_cb ;
wire [12:0] \bus|cpu2|bus_out ;
wire [2:0] \bus|cpu2|address_reg ;
wire [1:0] \bus|cpu2|sm_cb1|newState ;
wire [1:0] \bus|cpu2|sm_cb2|newState ;
wire [1:0] \bus|cpu2|cb1|current_state ;
wire [2:0] \bus|cpu2|cb1|current_address ;
wire [1:0] \bus|cpu2|cb2|current_state ;
wire [2:0] \bus|cpu2|cb2|current_address ;
wire [1:0] \bus|cpu2|sm_bus1|currentState ;
wire [1:0] \bus|cpu2|sm_bus2|currentState ;
wire [2:0] \bus|memory_address ;
wire [12:0] \bus|bus_in_cpu2 ;
wire [12:0] \bus|bus_in_cpu1 ;
wire [17:0] \SW~combout ;
wire [2:0] \bus|cpu1|address_cb ;
wire [1:0] \bus|cpu1|sm_cb1|newState ;
wire [12:0] \bus|cpu1|bus_out ;
wire [1:0] \bus|cpu1|sm_bus1|currentState ;
wire [1:0] \bus|cpu1|cb1|current_state ;
wire [2:0] \bus|cpu1|address_reg ;
wire [2:0] \bus|cpu1|cb1|current_address ;
wire [1:0] \bus|cpu1|state_cb ;
wire [1:0] \bus|cpu1|sm_cb2|newState ;
wire [1:0] \bus|cpu1|cb2|current_state ;
wire [2:0] \bus|cpu1|cb2|current_address ;
wire [1:0] \bus|cpu1|sm_bus2|currentState ;


// Location: LCFF_X2_Y12_N7
cycloneii_lcell_ff \bus|cpu1|sm_cb1|writeMiss (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|writeMiss~regout ));

// Location: LCFF_X1_Y13_N3
cycloneii_lcell_ff \bus|bus_in_cpu2[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [5]));

// Location: LCFF_X3_Y13_N25
cycloneii_lcell_ff \bus|cpu2|sm_bus1|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|sm_bus1|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus1|currentState [0]));

// Location: LCCOMB_X3_Y13_N20
cycloneii_lcell_comb \bus|cpu2|state~13 (
// Equation(s):
// \bus|cpu2|state~13_combout  = (\bus|cpu2|cb1|current_state [1]) # (\bus|cpu2|cb1|current_state [0] $ (\bus|cpu2|sm_bus1|currentState [0]))

	.dataa(vcc),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|sm_bus1|currentState [0]),
	.datad(\bus|cpu2|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|state~13 .lut_mask = 16'hFF3C;
defparam \bus|cpu2|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \bus|cpu2|Selector15~0 (
// Equation(s):
// \bus|cpu2|Selector15~0_combout  = (\bus|cpu2|state.10~regout ) # ((\bus|bus_in_cpu2 [10] & \bus|cpu2|state.11~regout ))

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(\bus|bus_in_cpu2 [10]),
	.datac(vcc),
	.datad(\bus|cpu2|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~0 .lut_mask = 16'hEEAA;
defparam \bus|cpu2|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N20
cycloneii_lcell_comb \bus|cpu2|sm_cb2|invalidate~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|invalidate~0_combout  = (\bus|cpu2|cb2|current_state [0] & (\SW~combout [14] & !\bus|cpu2|cb2|current_state [1]))

	.dataa(vcc),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|invalidate~0 .lut_mask = 16'h00C0;
defparam \bus|cpu2|sm_cb2|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N0
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux0~2 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux0~2_combout  = \bus|cpu2|cb1|current_state [0] $ (\bus|cpu2|cb1|current_state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|cb1|current_state [0]),
	.datad(\bus|cpu2|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux0~2 .lut_mask = 16'h0FF0;
defparam \bus|cpu2|sm_cb1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N13
cycloneii_lcell_ff \bus|cpu1|sm_bus1|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus1|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus1|currentState [0]));

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Equal0~0 (
// Equation(s):
// \bus|cpu1|Equal0~0_combout  = (\bus|cpu1|cb1|current_address [1] & (\bus|cpu1|address_reg [1] & (\bus|cpu1|address_reg [0] $ (!\bus|cpu1|cb1|current_address [0])))) # (!\bus|cpu1|cb1|current_address [1] & (!\bus|cpu1|address_reg [1] & 
// (\bus|cpu1|address_reg [0] $ (!\bus|cpu1|cb1|current_address [0]))))

	.dataa(\bus|cpu1|cb1|current_address [1]),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|address_reg [1]),
	.datad(\bus|cpu1|cb1|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal0~0 .lut_mask = 16'h8421;
defparam \bus|cpu1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N6
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux0~2 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux0~2_combout  = \bus|cpu1|cb1|current_state [1] $ (\bus|cpu1|cb1|current_state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux0~2 .lut_mask = 16'h0FF0;
defparam \bus|cpu1|sm_cb1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N31
cycloneii_lcell_ff \bus|cpu1|bus_out[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [8]));

// Location: LCCOMB_X2_Y13_N18
cycloneii_lcell_comb \bus|bus_in_cpu2~5 (
// Equation(s):
// \bus|bus_in_cpu2~5_combout  = (\bus|state.10~regout  & (\bus|memory_address [1])) # (!\bus|state.10~regout  & ((\bus|cpu1|bus_out [5])))

	.dataa(\bus|state.10~regout ),
	.datab(\bus|memory_address [1]),
	.datac(\bus|cpu1|bus_out [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~5 .lut_mask = 16'hD8D8;
defparam \bus|bus_in_cpu2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N24
cycloneii_lcell_comb \bus|cpu2|sm_bus1|currentState[0]~0 (
// Equation(s):
// \bus|cpu2|sm_bus1|currentState[0]~0_combout  = (\bus|bus_in_cpu2 [8] & ((\bus|cpu2|cb1|current_state [0] $ (!\bus|cpu2|cb1|current_state [1])))) # (!\bus|bus_in_cpu2 [8] & (((\bus|cpu2|cb1|current_state [1]) # (!\bus|cpu2|cb1|current_state [0])) # 
// (!\bus|bus_in_cpu2 [7])))

	.dataa(\bus|bus_in_cpu2 [8]),
	.datab(\bus|bus_in_cpu2 [7]),
	.datac(\bus|cpu2|cb1|current_state [0]),
	.datad(\bus|cpu2|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus1|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus1|currentState[0]~0 .lut_mask = 16'hF51F;
defparam \bus|cpu2|sm_bus1|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N24
cycloneii_lcell_comb \bus|cpu2|sm_bus1|currentState[0]~1 (
// Equation(s):
// \bus|cpu2|sm_bus1|currentState[0]~1_combout  = (\bus|bus_in_cpu2 [9] & ((\bus|cpu2|sm_cb1|Mux0~2_combout ) # ((\bus|cpu2|sm_bus1|currentState[0]~0_combout  & \bus|cpu2|sm_bus1|currentState [0])))) # (!\bus|bus_in_cpu2 [9] & 
// (\bus|cpu2|sm_bus1|currentState[0]~0_combout  & (\bus|cpu2|sm_bus1|currentState [0])))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(\bus|cpu2|sm_bus1|currentState[0]~0_combout ),
	.datac(\bus|cpu2|sm_bus1|currentState [0]),
	.datad(\bus|cpu2|sm_cb1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus1|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus1|currentState[0]~1 .lut_mask = 16'hEAC0;
defparam \bus|cpu2|sm_bus1|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N2
cycloneii_lcell_comb \bus|cpu2|activate_sm_cb1 (
// Equation(s):
// \bus|cpu2|activate_sm_cb1~combout  = LCELL((!\bus|cpu2|address_reg [0] & (\bus|cpu2|state.01~regout  & \SW~combout [17])))

	.dataa(\bus|cpu2|address_reg [0]),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_sm_cb1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb1 .lut_mask = 16'h4400;
defparam \bus|cpu2|activate_sm_cb1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N6
cycloneii_lcell_comb \bus|cpu2|activate_sm_cb2 (
// Equation(s):
// \bus|cpu2|activate_sm_cb2~combout  = LCELL((\bus|cpu2|address_reg [0] & (\bus|cpu2|state.01~regout  & \SW~combout [17])))

	.dataa(\bus|cpu2|address_reg [0]),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_sm_cb2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb2 .lut_mask = 16'h8800;
defparam \bus|cpu2|activate_sm_cb2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N20
cycloneii_lcell_comb \bus|cpu1|Selector15~0 (
// Equation(s):
// \bus|cpu1|Selector15~0_combout  = (\bus|cpu1|Selector13~3_combout  & (((\bus|cpu1|state.11~regout )))) # (!\bus|cpu1|Selector13~3_combout  & (!\bus|cpu1|state.01~regout  & (\bus|cpu1|instruction_reg~0_combout )))

	.dataa(\bus|cpu1|Selector13~3_combout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|instruction_reg~0_combout ),
	.datad(\bus|cpu1|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~0 .lut_mask = 16'hBA10;
defparam \bus|cpu1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N2
cycloneii_lcell_comb \bus|cpu1|sm_bus1|currentState[0]~0 (
// Equation(s):
// \bus|cpu1|sm_bus1|currentState[0]~0_combout  = (\bus|cpu1|cb1|current_state [1] & (((\bus|cpu1|cb1|current_state [0])) # (!\bus|bus_in_cpu1 [8]))) # (!\bus|cpu1|cb1|current_state [1] & (((!\bus|bus_in_cpu1 [8] & !\bus|bus_in_cpu1 [7])) # 
// (!\bus|cpu1|cb1|current_state [0])))

	.dataa(\bus|cpu1|cb1|current_state [1]),
	.datab(\bus|bus_in_cpu1 [8]),
	.datac(\bus|cpu1|cb1|current_state [0]),
	.datad(\bus|bus_in_cpu1 [7]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus1|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus1|currentState[0]~0 .lut_mask = 16'hA7B7;
defparam \bus|cpu1|sm_bus1|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneii_lcell_comb \bus|cpu1|sm_bus1|currentState[0]~1 (
// Equation(s):
// \bus|cpu1|sm_bus1|currentState[0]~1_combout  = (\bus|cpu1|sm_cb1|Mux0~2_combout  & ((\bus|bus_in_cpu1 [9]) # ((\bus|cpu1|sm_bus1|currentState [0] & \bus|cpu1|sm_bus1|currentState[0]~0_combout )))) # (!\bus|cpu1|sm_cb1|Mux0~2_combout  & 
// (((\bus|cpu1|sm_bus1|currentState [0] & \bus|cpu1|sm_bus1|currentState[0]~0_combout ))))

	.dataa(\bus|cpu1|sm_cb1|Mux0~2_combout ),
	.datab(\bus|bus_in_cpu1 [9]),
	.datac(\bus|cpu1|sm_bus1|currentState [0]),
	.datad(\bus|cpu1|sm_bus1|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus1|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus1|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu1|sm_bus1|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneii_lcell_comb \bus|cpu1|activate_sm_cb1 (
// Equation(s):
// \bus|cpu1|activate_sm_cb1~combout  = LCELL((\bus|cpu1|state.01~regout  & (!\bus|cpu1|address_reg [0] & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu1|activate_sm_cb1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb1 .lut_mask = 16'h0C00;
defparam \bus|cpu1|activate_sm_cb1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneii_lcell_comb \bus|cpu1|activate_sm_cb2 (
// Equation(s):
// \bus|cpu1|activate_sm_cb2~combout  = LCELL((\bus|cpu1|state.01~regout  & (\bus|cpu1|address_reg [0] & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu1|activate_sm_cb2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb2 .lut_mask = 16'hC000;
defparam \bus|cpu1|activate_sm_cb2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N3
cycloneii_lcell_ff \bus|cpu2|bus_out[11] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [11]));

// Location: LCCOMB_X2_Y11_N30
cycloneii_lcell_comb \bus|cpu1|Selector4~0 (
// Equation(s):
// \bus|cpu1|Selector4~0_combout  = (\bus|cpu1|state.01~regout  & ((\bus|cpu1|sm_cb1|writeMiss~regout ) # (\bus|cpu1|sm_cb2|writeMiss~regout )))

	.dataa(\bus|cpu1|sm_cb1|writeMiss~regout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(vcc),
	.datad(\bus|cpu1|sm_cb2|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector4~0 .lut_mask = 16'hCC88;
defparam \bus|cpu1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N4
cycloneii_lcell_comb \bus|cpu2|Selector19~0 (
// Equation(s):
// \bus|cpu2|Selector19~0_combout  = (\bus|cpu2|state_cb [1] & ((\bus|cpu2|Selector16~0_combout ) # ((\bus|cpu2|state.10~regout ) # (\bus|cpu2|bus_out~0_combout ))))

	.dataa(\bus|cpu2|state_cb [1]),
	.datab(\bus|cpu2|Selector16~0_combout ),
	.datac(\bus|cpu2|state.10~regout ),
	.datad(\bus|cpu2|bus_out~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~0 .lut_mask = 16'hAAA8;
defparam \bus|cpu2|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N13
cycloneii_lcell_ff \bus|cpu2|sm_cb2|newState[1] (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|newState [1]));

// Location: LCFF_X5_Y14_N19
cycloneii_lcell_ff \bus|cpu2|sm_cb1|newState[1] (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|newState [1]));

// Location: LCCOMB_X5_Y14_N16
cycloneii_lcell_comb \bus|cpu2|Selector19~1 (
// Equation(s):
// \bus|cpu2|Selector19~1_combout  = (\bus|cpu2|address_reg [0] & (\bus|cpu2|sm_cb2|newState [1])) # (!\bus|cpu2|address_reg [0] & ((\bus|cpu2|sm_cb1|newState [1])))

	.dataa(\bus|cpu2|sm_cb2|newState [1]),
	.datab(vcc),
	.datac(\bus|cpu2|address_reg [0]),
	.datad(\bus|cpu2|sm_cb1|newState [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~1 .lut_mask = 16'hAFA0;
defparam \bus|cpu2|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N12
cycloneii_lcell_comb \bus|cpu2|Selector19~2 (
// Equation(s):
// \bus|cpu2|Selector19~2_combout  = (\bus|cpu2|Selector19~0_combout ) # ((\bus|cpu2|Selector19~1_combout  & ((\bus|cpu2|Selector28~0_combout ) # (\bus|cpu2|Selector28~1_combout ))))

	.dataa(\bus|cpu2|Selector28~0_combout ),
	.datab(\bus|cpu2|Selector19~0_combout ),
	.datac(\bus|cpu2|Selector19~1_combout ),
	.datad(\bus|cpu2|Selector28~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~2 .lut_mask = 16'hFCEC;
defparam \bus|cpu2|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N10
cycloneii_lcell_comb \bus|cpu2|activate_cb_2 (
// Equation(s):
// \bus|cpu2|activate_cb_2~combout  = LCELL((\bus|cpu2|address_reg [0] & (\bus|cpu2|state.10~regout  & \SW~combout [17])))

	.dataa(\bus|cpu2|address_reg [0]),
	.datab(\bus|cpu2|state.10~regout ),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_cb_2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_cb_2 .lut_mask = 16'h8800;
defparam \bus|cpu2|activate_cb_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N2
cycloneii_lcell_comb \bus|cpu2|Selector20~5 (
// Equation(s):
// \bus|cpu2|Selector20~5_combout  = (!\bus|cpu2|state.00~regout  & ((\bus|cpu2|state~14_combout  & (\bus|cpu2|Selector20~10_combout )) # (!\bus|cpu2|state~14_combout  & ((\bus|cpu2|state_cb [0])))))

	.dataa(\bus|cpu2|Selector20~10_combout ),
	.datab(\bus|cpu2|state_cb [0]),
	.datac(\bus|cpu2|state~14_combout ),
	.datad(\bus|cpu2|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~5 .lut_mask = 16'h00AC;
defparam \bus|cpu2|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N16
cycloneii_lcell_comb \bus|cpu2|Selector20~7 (
// Equation(s):
// \bus|cpu2|Selector20~7_combout  = (\bus|cpu2|bus_out~0_combout ) # ((\bus|cpu2|Selector16~0_combout ) # ((\bus|cpu2|state.10~regout ) # (\bus|cpu2|Selector19~4_combout )))

	.dataa(\bus|cpu2|bus_out~0_combout ),
	.datab(\bus|cpu2|Selector16~0_combout ),
	.datac(\bus|cpu2|state.10~regout ),
	.datad(\bus|cpu2|Selector19~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~7 .lut_mask = 16'hFFFE;
defparam \bus|cpu2|Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector6~0 (
// Equation(s):
// \bus|cpu1|Selector6~0_combout  = (\bus|cpu1|activate_sm_cb1~1_combout  & ((\bus|cpu1|always0~2_combout  & ((\bus|cpu1|cb2|current_address [2]))) # (!\bus|cpu1|always0~2_combout  & (\bus|cpu1|cb1|current_address [2])))) # 
// (!\bus|cpu1|activate_sm_cb1~1_combout  & (((\bus|cpu1|cb2|current_address [2]))))

	.dataa(\bus|cpu1|cb1|current_address [2]),
	.datab(\bus|cpu1|activate_sm_cb1~1_combout ),
	.datac(\bus|cpu1|cb2|current_address [2]),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector6~0 .lut_mask = 16'hF0B8;
defparam \bus|cpu1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N18
cycloneii_lcell_comb \bus|cpu2|activate_cb_1 (
// Equation(s):
// \bus|cpu2|activate_cb_1~combout  = LCELL((\SW~combout [17] & (\bus|cpu2|state.10~regout  & !\bus|cpu2|address_reg [0])))

	.dataa(\SW~combout [17]),
	.datab(\bus|cpu2|state.10~regout ),
	.datac(vcc),
	.datad(\bus|cpu2|address_reg [0]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_cb_1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_cb_1 .lut_mask = 16'h0088;
defparam \bus|cpu2|activate_cb_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N12
cycloneii_lcell_comb \bus|cpu2|Selector18~1 (
// Equation(s):
// \bus|cpu2|Selector18~1_combout  = (\bus|cpu2|state~13_combout  & (\bus|cpu2|bus_out[5]~1_combout  & (\bus|cpu2|Equal2~0_combout  & !\bus|cpu2|Equal2~1_combout )))

	.dataa(\bus|cpu2|state~13_combout ),
	.datab(\bus|cpu2|bus_out[5]~1_combout ),
	.datac(\bus|cpu2|Equal2~0_combout ),
	.datad(\bus|cpu2|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector18~1 .lut_mask = 16'h0080;
defparam \bus|cpu2|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N16
cycloneii_lcell_comb \bus|cpu1|Selector19~0 (
// Equation(s):
// \bus|cpu1|Selector19~0_combout  = (\bus|cpu1|state_cb [1] & ((\bus|cpu1|Selector16~0_combout ) # ((\bus|cpu1|state.10~regout ) # (\bus|cpu1|bus_out~0_combout ))))

	.dataa(\bus|cpu1|Selector16~0_combout ),
	.datab(\bus|cpu1|state_cb [1]),
	.datac(\bus|cpu1|state.10~regout ),
	.datad(\bus|cpu1|bus_out~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~0 .lut_mask = 16'hCCC8;
defparam \bus|cpu1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Selector19~3 (
// Equation(s):
// \bus|cpu1|Selector19~3_combout  = (!\bus|cpu1|state~12_combout  & (\bus|cpu1|state_cb [1] & (!\bus|cpu1|state.00~regout  & !\bus|cpu1|state~14_combout )))

	.dataa(\bus|cpu1|state~12_combout ),
	.datab(\bus|cpu1|state_cb [1]),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|cpu1|state~14_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~3 .lut_mask = 16'h0004;
defparam \bus|cpu1|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneii_lcell_comb \bus|cpu1|activate_cb_2 (
// Equation(s):
// \bus|cpu1|activate_cb_2~combout  = LCELL((\bus|cpu1|state.10~regout  & (\bus|cpu1|address_reg [0] & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu1|state.10~regout ),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu1|activate_cb_2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_cb_2 .lut_mask = 16'hC000;
defparam \bus|cpu1|activate_cb_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N13
cycloneii_lcell_ff \bus|cpu1|sm_cb1|newState[0] (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|newState [0]));

// Location: LCFF_X1_Y11_N11
cycloneii_lcell_ff \bus|cpu1|sm_cb2|newState[0] (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|newState [0]));

// Location: LCCOMB_X1_Y12_N14
cycloneii_lcell_comb \bus|cpu1|Selector20~4 (
// Equation(s):
// \bus|cpu1|Selector20~4_combout  = (\bus|cpu1|address_reg [0] & (!\bus|cpu1|sm_cb2|newState [0])) # (!\bus|cpu1|address_reg [0] & ((!\bus|cpu1|sm_cb1|newState [0])))

	.dataa(\bus|cpu1|sm_cb2|newState [0]),
	.datab(vcc),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\bus|cpu1|sm_cb1|newState [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~4 .lut_mask = 16'h505F;
defparam \bus|cpu1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneii_lcell_comb \bus|cpu1|activate_cb_1 (
// Equation(s):
// \bus|cpu1|activate_cb_1~combout  = LCELL((\bus|cpu1|state.10~regout  & (!\bus|cpu1|address_reg [0] & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu1|state.10~regout ),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu1|activate_cb_1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_cb_1 .lut_mask = 16'h0C00;
defparam \bus|cpu1|activate_cb_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneii_lcell_comb \bus|cpu1|Selector18~0 (
// Equation(s):
// \bus|cpu1|Selector18~0_combout  = (\bus|cpu1|state.11~regout  & (!\bus|cpu1|address_reg [0] & \bus|bus_in_cpu1 [10]))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\bus|bus_in_cpu1 [10]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector18~0 .lut_mask = 16'h0A00;
defparam \bus|cpu1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N14
cycloneii_lcell_comb \bus|cpu2|Selector1~0 (
// Equation(s):
// \bus|cpu2|Selector1~0_combout  = (\bus|cpu2|bus_out[5]~7_combout  & ((\bus|cpu2|cb2|current_address [2] $ (\bus|bus_in_cpu2 [6])) # (!\bus|cpu2|Equal4~0_combout )))

	.dataa(\bus|cpu2|cb2|current_address [2]),
	.datab(\bus|cpu2|Equal4~0_combout ),
	.datac(\bus|bus_in_cpu2 [6]),
	.datad(\bus|cpu2|bus_out[5]~7_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector1~0 .lut_mask = 16'h7B00;
defparam \bus|cpu2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N20
cycloneii_lcell_comb \bus|cpu2|Selector1~1 (
// Equation(s):
// \bus|cpu2|Selector1~1_combout  = (\bus|cpu2|bus_out [11] & ((\bus|cpu2|state.01~regout ) # (!\bus|cpu2|bus_out[5]~2_combout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|bus_out [11]),
	.datac(vcc),
	.datad(\bus|cpu2|bus_out[5]~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector1~1 .lut_mask = 16'h88CC;
defparam \bus|cpu2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N2
cycloneii_lcell_comb \bus|cpu2|Selector1~2 (
// Equation(s):
// \bus|cpu2|Selector1~2_combout  = (\bus|cpu2|Selector1~1_combout ) # ((\bus|cpu2|Selector1~0_combout ) # ((\bus|cpu2|bus_out[5]~1_combout  & !\bus|cpu2|bus_out[5]~5_combout )))

	.dataa(\bus|cpu2|Selector1~1_combout ),
	.datab(\bus|cpu2|bus_out[5]~1_combout ),
	.datac(\bus|cpu2|Selector1~0_combout ),
	.datad(\bus|cpu2|bus_out[5]~5_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector1~2 .lut_mask = 16'hFAFE;
defparam \bus|cpu2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N20
cycloneii_lcell_comb \bus|cpu1|Selector0~1 (
// Equation(s):
// \bus|cpu1|Selector0~1_combout  = (\bus|cpu1|bus_out [12] & ((\bus|cpu1|state.01~regout ) # (!\bus|cpu1|bus_out[8]~1_combout )))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|bus_out[8]~1_combout ),
	.datad(\bus|cpu1|bus_out [12]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector0~1 .lut_mask = 16'hAF00;
defparam \bus|cpu1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N24
cycloneii_lcell_comb \bus|cpu2|sm_cb2|newState[1]~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|newState[1]~0_combout  = (\bus|cpu2|cb2|current_state [0] & ((\bus|cpu2|cb2|current_state [1] & (\bus|cpu2|sm_cb2|newState [1])) # (!\bus|cpu2|cb2|current_state [1] & ((\SW~combout [14]))))) # (!\bus|cpu2|cb2|current_state [0] & 
// (((\SW~combout [14]))))

	.dataa(\bus|cpu2|sm_cb2|newState [1]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|newState[1]~0 .lut_mask = 16'hB8F0;
defparam \bus|cpu2|sm_cb2|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N12
cycloneii_lcell_comb \bus|cpu2|sm_cb2|newState[1]~1 (
// Equation(s):
// \bus|cpu2|sm_cb2|newState[1]~1_combout  = (\bus|cpu2|sm_cb2|newState[1]~0_combout ) # ((\bus|cpu2|cb2|current_state [1] & (\bus|cpu2|Equal1~1_combout  & !\bus|cpu2|cb2|current_state [0])))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\bus|cpu2|Equal1~1_combout ),
	.datac(\bus|cpu2|sm_cb2|newState[1]~0_combout ),
	.datad(\bus|cpu2|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|newState[1]~1 .lut_mask = 16'hF0F8;
defparam \bus|cpu2|sm_cb2|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N26
cycloneii_lcell_comb \bus|cpu2|sm_cb1|newState[1]~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|newState[1]~0_combout  = (\bus|cpu2|cb1|current_state [1] & ((\bus|cpu2|cb1|current_state [0] & ((\bus|cpu2|sm_cb1|newState [1]))) # (!\bus|cpu2|cb1|current_state [0] & (\SW~combout [14])))) # (!\bus|cpu2|cb1|current_state [1] & 
// (((\SW~combout [14]))))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|sm_cb1|newState [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|newState[1]~0 .lut_mask = 16'hF870;
defparam \bus|cpu2|sm_cb1|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N18
cycloneii_lcell_comb \bus|cpu2|sm_cb1|newState[1]~1 (
// Equation(s):
// \bus|cpu2|sm_cb1|newState[1]~1_combout  = (\bus|cpu2|sm_cb1|newState[1]~0_combout ) # ((\bus|cpu2|cb1|current_state [1] & (!\bus|cpu2|cb1|current_state [0] & \bus|cpu2|Equal0~1_combout )))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|sm_cb1|newState[1]~0_combout ),
	.datac(\bus|cpu2|cb1|current_state [0]),
	.datad(\bus|cpu2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|newState[1]~1 .lut_mask = 16'hCECC;
defparam \bus|cpu2|sm_cb1|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux2~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux2~0_combout  = (\bus|cpu1|cb1|current_state [0] & (\bus|cpu1|cb1|current_state [1] & !\bus|cpu1|sm_cb1|newState [0]))

	.dataa(vcc),
	.datab(\bus|cpu1|cb1|current_state [0]),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|sm_cb1|newState [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux2~0 .lut_mask = 16'h00C0;
defparam \bus|cpu1|sm_cb1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux2~1 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux2~1_combout  = (!\bus|cpu1|cb1|current_state [0] & ((\bus|cpu1|address_reg [2] $ (\bus|cpu1|cb1|current_address [2])) # (!\bus|cpu1|Equal0~0_combout )))

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(\bus|cpu1|Equal0~0_combout ),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux2~1 .lut_mask = 16'h006F;
defparam \bus|cpu1|sm_cb1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux2~2 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux2~2_combout  = (!\bus|cpu1|sm_cb1|Mux2~0_combout  & ((\SW~combout [14]) # ((!\bus|cpu1|sm_cb1|Mux2~1_combout  & \bus|cpu1|cb1|current_state [1]))))

	.dataa(\bus|cpu1|sm_cb1|Mux2~1_combout ),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|sm_cb1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux2~2 .lut_mask = 16'h00DC;
defparam \bus|cpu1|sm_cb1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux2~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux2~0_combout  = (\bus|cpu1|cb2|current_state [0] & (!\bus|cpu1|sm_cb2|newState [0] & \bus|cpu1|cb2|current_state [1]))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(vcc),
	.datac(\bus|cpu1|sm_cb2|newState [0]),
	.datad(\bus|cpu1|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux2~0 .lut_mask = 16'h0A00;
defparam \bus|cpu1|sm_cb2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux2~1 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux2~1_combout  = (!\bus|cpu1|cb2|current_state [0] & ((\bus|cpu1|address_reg [2] $ (\bus|cpu1|cb2|current_address [2])) # (!\bus|cpu1|Equal1~0_combout )))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\bus|cpu1|address_reg [2]),
	.datac(\bus|cpu1|Equal1~0_combout ),
	.datad(\bus|cpu1|cb2|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux2~1 .lut_mask = 16'h1545;
defparam \bus|cpu1|sm_cb2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux2~2 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux2~2_combout  = (!\bus|cpu1|sm_cb2|Mux2~0_combout  & ((\SW~combout [14]) # ((\bus|cpu1|cb2|current_state [1] & !\bus|cpu1|sm_cb2|Mux2~1_combout ))))

	.dataa(\bus|cpu1|sm_cb2|Mux2~0_combout ),
	.datab(\bus|cpu1|cb2|current_state [1]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu1|sm_cb2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux2~2 .lut_mask = 16'h5054;
defparam \bus|cpu1|sm_cb2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N6
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux0~3 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu1|cb1|current_state [0] & (!\bus|cpu1|cb1|current_state [1] & !\bus|cpu1|Equal0~1_combout )) # (!\bus|cpu1|cb1|current_state [0] & ((!\bus|cpu1|Equal0~1_combout ) # 
// (!\bus|cpu1|cb1|current_state [1])))))

	.dataa(\bus|cpu1|cb1|current_state [0]),
	.datab(\bus|cpu1|cb1|current_state [1]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux0~3 .lut_mask = 16'h1070;
defparam \bus|cpu1|sm_cb1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N6
cycloneii_lcell_comb \bus|cpu2|Selector20~10 (
// Equation(s):
// \bus|cpu2|Selector20~10_combout  = (\bus|cpu2|sm_bus1|currentState [0] & ((\bus|bus_in_cpu2 [7]) # ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [9]))))

	.dataa(\bus|bus_in_cpu2 [7]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(\bus|bus_in_cpu2 [9]),
	.datad(\bus|cpu2|sm_bus1|currentState [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~10 .lut_mask = 16'hFE00;
defparam \bus|cpu2|Selector20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N0
cycloneii_lcell_comb \bus|cpu1|Selector20~9 (
// Equation(s):
// \bus|cpu1|Selector20~9_combout  = (\bus|cpu1|Selector20~4_combout  & ((\bus|cpu1|Selector28~2_combout ) # ((\bus|bus_in_cpu1 [10] & \bus|cpu1|state.11~regout ))))

	.dataa(\bus|bus_in_cpu1 [10]),
	.datab(\bus|cpu1|state.11~regout ),
	.datac(\bus|cpu1|Selector28~2_combout ),
	.datad(\bus|cpu1|Selector20~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~9 .lut_mask = 16'hF800;
defparam \bus|cpu1|Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \bus|cpu1|activate_sm_cb2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_sm_cb2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb2~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_sm_cb2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \bus|cpu1|activate_cb_2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_cb_2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_cb_2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_cb_2~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_cb_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \bus|cpu1|activate_cb_1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_cb_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_cb_1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_cb_1~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_cb_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \bus|cpu1|activate_sm_cb1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_sm_cb1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb1~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_sm_cb1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \bus|cpu2|activate_cb_1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_cb_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_cb_1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_cb_1~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_cb_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \bus|cpu2|activate_sm_cb1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_sm_cb1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb1~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_sm_cb1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \bus|cpu2|activate_sm_cb2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_sm_cb2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb2~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_sm_cb2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \bus|cpu2|activate_cb_2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_cb_2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_cb_2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_cb_2~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_cb_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \bus|bus_in_cpu2[5]~feeder (
// Equation(s):
// \bus|bus_in_cpu2[5]~feeder_combout  = \bus|bus_in_cpu2~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|bus_in_cpu2~5_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2[5]~feeder .lut_mask = 16'hFF00;
defparam \bus|bus_in_cpu2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \bus|bus_in_cpu2[10]~feeder (
// Equation(s):
// \bus|bus_in_cpu2[10]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2[10]~feeder .lut_mask = 16'hFFFF;
defparam \bus|bus_in_cpu2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N30
cycloneii_lcell_comb \bus|cpu1|cb1|current_address[2]~feeder (
// Equation(s):
// \bus|cpu1|cb1|current_address[2]~feeder_combout  = \bus|cpu1|address_cb [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|address_cb [2]),
	.cin(gnd),
	.combout(\bus|cpu1|cb1|current_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb1|current_address[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|cb1|current_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N0
cycloneii_lcell_comb \bus|bus_in_cpu1[10]~feeder (
// Equation(s):
// \bus|bus_in_cpu1[10]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1[10]~feeder .lut_mask = 16'hFFFF;
defparam \bus|bus_in_cpu1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N8
cycloneii_lcell_comb \bus|cpu2|Selector22~0 (
// Equation(s):
// \bus|cpu2|Selector22~0_combout  = (\bus|cpu2|state~12_combout  & ((\bus|cpu2|cb2|current_address [1]))) # (!\bus|cpu2|state~12_combout  & (\bus|cpu2|cb1|current_address [1]))

	.dataa(\bus|cpu2|cb1|current_address [1]),
	.datab(\bus|cpu2|cb2|current_address [1]),
	.datac(vcc),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector22~0 .lut_mask = 16'hCCAA;
defparam \bus|cpu2|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N8
cycloneii_lcell_comb \bus|cpu2|instruction_reg~0 (
// Equation(s):
// \bus|cpu2|instruction_reg~0_combout  = (\SW~combout [15] & !\bus|cpu2|state.00~regout )

	.dataa(vcc),
	.datab(\SW~combout [15]),
	.datac(vcc),
	.datad(\bus|cpu2|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|instruction_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|instruction_reg~0 .lut_mask = 16'h00CC;
defparam \bus|cpu2|instruction_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N9
cycloneii_lcell_ff \bus|cpu2|address_reg[1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_reg [1]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N19
cycloneii_lcell_ff \bus|cpu2|address_reg[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_reg [2]));

// Location: LCFF_X1_Y14_N13
cycloneii_lcell_ff \bus|cpu2|address_reg[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_reg [0]));

// Location: LCCOMB_X2_Y14_N28
cycloneii_lcell_comb \bus|cpu2|Selector16~0 (
// Equation(s):
// \bus|cpu2|Selector16~0_combout  = (\bus|cpu2|state.11~regout  & !\bus|bus_in_cpu2 [10])

	.dataa(\bus|cpu2|state.11~regout ),
	.datab(vcc),
	.datac(\bus|bus_in_cpu2 [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector16~0 .lut_mask = 16'h0A0A;
defparam \bus|cpu2|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N30
cycloneii_lcell_comb \bus|cpu2|Equal2~1 (
// Equation(s):
// \bus|cpu2|Equal2~1_combout  = \bus|cpu2|cb1|current_address [2] $ (\bus|bus_in_cpu2 [6])

	.dataa(\bus|cpu2|cb1|current_address [2]),
	.datab(\bus|bus_in_cpu2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal2~1 .lut_mask = 16'h6666;
defparam \bus|cpu2|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N18
cycloneii_lcell_comb \bus|cpu2|Selector18~0 (
// Equation(s):
// \bus|cpu2|Selector18~0_combout  = (\bus|cpu2|state.11~regout  & (!\bus|cpu2|address_reg [0] & \bus|bus_in_cpu2 [10]))

	.dataa(\bus|cpu2|state.11~regout ),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(vcc),
	.datad(\bus|bus_in_cpu2 [10]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector18~0 .lut_mask = 16'h2200;
defparam \bus|cpu2|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N26
cycloneii_lcell_comb \bus|cpu2|activate_sm_cb1~1 (
// Equation(s):
// \bus|cpu2|activate_sm_cb1~1_combout  = (\bus|cpu2|state.01~regout  & !\bus|cpu2|address_reg [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|address_reg [0]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_sm_cb1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb1~1 .lut_mask = 16'h00F0;
defparam \bus|cpu2|activate_sm_cb1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N23
cycloneii_lcell_ff \bus|cpu2|instruction_reg (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|instruction_reg~regout ));

// Location: LCCOMB_X3_Y14_N10
cycloneii_lcell_comb \bus|cpu2|Selector23~0 (
// Equation(s):
// \bus|cpu2|Selector23~0_combout  = (\bus|cpu2|state~12_combout  & (\bus|cpu2|cb2|current_address [0])) # (!\bus|cpu2|state~12_combout  & ((\bus|cpu2|cb1|current_address [0])))

	.dataa(\bus|cpu2|cb2|current_address [0]),
	.datab(\bus|cpu2|cb1|current_address [0]),
	.datac(vcc),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector23~0 .lut_mask = 16'hAACC;
defparam \bus|cpu2|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N11
cycloneii_lcell_ff \bus|cpu2|address_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector23~0_combout ),
	.sdata(\bus|cpu2|address_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu2|state.00~regout ),
	.ena(\bus|cpu2|address_cb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_cb [0]));

// Location: LCFF_X4_Y13_N13
cycloneii_lcell_ff \bus|cpu2|cb1|current_address[0] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_address [0]));

// Location: LCCOMB_X3_Y14_N12
cycloneii_lcell_comb \bus|cpu2|Equal0~0 (
// Equation(s):
// \bus|cpu2|Equal0~0_combout  = (\bus|cpu2|cb1|current_address [1] & (\bus|cpu2|address_reg [1] & (\bus|cpu2|cb1|current_address [0] $ (!\bus|cpu2|address_reg [0])))) # (!\bus|cpu2|cb1|current_address [1] & (!\bus|cpu2|address_reg [1] & 
// (\bus|cpu2|cb1|current_address [0] $ (!\bus|cpu2|address_reg [0]))))

	.dataa(\bus|cpu2|cb1|current_address [1]),
	.datab(\bus|cpu2|cb1|current_address [0]),
	.datac(\bus|cpu2|address_reg [1]),
	.datad(\bus|cpu2|address_reg [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal0~0 .lut_mask = 16'h8421;
defparam \bus|cpu2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N2
cycloneii_lcell_comb \bus|cpu2|Equal0~1 (
// Equation(s):
// \bus|cpu2|Equal0~1_combout  = (\bus|cpu2|Equal0~0_combout  & (\bus|cpu2|cb1|current_address [2] $ (!\bus|cpu2|address_reg [2])))

	.dataa(\bus|cpu2|cb1|current_address [2]),
	.datab(\bus|cpu2|Equal0~0_combout ),
	.datac(\bus|cpu2|address_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal0~1 .lut_mask = 16'h8484;
defparam \bus|cpu2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N14
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux3~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu2|cb1|current_state [1] & (!\bus|cpu2|cb1|current_state [0] & !\bus|cpu2|Equal0~1_combout )) # (!\bus|cpu2|cb1|current_state [1] & ((!\bus|cpu2|Equal0~1_combout ) # 
// (!\bus|cpu2|cb1|current_state [0])))))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux3~0 .lut_mask = 16'h0107;
defparam \bus|cpu2|sm_cb1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N15
cycloneii_lcell_ff \bus|cpu2|sm_cb1|readMiss (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|readMiss~regout ));

// Location: LCCOMB_X5_Y14_N22
cycloneii_lcell_comb \bus|cpu2|Selector5~0 (
// Equation(s):
// \bus|cpu2|Selector5~0_combout  = (!\bus|cpu2|sm_cb1|writeMiss~regout  & (!\bus|cpu2|sm_cb2|writeMiss~regout  & (!\bus|cpu2|sm_cb1|readMiss~regout  & !\bus|cpu2|sm_cb2|readMiss~regout )))

	.dataa(\bus|cpu2|sm_cb1|writeMiss~regout ),
	.datab(\bus|cpu2|sm_cb2|writeMiss~regout ),
	.datac(\bus|cpu2|sm_cb1|readMiss~regout ),
	.datad(\bus|cpu2|sm_cb2|readMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~0 .lut_mask = 16'h0001;
defparam \bus|cpu2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N22
cycloneii_lcell_comb \bus|cpu2|state_cb~2 (
// Equation(s):
// \bus|cpu2|state_cb~2_combout  = (!\bus|cpu2|sm_cb2|invalidate~regout  & (!\bus|cpu2|sm_cb1|invalidate~regout  & (\bus|cpu2|instruction_reg~regout  & \bus|cpu2|Selector5~0_combout )))

	.dataa(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datab(\bus|cpu2|sm_cb1|invalidate~regout ),
	.datac(\bus|cpu2|instruction_reg~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|state_cb~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|state_cb~2 .lut_mask = 16'h1000;
defparam \bus|cpu2|state_cb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N28
cycloneii_lcell_comb \bus|cpu2|Selector18~2 (
// Equation(s):
// \bus|cpu2|Selector18~2_combout  = (\bus|cpu2|Selector18~1_combout ) # ((\bus|cpu2|Selector18~0_combout ) # ((\bus|cpu2|activate_sm_cb1~1_combout  & \bus|cpu2|state_cb~2_combout )))

	.dataa(\bus|cpu2|Selector18~1_combout ),
	.datab(\bus|cpu2|Selector18~0_combout ),
	.datac(\bus|cpu2|activate_sm_cb1~1_combout ),
	.datad(\bus|cpu2|state_cb~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector18~2 .lut_mask = 16'hFEEE;
defparam \bus|cpu2|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N29
cycloneii_lcell_ff \bus|cpu2|write_cb1 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector18~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|write_cb1~regout ));

// Location: LCFF_X3_Y13_N1
cycloneii_lcell_ff \bus|cpu2|cb1|current_state[0] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_state [0]));

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \bus|bus_in_cpu2~3 (
// Equation(s):
// \bus|bus_in_cpu2~3_combout  = (\bus|cpu1|bus_out [9] & !\bus|state.10~regout )

	.dataa(vcc),
	.datab(\bus|cpu1|bus_out [9]),
	.datac(\bus|state.10~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~3 .lut_mask = 16'h0C0C;
defparam \bus|bus_in_cpu2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N25
cycloneii_lcell_ff \bus|bus_in_cpu2[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [9]));

// Location: LCCOMB_X4_Y13_N30
cycloneii_lcell_comb \bus|cpu2|Selector19~3 (
// Equation(s):
// \bus|cpu2|Selector19~3_combout  = (\bus|cpu2|state_cb [1] & (!\bus|cpu2|state.00~regout  & (!\bus|cpu2|state~14_combout  & !\bus|cpu2|state~12_combout )))

	.dataa(\bus|cpu2|state_cb [1]),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|state~14_combout ),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~3 .lut_mask = 16'h0002;
defparam \bus|cpu2|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N18
cycloneii_lcell_comb \bus|cpu2|Selector19~4 (
// Equation(s):
// \bus|cpu2|Selector19~4_combout  = (\bus|cpu2|state.01~regout  & (((!\bus|cpu2|Selector5~0_combout ) # (!\bus|cpu2|instruction_reg~regout )) # (!\bus|cpu2|always0~2_combout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|always0~2_combout ),
	.datac(\bus|cpu2|instruction_reg~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~4 .lut_mask = 16'h2AAA;
defparam \bus|cpu2|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N2
cycloneii_lcell_comb \bus|cpu2|Selector19~5 (
// Equation(s):
// \bus|cpu2|Selector19~5_combout  = (\bus|cpu2|Selector19~2_combout ) # ((\bus|cpu2|Selector19~3_combout ) # ((\bus|cpu2|state_cb [1] & \bus|cpu2|Selector19~4_combout )))

	.dataa(\bus|cpu2|Selector19~2_combout ),
	.datab(\bus|cpu2|Selector19~3_combout ),
	.datac(\bus|cpu2|state_cb [1]),
	.datad(\bus|cpu2|Selector19~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~5 .lut_mask = 16'hFEEE;
defparam \bus|cpu2|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N3
cycloneii_lcell_ff \bus|cpu2|state_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector19~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state_cb [1]));

// Location: LCFF_X3_Y13_N31
cycloneii_lcell_ff \bus|cpu2|cb1|current_state[1] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|state_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_state [1]));

// Location: LCCOMB_X2_Y13_N8
cycloneii_lcell_comb \bus|cpu2|sm_bus1|writeBack~0 (
// Equation(s):
// \bus|cpu2|sm_bus1|writeBack~0_combout  = (!\bus|cpu2|cb1|current_state [0] & (\bus|cpu2|cb1|current_state [1] & ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [9]))))

	.dataa(\bus|bus_in_cpu2 [8]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|bus_in_cpu2 [9]),
	.datad(\bus|cpu2|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus1|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus1|writeBack~0 .lut_mask = 16'h3200;
defparam \bus|cpu2|sm_bus1|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N27
cycloneii_lcell_ff \bus|cpu2|sm_bus1|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bus|cpu2|sm_bus1|writeBack~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ));

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \bus|bus_in_cpu2~2 (
// Equation(s):
// \bus|bus_in_cpu2~2_combout  = (\bus|cpu1|bus_out [8] & !\bus|state.10~regout )

	.dataa(\bus|cpu1|bus_out [8]),
	.datab(vcc),
	.datac(\bus|state.10~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~2 .lut_mask = 16'h0A0A;
defparam \bus|bus_in_cpu2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N11
cycloneii_lcell_ff \bus|bus_in_cpu2[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [8]));

// Location: LCFF_X4_Y13_N11
cycloneii_lcell_ff \bus|cpu2|cb2|current_state[1] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|state_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_state [1]));

// Location: LCCOMB_X4_Y13_N26
cycloneii_lcell_comb \bus|cpu2|sm_bus2|writeBack~0 (
// Equation(s):
// \bus|cpu2|sm_bus2|writeBack~0_combout  = (!\bus|cpu2|cb2|current_state [0] & (\bus|cpu2|cb2|current_state [1] & ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [9]))))

	.dataa(\bus|cpu2|cb2|current_state [0]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(\bus|bus_in_cpu2 [9]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus2|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus2|writeBack~0 .lut_mask = 16'h5400;
defparam \bus|cpu2|sm_bus2|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N11
cycloneii_lcell_ff \bus|cpu2|sm_bus2|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bus|cpu2|sm_bus2|writeBack~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus2|abortMemoryAccess~regout ));

// Location: LCFF_X4_Y13_N19
cycloneii_lcell_ff \bus|cpu2|cb2|current_address[0] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_address [0]));

// Location: LCCOMB_X4_Y13_N20
cycloneii_lcell_comb \bus|cpu2|Equal4~0 (
// Equation(s):
// \bus|cpu2|Equal4~0_combout  = (\bus|bus_in_cpu2 [5] & (\bus|cpu2|cb2|current_address [1] & (\bus|bus_in_cpu2 [4] $ (!\bus|cpu2|cb2|current_address [0])))) # (!\bus|bus_in_cpu2 [5] & (!\bus|cpu2|cb2|current_address [1] & (\bus|bus_in_cpu2 [4] $ 
// (!\bus|cpu2|cb2|current_address [0]))))

	.dataa(\bus|bus_in_cpu2 [5]),
	.datab(\bus|bus_in_cpu2 [4]),
	.datac(\bus|cpu2|cb2|current_address [1]),
	.datad(\bus|cpu2|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal4~0 .lut_mask = 16'h8421;
defparam \bus|cpu2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N10
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~5 (
// Equation(s):
// \bus|cpu2|bus_out[5]~5_combout  = ((\bus|cpu2|cb2|current_address [2] $ (\bus|bus_in_cpu2 [6])) # (!\bus|cpu2|Equal4~0_combout )) # (!\bus|cpu2|sm_bus2|abortMemoryAccess~regout )

	.dataa(\bus|cpu2|cb2|current_address [2]),
	.datab(\bus|bus_in_cpu2 [6]),
	.datac(\bus|cpu2|sm_bus2|abortMemoryAccess~regout ),
	.datad(\bus|cpu2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~5 .lut_mask = 16'h6FFF;
defparam \bus|cpu2|bus_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N16
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~6 (
// Equation(s):
// \bus|cpu2|bus_out[5]~6_combout  = (\bus|cpu2|bus_out[5]~5_combout  & (((\bus|cpu2|Equal2~1_combout ) # (!\bus|cpu2|sm_bus1|abortMemoryAccess~regout )) # (!\bus|cpu2|Equal2~0_combout )))

	.dataa(\bus|cpu2|Equal2~0_combout ),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ),
	.datad(\bus|cpu2|bus_out[5]~5_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~6 .lut_mask = 16'hDF00;
defparam \bus|cpu2|bus_out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N4
cycloneii_lcell_comb \bus|cpu2|sm_cb2|invalidate~1 (
// Equation(s):
// \bus|cpu2|sm_cb2|invalidate~1_combout  = (\bus|cpu2|sm_cb2|invalidate~0_combout  & (\bus|cpu2|Equal1~0_combout  & (\bus|cpu2|cb2|current_address [2] $ (!\bus|cpu2|address_reg [2]))))

	.dataa(\bus|cpu2|sm_cb2|invalidate~0_combout ),
	.datab(\bus|cpu2|cb2|current_address [2]),
	.datac(\bus|cpu2|address_reg [2]),
	.datad(\bus|cpu2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|invalidate~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|invalidate~1 .lut_mask = 16'h8200;
defparam \bus|cpu2|sm_cb2|invalidate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N5
cycloneii_lcell_ff \bus|cpu2|sm_cb2|invalidate (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|invalidate~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|invalidate~regout ));

// Location: LCCOMB_X2_Y14_N12
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~4 (
// Equation(s):
// \bus|cpu2|bus_out[5]~4_combout  = ((\bus|cpu2|sm_cb2|invalidate~regout ) # (\bus|cpu2|sm_cb1|invalidate~regout )) # (!\bus|cpu2|state.01~regout )

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datad(\bus|cpu2|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~4 .lut_mask = 16'hFFF5;
defparam \bus|cpu2|bus_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N18
cycloneii_lcell_comb \bus|cpu2|Selector8~0 (
// Equation(s):
// \bus|cpu2|Selector8~0_combout  = (\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|state.00~regout ) # ((\bus|cpu2|always0~3_combout  & !\bus|cpu2|bus_out[5]~6_combout ))))

	.dataa(\bus|cpu2|always0~3_combout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|bus_out[5]~6_combout ),
	.datad(\bus|cpu2|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~0 .lut_mask = 16'hCE00;
defparam \bus|cpu2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N18
cycloneii_lcell_comb \bus|cpu2|Selector8~1 (
// Equation(s):
// \bus|cpu2|Selector8~1_combout  = (\bus|cpu2|always0~2_combout  & (((\bus|cpu2|cb2|current_address [0])))) # (!\bus|cpu2|always0~2_combout  & ((\bus|cpu2|activate_sm_cb1~1_combout  & (\bus|cpu2|cb1|current_address [0])) # 
// (!\bus|cpu2|activate_sm_cb1~1_combout  & ((\bus|cpu2|cb2|current_address [0])))))

	.dataa(\bus|cpu2|cb1|current_address [0]),
	.datab(\bus|cpu2|always0~2_combout ),
	.datac(\bus|cpu2|cb2|current_address [0]),
	.datad(\bus|cpu2|activate_sm_cb1~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~1 .lut_mask = 16'hE2F0;
defparam \bus|cpu2|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N8
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~1 (
// Equation(s):
// \bus|cpu2|bus_out[5]~1_combout  = (!\bus|cpu2|state.00~regout  & ((\bus|bus_in_cpu2 [7]) # ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [9]))))

	.dataa(\bus|bus_in_cpu2 [7]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(\bus|bus_in_cpu2 [9]),
	.datad(\bus|cpu2|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~1 .lut_mask = 16'h00FE;
defparam \bus|cpu2|bus_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N22
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~7 (
// Equation(s):
// \bus|cpu2|bus_out[5]~7_combout  = (\bus|cpu2|Equal2~0_combout  & (\bus|cpu2|bus_out[5]~1_combout  & (\bus|cpu2|sm_bus1|abortMemoryAccess~regout  & !\bus|cpu2|Equal2~1_combout )))

	.dataa(\bus|cpu2|Equal2~0_combout ),
	.datab(\bus|cpu2|bus_out[5]~1_combout ),
	.datac(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ),
	.datad(\bus|cpu2|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~7 .lut_mask = 16'h0080;
defparam \bus|cpu2|bus_out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N8
cycloneii_lcell_comb \bus|cpu2|Selector8~2 (
// Equation(s):
// \bus|cpu2|Selector8~2_combout  = (\bus|cpu2|bus_out[5]~5_combout  & ((\bus|cpu2|bus_out[5]~7_combout  & (\bus|cpu2|cb1|current_address [0])) # (!\bus|cpu2|bus_out[5]~7_combout  & ((\bus|cpu2|Selector8~1_combout ))))) # (!\bus|cpu2|bus_out[5]~5_combout  & 
// (((\bus|cpu2|Selector8~1_combout ))))

	.dataa(\bus|cpu2|bus_out[5]~5_combout ),
	.datab(\bus|cpu2|cb1|current_address [0]),
	.datac(\bus|cpu2|Selector8~1_combout ),
	.datad(\bus|cpu2|bus_out[5]~7_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~2 .lut_mask = 16'hD8F0;
defparam \bus|cpu2|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N24
cycloneii_lcell_comb \bus|cpu2|Selector8~3 (
// Equation(s):
// \bus|cpu2|Selector8~3_combout  = (\bus|cpu2|bus_out[5]~4_combout  & (\bus|cpu2|Selector8~0_combout  & ((\bus|cpu2|Selector8~2_combout )))) # (!\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|address_reg [0]) # ((\bus|cpu2|Selector8~0_combout  & 
// \bus|cpu2|Selector8~2_combout ))))

	.dataa(\bus|cpu2|bus_out[5]~4_combout ),
	.datab(\bus|cpu2|Selector8~0_combout ),
	.datac(\bus|cpu2|address_reg [0]),
	.datad(\bus|cpu2|Selector8~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~3 .lut_mask = 16'hDC50;
defparam \bus|cpu2|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N30
cycloneii_lcell_comb \bus|cpu2|always0~4 (
// Equation(s):
// \bus|cpu2|always0~4_combout  = (\bus|cpu2|sm_cb1|invalidate~regout ) # ((\bus|cpu2|sm_cb2|invalidate~regout ) # (!\bus|cpu2|Selector5~0_combout ))

	.dataa(vcc),
	.datab(\bus|cpu2|sm_cb1|invalidate~regout ),
	.datac(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|always0~4 .lut_mask = 16'hFCFF;
defparam \bus|cpu2|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N22
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~3 (
// Equation(s):
// \bus|cpu2|bus_out[5]~3_combout  = (\bus|cpu2|bus_out[5]~2_combout  & ((\bus|cpu2|always0~4_combout ) # (!\bus|cpu2|state.01~regout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|bus_out[5]~2_combout ),
	.datac(vcc),
	.datad(\bus|cpu2|always0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~3 .lut_mask = 16'hCC44;
defparam \bus|cpu2|bus_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N25
cycloneii_lcell_ff \bus|cpu2|bus_out[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector8~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu2|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [4]));

// Location: LCFF_X2_Y12_N25
cycloneii_lcell_ff \bus|cpu1|instruction_reg (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|instruction_reg~regout ));

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \bus|cpu1|address_reg[2]~feeder (
// Equation(s):
// \bus|cpu1|address_reg[2]~feeder_combout  = \SW~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\bus|cpu1|address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N17
cycloneii_lcell_ff \bus|cpu1|address_reg[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_reg [2]));

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Equal0~1 (
// Equation(s):
// \bus|cpu1|Equal0~1_combout  = (\bus|cpu1|Equal0~0_combout  & (\bus|cpu1|cb1|current_address [2] $ (!\bus|cpu1|address_reg [2])))

	.dataa(\bus|cpu1|Equal0~0_combout ),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(\bus|cpu1|address_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal0~1 .lut_mask = 16'h8282;
defparam \bus|cpu1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N8
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux3~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu1|cb1|current_state [0] & (!\bus|cpu1|cb1|current_state [1] & !\bus|cpu1|Equal0~1_combout )) # (!\bus|cpu1|cb1|current_state [0] & ((!\bus|cpu1|Equal0~1_combout ) # 
// (!\bus|cpu1|cb1|current_state [1])))))

	.dataa(\bus|cpu1|cb1|current_state [0]),
	.datab(\bus|cpu1|cb1|current_state [1]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux3~0 .lut_mask = 16'h0107;
defparam \bus|cpu1|sm_cb1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N9
cycloneii_lcell_ff \bus|cpu1|sm_cb1|readMiss (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|readMiss~regout ));

// Location: LCFF_X3_Y12_N11
cycloneii_lcell_ff \bus|cpu1|cb2|current_state[0] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_state [0]));

// Location: LCCOMB_X3_Y12_N8
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux0~2 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux0~2_combout  = \bus|cpu1|cb2|current_state [1] $ (\bus|cpu1|cb2|current_state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux0~2 .lut_mask = 16'h0FF0;
defparam \bus|cpu1|sm_cb2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N10
cycloneii_lcell_comb \bus|cpu1|sm_bus2|currentState[0]~0 (
// Equation(s):
// \bus|cpu1|sm_bus2|currentState[0]~0_combout  = (\bus|cpu1|cb2|current_state [1] & (((\bus|cpu1|cb2|current_state [0]) # (!\bus|bus_in_cpu1 [8])))) # (!\bus|cpu1|cb2|current_state [1] & (((!\bus|bus_in_cpu1 [7] & !\bus|bus_in_cpu1 [8])) # 
// (!\bus|cpu1|cb2|current_state [0])))

	.dataa(\bus|bus_in_cpu1 [7]),
	.datab(\bus|cpu1|cb2|current_state [1]),
	.datac(\bus|cpu1|cb2|current_state [0]),
	.datad(\bus|bus_in_cpu1 [8]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus2|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus2|currentState[0]~0 .lut_mask = 16'hC3DF;
defparam \bus|cpu1|sm_bus2|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N4
cycloneii_lcell_comb \bus|cpu1|sm_bus2|currentState[0]~1 (
// Equation(s):
// \bus|cpu1|sm_bus2|currentState[0]~1_combout  = (\bus|bus_in_cpu1 [9] & ((\bus|cpu1|sm_cb2|Mux0~2_combout ) # ((\bus|cpu1|sm_bus2|currentState [0] & \bus|cpu1|sm_bus2|currentState[0]~0_combout )))) # (!\bus|bus_in_cpu1 [9] & 
// (((\bus|cpu1|sm_bus2|currentState [0] & \bus|cpu1|sm_bus2|currentState[0]~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|cpu1|sm_cb2|Mux0~2_combout ),
	.datac(\bus|cpu1|sm_bus2|currentState [0]),
	.datad(\bus|cpu1|sm_bus2|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus2|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus2|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu1|sm_bus2|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N5
cycloneii_lcell_ff \bus|cpu1|sm_bus2|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus2|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus2|currentState [0]));

// Location: LCCOMB_X2_Y14_N4
cycloneii_lcell_comb \bus|cpu2|Selector5~1 (
// Equation(s):
// \bus|cpu2|Selector5~1_combout  = (\bus|cpu2|state.01~regout  & (((\bus|cpu2|bus_out [7] & \bus|cpu2|Selector5~0_combout )) # (!\bus|cpu2|always0~2_combout )))

	.dataa(\bus|cpu2|bus_out [7]),
	.datab(\bus|cpu2|Selector5~0_combout ),
	.datac(\bus|cpu2|always0~2_combout ),
	.datad(\bus|cpu2|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~1 .lut_mask = 16'h8F00;
defparam \bus|cpu2|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \bus|cpu2|Selector5~2 (
// Equation(s):
// \bus|cpu2|Selector5~2_combout  = (\bus|cpu2|Selector5~1_combout ) # ((!\bus|cpu2|bus_out[5]~2_combout  & \bus|cpu2|bus_out [7]))

	.dataa(vcc),
	.datab(\bus|cpu2|bus_out[5]~2_combout ),
	.datac(\bus|cpu2|bus_out [7]),
	.datad(\bus|cpu2|Selector5~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~2 .lut_mask = 16'hFF30;
defparam \bus|cpu2|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N1
cycloneii_lcell_ff \bus|cpu2|bus_out[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [7]));

// Location: LCCOMB_X2_Y14_N10
cycloneii_lcell_comb \bus|bus_in_cpu1~0 (
// Equation(s):
// \bus|bus_in_cpu1~0_combout  = (!\bus|state.01~regout  & \bus|cpu2|bus_out [7])

	.dataa(vcc),
	.datab(\bus|state.01~regout ),
	.datac(\bus|cpu2|bus_out [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~0 .lut_mask = 16'h3030;
defparam \bus|bus_in_cpu1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N12
cycloneii_lcell_comb \bus|bus_in_cpu1[7]~feeder (
// Equation(s):
// \bus|bus_in_cpu1[7]~feeder_combout  = \bus|bus_in_cpu1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|bus_in_cpu1~0_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1[7]~feeder .lut_mask = 16'hFF00;
defparam \bus|bus_in_cpu1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N13
cycloneii_lcell_ff \bus|bus_in_cpu1[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [7]));

// Location: LCCOMB_X2_Y13_N22
cycloneii_lcell_comb \bus|cpu1|Selector28~1 (
// Equation(s):
// \bus|cpu1|Selector28~1_combout  = (!\bus|cpu1|state.00~regout  & ((\bus|bus_in_cpu1 [8]) # ((\bus|bus_in_cpu1 [9]) # (\bus|bus_in_cpu1 [7]))))

	.dataa(\bus|bus_in_cpu1 [8]),
	.datab(\bus|bus_in_cpu1 [9]),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|bus_in_cpu1 [7]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~1 .lut_mask = 16'h0F0E;
defparam \bus|cpu1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector20~10 (
// Equation(s):
// \bus|cpu1|Selector20~10_combout  = (\bus|cpu1|sm_bus1|currentState [0] & ((\bus|bus_in_cpu1 [7]) # ((\bus|bus_in_cpu1 [8]) # (\bus|bus_in_cpu1 [9]))))

	.dataa(\bus|cpu1|sm_bus1|currentState [0]),
	.datab(\bus|bus_in_cpu1 [7]),
	.datac(\bus|bus_in_cpu1 [8]),
	.datad(\bus|bus_in_cpu1 [9]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~10 .lut_mask = 16'hAAA8;
defparam \bus|cpu1|Selector20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N26
cycloneii_lcell_comb \bus|cpu1|state~13 (
// Equation(s):
// \bus|cpu1|state~13_combout  = (\bus|cpu1|cb1|current_state [1]) # (\bus|cpu1|sm_bus1|currentState [0] $ (\bus|cpu1|cb1|current_state [0]))

	.dataa(\bus|cpu1|sm_bus1|currentState [0]),
	.datab(vcc),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|state~13 .lut_mask = 16'hF5FA;
defparam \bus|cpu1|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N16
cycloneii_lcell_comb \bus|cpu1|state~14 (
// Equation(s):
// \bus|cpu1|state~14_combout  = (\bus|cpu1|Equal2~0_combout  & (\bus|cpu1|state~13_combout  & (\bus|bus_in_cpu1 [6] $ (!\bus|cpu1|cb1|current_address [2]))))

	.dataa(\bus|bus_in_cpu1 [6]),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(\bus|cpu1|Equal2~0_combout ),
	.datad(\bus|cpu1|state~13_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|state~14 .lut_mask = 16'h9000;
defparam \bus|cpu1|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneii_lcell_comb \bus|cpu1|Selector20~5 (
// Equation(s):
// \bus|cpu1|Selector20~5_combout  = (!\bus|cpu1|state.00~regout  & ((\bus|cpu1|state~14_combout  & ((\bus|cpu1|Selector20~10_combout ))) # (!\bus|cpu1|state~14_combout  & (\bus|cpu1|state_cb [0]))))

	.dataa(\bus|cpu1|state_cb [0]),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\bus|cpu1|Selector20~10_combout ),
	.datad(\bus|cpu1|state~14_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~5 .lut_mask = 16'h3022;
defparam \bus|cpu1|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N30
cycloneii_lcell_comb \bus|cpu1|Selector20~6 (
// Equation(s):
// \bus|cpu1|Selector20~6_combout  = (\bus|cpu1|state~12_combout  & (\bus|cpu1|sm_bus2|currentState [0] & (\bus|cpu1|Selector28~1_combout ))) # (!\bus|cpu1|state~12_combout  & (((\bus|cpu1|Selector20~5_combout ))))

	.dataa(\bus|cpu1|state~12_combout ),
	.datab(\bus|cpu1|sm_bus2|currentState [0]),
	.datac(\bus|cpu1|Selector28~1_combout ),
	.datad(\bus|cpu1|Selector20~5_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~6 .lut_mask = 16'hD580;
defparam \bus|cpu1|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \bus|cpu1|Selector16~0 (
// Equation(s):
// \bus|cpu1|Selector16~0_combout  = (\bus|cpu1|state.11~regout  & !\bus|bus_in_cpu1 [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|state.11~regout ),
	.datad(\bus|bus_in_cpu1 [10]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector16~0 .lut_mask = 16'h00F0;
defparam \bus|cpu1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N26
cycloneii_lcell_comb \bus|cpu1|Selector16~1 (
// Equation(s):
// \bus|cpu1|Selector16~1_combout  = (\bus|cpu1|Selector16~0_combout ) # ((\bus|cpu1|state.01~regout  & ((!\bus|cpu1|always0~2_combout ) # (!\bus|cpu1|Selector5~0_combout ))))

	.dataa(\bus|cpu1|Selector5~0_combout ),
	.datab(\bus|cpu1|Selector16~0_combout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector16~1 .lut_mask = 16'hDCFC;
defparam \bus|cpu1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N27
cycloneii_lcell_ff \bus|cpu1|state.11 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.11~regout ));

// Location: LCCOMB_X2_Y11_N24
cycloneii_lcell_comb \bus|cpu1|Selector13~3 (
// Equation(s):
// \bus|cpu1|Selector13~3_combout  = (\bus|cpu1|state.10~regout ) # ((\bus|bus_in_cpu1 [10] & \bus|cpu1|state.11~regout ))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu1 [10]),
	.datac(\bus|cpu1|state.10~regout ),
	.datad(\bus|cpu1|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~3 .lut_mask = 16'hFCF0;
defparam \bus|cpu1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N18
cycloneii_lcell_comb \bus|cpu1|Selector15~2 (
// Equation(s):
// \bus|cpu1|Selector15~2_combout  = (\bus|cpu1|Selector13~3_combout  & (((\bus|bus_in_cpu1 [10])))) # (!\bus|cpu1|Selector13~3_combout  & (\bus|cpu1|instruction_reg~regout  & ((\bus|cpu1|state.01~regout ))))

	.dataa(\bus|cpu1|instruction_reg~regout ),
	.datab(\bus|bus_in_cpu1 [10]),
	.datac(\bus|cpu1|Selector13~3_combout ),
	.datad(\bus|cpu1|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~2 .lut_mask = 16'hCAC0;
defparam \bus|cpu1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N16
cycloneii_lcell_comb \bus|cpu1|always0~4 (
// Equation(s):
// \bus|cpu1|always0~4_combout  = (\bus|cpu1|sm_cb2|invalidate~regout ) # ((\bus|cpu1|sm_cb1|invalidate~regout ) # (!\bus|cpu1|Selector5~0_combout ))

	.dataa(vcc),
	.datab(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datac(\bus|cpu1|sm_cb1|invalidate~regout ),
	.datad(\bus|cpu1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|always0~4 .lut_mask = 16'hFCFF;
defparam \bus|cpu1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N8
cycloneii_lcell_comb \bus|cpu1|Selector15~1 (
// Equation(s):
// \bus|cpu1|Selector15~1_combout  = (\bus|cpu1|Selector15~0_combout ) # ((\bus|cpu1|state.01~regout  & (!\bus|cpu1|Selector13~3_combout  & !\bus|cpu1|always0~4_combout )))

	.dataa(\bus|cpu1|Selector15~0_combout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|Selector13~3_combout ),
	.datad(\bus|cpu1|always0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~1 .lut_mask = 16'hAAAE;
defparam \bus|cpu1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N22
cycloneii_lcell_comb \bus|cpu1|Selector13~1 (
// Equation(s):
// \bus|cpu1|Selector13~1_combout  = (\bus|cpu1|always0~3_combout  & (\bus|cpu1|Selector13~0_combout  & ((\bus|cpu1|state~14_combout ) # (\bus|cpu1|state~12_combout ))))

	.dataa(\bus|cpu1|always0~3_combout ),
	.datab(\bus|cpu1|Selector13~0_combout ),
	.datac(\bus|cpu1|state~14_combout ),
	.datad(\bus|cpu1|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~1 .lut_mask = 16'h8880;
defparam \bus|cpu1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneii_lcell_comb \bus|cpu1|Selector15~3 (
// Equation(s):
// \bus|cpu1|Selector15~3_combout  = (\bus|cpu1|Selector15~1_combout  & (((\bus|cpu1|Selector15~2_combout ) # (\bus|cpu1|Selector13~1_combout )))) # (!\bus|cpu1|Selector15~1_combout  & (!\bus|cpu1|state.00~regout  & ((\bus|cpu1|Selector13~1_combout ))))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|Selector15~2_combout ),
	.datac(\bus|cpu1|Selector15~1_combout ),
	.datad(\bus|cpu1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~3 .lut_mask = 16'hF5C0;
defparam \bus|cpu1|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N29
cycloneii_lcell_ff \bus|cpu1|state.10 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector15~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.10~regout ));

// Location: LCCOMB_X2_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector20~7 (
// Equation(s):
// \bus|cpu1|Selector20~7_combout  = (\bus|cpu1|Selector16~0_combout ) # ((\bus|cpu1|bus_out~0_combout ) # ((\bus|cpu1|state.10~regout ) # (\bus|cpu1|Selector19~4_combout )))

	.dataa(\bus|cpu1|Selector16~0_combout ),
	.datab(\bus|cpu1|bus_out~0_combout ),
	.datac(\bus|cpu1|state.10~regout ),
	.datad(\bus|cpu1|Selector19~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~7 .lut_mask = 16'hFFFE;
defparam \bus|cpu1|Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N0
cycloneii_lcell_comb \bus|cpu1|Selector20~8 (
// Equation(s):
// \bus|cpu1|Selector20~8_combout  = (\bus|cpu1|Selector20~9_combout ) # ((\bus|cpu1|Selector20~6_combout ) # ((\bus|cpu1|state_cb [0] & \bus|cpu1|Selector20~7_combout )))

	.dataa(\bus|cpu1|Selector20~9_combout ),
	.datab(\bus|cpu1|Selector20~6_combout ),
	.datac(\bus|cpu1|state_cb [0]),
	.datad(\bus|cpu1|Selector20~7_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~8 .lut_mask = 16'hFEEE;
defparam \bus|cpu1|Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N1
cycloneii_lcell_ff \bus|cpu1|state_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector20~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state_cb [0]));

// Location: LCFF_X5_Y12_N3
cycloneii_lcell_ff \bus|cpu1|cb1|current_state[0] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_state [0]));

// Location: LCCOMB_X1_Y12_N2
cycloneii_lcell_comb \bus|cpu1|sm_cb1|invalidate~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|invalidate~0_combout  = (\SW~combout [14] & (!\bus|cpu1|cb1|current_state [1] & \bus|cpu1|cb1|current_state [0]))

	.dataa(vcc),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|invalidate~0 .lut_mask = 16'h0C00;
defparam \bus|cpu1|sm_cb1|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \bus|cpu1|sm_cb1|invalidate~1 (
// Equation(s):
// \bus|cpu1|sm_cb1|invalidate~1_combout  = (\bus|cpu1|Equal0~0_combout  & (\bus|cpu1|sm_cb1|invalidate~0_combout  & (\bus|cpu1|address_reg [2] $ (!\bus|cpu1|cb1|current_address [2]))))

	.dataa(\bus|cpu1|Equal0~0_combout ),
	.datab(\bus|cpu1|sm_cb1|invalidate~0_combout ),
	.datac(\bus|cpu1|address_reg [2]),
	.datad(\bus|cpu1|cb1|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|invalidate~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|invalidate~1 .lut_mask = 16'h8008;
defparam \bus|cpu1|sm_cb1|invalidate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N31
cycloneii_lcell_ff \bus|cpu1|sm_cb1|invalidate (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|sm_cb1|invalidate~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|invalidate~regout ));

// Location: LCCOMB_X2_Y12_N12
cycloneii_lcell_comb \bus|cpu1|always0~2 (
// Equation(s):
// \bus|cpu1|always0~2_combout  = (!\bus|cpu1|sm_cb1|invalidate~regout  & !\bus|cpu1|sm_cb2|invalidate~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|sm_cb1|invalidate~regout ),
	.datad(\bus|cpu1|sm_cb2|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|always0~2 .lut_mask = 16'h000F;
defparam \bus|cpu1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Selector28~2 (
// Equation(s):
// \bus|cpu1|Selector28~2_combout  = (\bus|cpu1|state.01~regout  & (\bus|cpu1|Selector5~0_combout  & (\bus|cpu1|instruction_reg~regout  & \bus|cpu1|always0~2_combout )))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|Selector5~0_combout ),
	.datac(\bus|cpu1|instruction_reg~regout ),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~2 .lut_mask = 16'h8000;
defparam \bus|cpu1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N8
cycloneii_lcell_comb \bus|cpu1|Selector28~0 (
// Equation(s):
// \bus|cpu1|Selector28~0_combout  = (\bus|bus_in_cpu1 [10] & \bus|cpu1|state.11~regout )

	.dataa(vcc),
	.datab(\bus|bus_in_cpu1 [10]),
	.datac(\bus|cpu1|state.11~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~0 .lut_mask = 16'hC0C0;
defparam \bus|cpu1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N10
cycloneii_lcell_comb \bus|cpu1|Selector28~3 (
// Equation(s):
// \bus|cpu1|Selector28~3_combout  = (\bus|cpu1|Selector28~1_combout  & ((\bus|cpu1|state~12_combout ) # ((\bus|cpu1|address_reg [0] & \bus|cpu1|Selector28~0_combout )))) # (!\bus|cpu1|Selector28~1_combout  & (\bus|cpu1|address_reg [0] & 
// (\bus|cpu1|Selector28~0_combout )))

	.dataa(\bus|cpu1|Selector28~1_combout ),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|Selector28~0_combout ),
	.datad(\bus|cpu1|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~3 .lut_mask = 16'hEAC0;
defparam \bus|cpu1|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N30
cycloneii_lcell_comb \bus|cpu1|Selector28~4 (
// Equation(s):
// \bus|cpu1|Selector28~4_combout  = (\bus|cpu1|Selector28~3_combout ) # ((\bus|cpu1|address_reg [0] & \bus|cpu1|Selector28~2_combout ))

	.dataa(vcc),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|Selector28~2_combout ),
	.datad(\bus|cpu1|Selector28~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~4 .lut_mask = 16'hFFC0;
defparam \bus|cpu1|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y11_N31
cycloneii_lcell_ff \bus|cpu1|write_cb2 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector28~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|write_cb2~regout ));

// Location: LCFF_X3_Y12_N9
cycloneii_lcell_ff \bus|cpu1|cb2|current_state[1] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_state [1]));

// Location: LCCOMB_X1_Y11_N12
cycloneii_lcell_comb \bus|cpu1|Equal1~1 (
// Equation(s):
// \bus|cpu1|Equal1~1_combout  = (\bus|cpu1|Equal1~0_combout  & (\bus|cpu1|address_reg [2] $ (!\bus|cpu1|cb2|current_address [2])))

	.dataa(vcc),
	.datab(\bus|cpu1|address_reg [2]),
	.datac(\bus|cpu1|Equal1~0_combout ),
	.datad(\bus|cpu1|cb2|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal1~1 .lut_mask = 16'hC030;
defparam \bus|cpu1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux3~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu1|cb2|current_state [0] & (!\bus|cpu1|cb2|current_state [1] & !\bus|cpu1|Equal1~1_combout )) # (!\bus|cpu1|cb2|current_state [0] & ((!\bus|cpu1|Equal1~1_combout ) # 
// (!\bus|cpu1|cb2|current_state [1])))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\bus|cpu1|cb2|current_state [1]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux3~0 .lut_mask = 16'h0107;
defparam \bus|cpu1|sm_cb2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N1
cycloneii_lcell_ff \bus|cpu1|sm_cb2|readMiss (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|readMiss~regout ));

// Location: LCCOMB_X1_Y11_N14
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux0~3 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu1|cb2|current_state [0] & (!\bus|cpu1|cb2|current_state [1] & !\bus|cpu1|Equal1~1_combout )) # (!\bus|cpu1|cb2|current_state [0] & ((!\bus|cpu1|Equal1~1_combout ) # 
// (!\bus|cpu1|cb2|current_state [1])))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\bus|cpu1|cb2|current_state [1]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux0~3 .lut_mask = 16'h1070;
defparam \bus|cpu1|sm_cb2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N15
cycloneii_lcell_ff \bus|cpu1|sm_cb2|writeMiss (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|writeMiss~regout ));

// Location: LCCOMB_X2_Y12_N14
cycloneii_lcell_comb \bus|cpu1|Selector5~0 (
// Equation(s):
// \bus|cpu1|Selector5~0_combout  = (!\bus|cpu1|sm_cb1|writeMiss~regout  & (!\bus|cpu1|sm_cb1|readMiss~regout  & (!\bus|cpu1|sm_cb2|readMiss~regout  & !\bus|cpu1|sm_cb2|writeMiss~regout )))

	.dataa(\bus|cpu1|sm_cb1|writeMiss~regout ),
	.datab(\bus|cpu1|sm_cb1|readMiss~regout ),
	.datac(\bus|cpu1|sm_cb2|readMiss~regout ),
	.datad(\bus|cpu1|sm_cb2|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~0 .lut_mask = 16'h0001;
defparam \bus|cpu1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Selector19~4 (
// Equation(s):
// \bus|cpu1|Selector19~4_combout  = (\bus|cpu1|state.01~regout  & (((!\bus|cpu1|always0~2_combout ) # (!\bus|cpu1|Selector5~0_combout )) # (!\bus|cpu1|instruction_reg~regout )))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~4 .lut_mask = 16'h2AAA;
defparam \bus|cpu1|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N8
cycloneii_lcell_comb \bus|cpu1|sm_cb1|newState[1]~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|newState[1]~0_combout  = (\bus|cpu1|cb1|current_state [1] & ((\bus|cpu1|cb1|current_state [0] & (\bus|cpu1|sm_cb1|newState [1])) # (!\bus|cpu1|cb1|current_state [0] & ((\SW~combout [14]))))) # (!\bus|cpu1|cb1|current_state [1] & 
// (((\SW~combout [14]))))

	.dataa(\bus|cpu1|sm_cb1|newState [1]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|newState[1]~0 .lut_mask = 16'hACCC;
defparam \bus|cpu1|sm_cb1|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \bus|cpu1|sm_cb1|newState[1]~1 (
// Equation(s):
// \bus|cpu1|sm_cb1|newState[1]~1_combout  = (\bus|cpu1|sm_cb1|newState[1]~0_combout ) # ((\bus|cpu1|cb1|current_state [1] & (!\bus|cpu1|cb1|current_state [0] & \bus|cpu1|Equal0~1_combout )))

	.dataa(\bus|cpu1|cb1|current_state [1]),
	.datab(\bus|cpu1|cb1|current_state [0]),
	.datac(\bus|cpu1|sm_cb1|newState[1]~0_combout ),
	.datad(\bus|cpu1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|newState[1]~1 .lut_mask = 16'hF2F0;
defparam \bus|cpu1|sm_cb1|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N7
cycloneii_lcell_ff \bus|cpu1|sm_cb1|newState[1] (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|newState [1]));

// Location: LCCOMB_X1_Y11_N20
cycloneii_lcell_comb \bus|cpu1|sm_cb2|newState[1]~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|newState[1]~0_combout  = (\bus|cpu1|cb2|current_state [0] & ((\bus|cpu1|cb2|current_state [1] & (\bus|cpu1|sm_cb2|newState [1])) # (!\bus|cpu1|cb2|current_state [1] & ((\SW~combout [14]))))) # (!\bus|cpu1|cb2|current_state [0] & 
// (((\SW~combout [14]))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\bus|cpu1|sm_cb2|newState [1]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu1|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|newState[1]~0 .lut_mask = 16'hD8F0;
defparam \bus|cpu1|sm_cb2|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneii_lcell_comb \bus|cpu1|sm_cb2|newState[1]~1 (
// Equation(s):
// \bus|cpu1|sm_cb2|newState[1]~1_combout  = (\bus|cpu1|sm_cb2|newState[1]~0_combout ) # ((!\bus|cpu1|cb2|current_state [0] & (\bus|cpu1|cb2|current_state [1] & \bus|cpu1|Equal1~1_combout )))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\bus|cpu1|cb2|current_state [1]),
	.datac(\bus|cpu1|sm_cb2|newState[1]~0_combout ),
	.datad(\bus|cpu1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|newState[1]~1 .lut_mask = 16'hF4F0;
defparam \bus|cpu1|sm_cb2|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N3
cycloneii_lcell_ff \bus|cpu1|sm_cb2|newState[1] (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|newState [1]));

// Location: LCCOMB_X2_Y12_N30
cycloneii_lcell_comb \bus|cpu1|Selector19~1 (
// Equation(s):
// \bus|cpu1|Selector19~1_combout  = (\bus|cpu1|address_reg [0] & ((\bus|cpu1|sm_cb2|newState [1]))) # (!\bus|cpu1|address_reg [0] & (\bus|cpu1|sm_cb1|newState [1]))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(\bus|cpu1|sm_cb1|newState [1]),
	.datac(vcc),
	.datad(\bus|cpu1|sm_cb2|newState [1]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~1 .lut_mask = 16'hEE44;
defparam \bus|cpu1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N18
cycloneii_lcell_comb \bus|cpu1|Selector19~2 (
// Equation(s):
// \bus|cpu1|Selector19~2_combout  = (\bus|cpu1|Selector19~0_combout ) # ((\bus|cpu1|Selector19~1_combout  & ((\bus|cpu1|Selector28~0_combout ) # (\bus|cpu1|Selector28~2_combout ))))

	.dataa(\bus|cpu1|Selector19~0_combout ),
	.datab(\bus|cpu1|Selector28~0_combout ),
	.datac(\bus|cpu1|Selector28~2_combout ),
	.datad(\bus|cpu1|Selector19~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~2 .lut_mask = 16'hFEAA;
defparam \bus|cpu1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N2
cycloneii_lcell_comb \bus|cpu1|Selector19~5 (
// Equation(s):
// \bus|cpu1|Selector19~5_combout  = (\bus|cpu1|Selector19~3_combout ) # ((\bus|cpu1|Selector19~2_combout ) # ((\bus|cpu1|Selector19~4_combout  & \bus|cpu1|state_cb [1])))

	.dataa(\bus|cpu1|Selector19~3_combout ),
	.datab(\bus|cpu1|Selector19~4_combout ),
	.datac(\bus|cpu1|state_cb [1]),
	.datad(\bus|cpu1|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~5 .lut_mask = 16'hFFEA;
defparam \bus|cpu1|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N3
cycloneii_lcell_ff \bus|cpu1|state_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector19~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state_cb [1]));

// Location: LCCOMB_X5_Y12_N20
cycloneii_lcell_comb \bus|cpu1|cb1|current_state[1]~feeder (
// Equation(s):
// \bus|cpu1|cb1|current_state[1]~feeder_combout  = \bus|cpu1|state_cb [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|state_cb [1]),
	.cin(gnd),
	.combout(\bus|cpu1|cb1|current_state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb1|current_state[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|cb1|current_state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N21
cycloneii_lcell_ff \bus|cpu1|cb1|current_state[1] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu1|cb1|current_state[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_state [1]));

// Location: LCCOMB_X5_Y12_N22
cycloneii_lcell_comb \bus|cpu1|sm_bus1|writeBack~0 (
// Equation(s):
// \bus|cpu1|sm_bus1|writeBack~0_combout  = (\bus|cpu1|cb1|current_state [1] & (!\bus|cpu1|cb1|current_state [0] & ((\bus|bus_in_cpu1 [9]) # (\bus|bus_in_cpu1 [8]))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|bus_in_cpu1 [8]),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus1|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus1|writeBack~0 .lut_mask = 16'h00E0;
defparam \bus|cpu1|sm_bus1|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N23
cycloneii_lcell_ff \bus|cpu1|sm_bus1|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus1|writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ));

// Location: LCCOMB_X4_Y12_N22
cycloneii_lcell_comb \bus|cpu1|bus_out[5]~5 (
// Equation(s):
// \bus|cpu1|bus_out[5]~5_combout  = (\bus|cpu1|bus_out[5]~4_combout  & ((\bus|cpu1|Equal2~1_combout ) # ((!\bus|cpu1|Equal2~0_combout ) # (!\bus|cpu1|sm_bus1|abortMemoryAccess~regout ))))

	.dataa(\bus|cpu1|Equal2~1_combout ),
	.datab(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ),
	.datac(\bus|cpu1|Equal2~0_combout ),
	.datad(\bus|cpu1|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[5]~5 .lut_mask = 16'hBF00;
defparam \bus|cpu1|bus_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Selector8~0 (
// Equation(s):
// \bus|cpu1|Selector8~0_combout  = (\bus|cpu1|bus_out[5]~3_combout  & ((\bus|cpu1|state.00~regout ) # ((\bus|cpu1|always0~3_combout  & !\bus|cpu1|bus_out[5]~5_combout ))))

	.dataa(\bus|cpu1|always0~3_combout ),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\bus|cpu1|bus_out[5]~3_combout ),
	.datad(\bus|cpu1|bus_out[5]~5_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~0 .lut_mask = 16'hC0E0;
defparam \bus|cpu1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N22
cycloneii_lcell_comb \bus|cpu2|Selector6~0 (
// Equation(s):
// \bus|cpu2|Selector6~0_combout  = (\bus|cpu2|always0~2_combout  & (((\bus|cpu2|cb2|current_address [2])))) # (!\bus|cpu2|always0~2_combout  & ((\bus|cpu2|activate_sm_cb1~1_combout  & ((\bus|cpu2|cb1|current_address [2]))) # 
// (!\bus|cpu2|activate_sm_cb1~1_combout  & (\bus|cpu2|cb2|current_address [2]))))

	.dataa(\bus|cpu2|always0~2_combout ),
	.datab(\bus|cpu2|activate_sm_cb1~1_combout ),
	.datac(\bus|cpu2|cb2|current_address [2]),
	.datad(\bus|cpu2|cb1|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector6~0 .lut_mask = 16'hF4B0;
defparam \bus|cpu2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N14
cycloneii_lcell_comb \bus|cpu2|Selector6~1 (
// Equation(s):
// \bus|cpu2|Selector6~1_combout  = (\bus|cpu2|bus_out[5]~7_combout  & ((\bus|cpu2|bus_out[5]~5_combout  & (\bus|cpu2|cb1|current_address [2])) # (!\bus|cpu2|bus_out[5]~5_combout  & ((\bus|cpu2|Selector6~0_combout ))))) # (!\bus|cpu2|bus_out[5]~7_combout  & 
// (((\bus|cpu2|Selector6~0_combout ))))

	.dataa(\bus|cpu2|bus_out[5]~7_combout ),
	.datab(\bus|cpu2|bus_out[5]~5_combout ),
	.datac(\bus|cpu2|cb1|current_address [2]),
	.datad(\bus|cpu2|Selector6~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector6~1 .lut_mask = 16'hF780;
defparam \bus|cpu2|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N16
cycloneii_lcell_comb \bus|cpu2|Selector6~2 (
// Equation(s):
// \bus|cpu2|Selector6~2_combout  = (\bus|cpu2|bus_out[5]~4_combout  & (((\bus|cpu2|Selector6~1_combout  & \bus|cpu2|Selector8~0_combout )))) # (!\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|address_reg [2]) # ((\bus|cpu2|Selector6~1_combout  & 
// \bus|cpu2|Selector8~0_combout ))))

	.dataa(\bus|cpu2|bus_out[5]~4_combout ),
	.datab(\bus|cpu2|address_reg [2]),
	.datac(\bus|cpu2|Selector6~1_combout ),
	.datad(\bus|cpu2|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector6~2 .lut_mask = 16'hF444;
defparam \bus|cpu2|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N17
cycloneii_lcell_ff \bus|cpu2|bus_out[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector6~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu2|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [6]));

// Location: LCCOMB_X2_Y13_N2
cycloneii_lcell_comb \bus|bus_in_cpu1~6 (
// Equation(s):
// \bus|bus_in_cpu1~6_combout  = (\bus|state.01~regout  & (\bus|memory_address [2])) # (!\bus|state.01~regout  & ((\bus|cpu2|bus_out [6])))

	.dataa(\bus|memory_address [2]),
	.datab(\bus|state.01~regout ),
	.datac(\bus|cpu2|bus_out [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~6 .lut_mask = 16'hB8B8;
defparam \bus|bus_in_cpu1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N3
cycloneii_lcell_ff \bus|bus_in_cpu1[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [6]));

// Location: LCCOMB_X5_Y12_N4
cycloneii_lcell_comb \bus|cpu1|Equal2~1 (
// Equation(s):
// \bus|cpu1|Equal2~1_combout  = \bus|cpu1|cb1|current_address [2] $ (\bus|bus_in_cpu1 [6])

	.dataa(vcc),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(vcc),
	.datad(\bus|bus_in_cpu1 [6]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal2~1 .lut_mask = 16'h33CC;
defparam \bus|cpu1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneii_lcell_comb \bus|cpu1|bus_out[5]~6 (
// Equation(s):
// \bus|cpu1|bus_out[5]~6_combout  = (\bus|cpu1|Equal2~0_combout  & (\bus|cpu1|sm_bus1|abortMemoryAccess~regout  & (\bus|cpu1|Selector28~1_combout  & !\bus|cpu1|Equal2~1_combout )))

	.dataa(\bus|cpu1|Equal2~0_combout ),
	.datab(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ),
	.datac(\bus|cpu1|Selector28~1_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[5]~6 .lut_mask = 16'h0080;
defparam \bus|cpu1|bus_out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector23~0 (
// Equation(s):
// \bus|cpu1|Selector23~0_combout  = (\bus|cpu1|state~12_combout  & (\bus|cpu1|cb2|current_address [0])) # (!\bus|cpu1|state~12_combout  & ((\bus|cpu1|cb1|current_address [0])))

	.dataa(\bus|cpu1|cb2|current_address [0]),
	.datab(\bus|cpu1|cb1|current_address [0]),
	.datac(vcc),
	.datad(\bus|cpu1|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector23~0 .lut_mask = 16'hAACC;
defparam \bus|cpu1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N26
cycloneii_lcell_comb \bus|cpu1|address_cb[0]~3 (
// Equation(s):
// \bus|cpu1|address_cb[0]~3_combout  = (((!\bus|cpu1|always0~2_combout ) # (!\bus|cpu1|Selector5~0_combout )) # (!\bus|cpu1|instruction_reg~regout )) # (!\bus|cpu1|state.01~regout )

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|address_cb[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_cb[0]~3 .lut_mask = 16'h7FFF;
defparam \bus|cpu1|address_cb[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N4
cycloneii_lcell_comb \bus|cpu1|address_cb[0]~2 (
// Equation(s):
// \bus|cpu1|address_cb[0]~2_combout  = ((\bus|cpu1|state.00~regout ) # ((!\bus|cpu1|state~12_combout  & !\bus|cpu1|state~14_combout ))) # (!\bus|cpu1|always0~3_combout )

	.dataa(\bus|cpu1|always0~3_combout ),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\bus|cpu1|state~12_combout ),
	.datad(\bus|cpu1|state~14_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|address_cb[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_cb[0]~2 .lut_mask = 16'hDDDF;
defparam \bus|cpu1|address_cb[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N18
cycloneii_lcell_comb \bus|cpu1|address_cb[0]~4 (
// Equation(s):
// \bus|cpu1|address_cb[0]~4_combout  = (((\bus|cpu1|state.11~regout  & \bus|bus_in_cpu1 [10])) # (!\bus|cpu1|address_cb[0]~2_combout )) # (!\bus|cpu1|address_cb[0]~3_combout )

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(\bus|bus_in_cpu1 [10]),
	.datac(\bus|cpu1|address_cb[0]~3_combout ),
	.datad(\bus|cpu1|address_cb[0]~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|address_cb[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_cb[0]~4 .lut_mask = 16'h8FFF;
defparam \bus|cpu1|address_cb[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N11
cycloneii_lcell_ff \bus|cpu1|address_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector23~0_combout ),
	.sdata(\bus|cpu1|address_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu1|state.00~regout ),
	.ena(\bus|cpu1|address_cb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_cb [0]));

// Location: LCCOMB_X5_Y12_N14
cycloneii_lcell_comb \bus|cpu1|cb1|current_address[0]~feeder (
// Equation(s):
// \bus|cpu1|cb1|current_address[0]~feeder_combout  = \bus|cpu1|address_cb [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|address_cb [0]),
	.cin(gnd),
	.combout(\bus|cpu1|cb1|current_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb1|current_address[0]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|cb1|current_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N15
cycloneii_lcell_ff \bus|cpu1|cb1|current_address[0] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu1|cb1|current_address[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_address [0]));

// Location: LCFF_X3_Y12_N7
cycloneii_lcell_ff \bus|cpu1|cb2|current_address[0] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_address [0]));

// Location: LCCOMB_X3_Y12_N6
cycloneii_lcell_comb \bus|cpu1|Selector8~1 (
// Equation(s):
// \bus|cpu1|Selector8~1_combout  = (\bus|cpu1|activate_sm_cb1~1_combout  & ((\bus|cpu1|always0~2_combout  & ((\bus|cpu1|cb2|current_address [0]))) # (!\bus|cpu1|always0~2_combout  & (\bus|cpu1|cb1|current_address [0])))) # 
// (!\bus|cpu1|activate_sm_cb1~1_combout  & (((\bus|cpu1|cb2|current_address [0]))))

	.dataa(\bus|cpu1|activate_sm_cb1~1_combout ),
	.datab(\bus|cpu1|cb1|current_address [0]),
	.datac(\bus|cpu1|cb2|current_address [0]),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~1 .lut_mask = 16'hF0D8;
defparam \bus|cpu1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
cycloneii_lcell_comb \bus|cpu1|Selector8~2 (
// Equation(s):
// \bus|cpu1|Selector8~2_combout  = (\bus|cpu1|bus_out[5]~6_combout  & ((\bus|cpu1|bus_out[5]~4_combout  & (\bus|cpu1|cb1|current_address [0])) # (!\bus|cpu1|bus_out[5]~4_combout  & ((\bus|cpu1|Selector8~1_combout ))))) # (!\bus|cpu1|bus_out[5]~6_combout  & 
// (((\bus|cpu1|Selector8~1_combout ))))

	.dataa(\bus|cpu1|cb1|current_address [0]),
	.datab(\bus|cpu1|bus_out[5]~6_combout ),
	.datac(\bus|cpu1|Selector8~1_combout ),
	.datad(\bus|cpu1|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~2 .lut_mask = 16'hB8F0;
defparam \bus|cpu1|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \bus|cpu1|Selector8~3 (
// Equation(s):
// \bus|cpu1|Selector8~3_combout  = (\bus|cpu1|address_reg [0] & (((\bus|cpu1|Selector8~0_combout  & \bus|cpu1|Selector8~2_combout )) # (!\bus|cpu1|bus_out[5]~3_combout ))) # (!\bus|cpu1|address_reg [0] & (\bus|cpu1|Selector8~0_combout  & 
// ((\bus|cpu1|Selector8~2_combout ))))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(\bus|cpu1|Selector8~0_combout ),
	.datac(\bus|cpu1|bus_out[5]~3_combout ),
	.datad(\bus|cpu1|Selector8~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~3 .lut_mask = 16'hCE0A;
defparam \bus|cpu1|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N14
cycloneii_lcell_comb \bus|cpu1|bus_out[8]~2 (
// Equation(s):
// \bus|cpu1|bus_out[8]~2_combout  = (\bus|cpu1|bus_out[8]~1_combout  & ((\bus|cpu1|always0~4_combout ) # (!\bus|cpu1|state.01~regout )))

	.dataa(\bus|cpu1|always0~4_combout ),
	.datab(\bus|cpu1|bus_out[8]~1_combout ),
	.datac(vcc),
	.datad(\bus|cpu1|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[8]~2 .lut_mask = 16'h88CC;
defparam \bus|cpu1|bus_out[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N1
cycloneii_lcell_ff \bus|cpu1|bus_out[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector8~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu1|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [4]));

// Location: LCCOMB_X2_Y13_N0
cycloneii_lcell_comb \bus|memory_address~0 (
// Equation(s):
// \bus|memory_address~0_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [4])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [12] & ((\bus|cpu1|bus_out [4]))) # (!\bus|cpu1|bus_out [12] & (\bus|cpu2|bus_out [4]))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu1|bus_out [12]),
	.datac(\bus|cpu2|bus_out [4]),
	.datad(\bus|cpu1|bus_out [4]),
	.cin(gnd),
	.combout(\bus|memory_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_address~0 .lut_mask = 16'hFE10;
defparam \bus|memory_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \bus|state~13 (
// Equation(s):
// \bus|state~13_combout  = (!\bus|state.00~regout  & ((\bus|cpu2|bus_out [11]) # ((\bus|cpu1|bus_out [9]) # (\bus|cpu1|bus_out [12]))))

	.dataa(\bus|cpu2|bus_out [11]),
	.datab(\bus|state.00~regout ),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(\bus|cpu1|bus_out [12]),
	.cin(gnd),
	.combout(\bus|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~13 .lut_mask = 16'h3332;
defparam \bus|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N1
cycloneii_lcell_ff \bus|memory_address[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_address~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_address [0]));

// Location: LCCOMB_X2_Y13_N30
cycloneii_lcell_comb \bus|bus_in_cpu2~4 (
// Equation(s):
// \bus|bus_in_cpu2~4_combout  = (\bus|state.10~regout  & (\bus|memory_address [0])) # (!\bus|state.10~regout  & ((\bus|cpu1|bus_out [4])))

	.dataa(\bus|state.10~regout ),
	.datab(\bus|memory_address [0]),
	.datac(vcc),
	.datad(\bus|cpu1|bus_out [4]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~4 .lut_mask = 16'hDD88;
defparam \bus|bus_in_cpu2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \bus|bus_in_cpu2[4]~feeder (
// Equation(s):
// \bus|bus_in_cpu2[4]~feeder_combout  = \bus|bus_in_cpu2~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|bus_in_cpu2~4_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2[4]~feeder .lut_mask = 16'hFF00;
defparam \bus|bus_in_cpu2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N13
cycloneii_lcell_ff \bus|bus_in_cpu2[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [4]));

// Location: LCFF_X4_Y13_N23
cycloneii_lcell_ff \bus|cpu2|cb1|current_address[1] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_address [1]));

// Location: LCCOMB_X4_Y13_N22
cycloneii_lcell_comb \bus|cpu2|Equal2~0 (
// Equation(s):
// \bus|cpu2|Equal2~0_combout  = (\bus|bus_in_cpu2 [5] & (\bus|cpu2|cb1|current_address [1] & (\bus|bus_in_cpu2 [4] $ (!\bus|cpu2|cb1|current_address [0])))) # (!\bus|bus_in_cpu2 [5] & (!\bus|cpu2|cb1|current_address [1] & (\bus|bus_in_cpu2 [4] $ 
// (!\bus|cpu2|cb1|current_address [0]))))

	.dataa(\bus|bus_in_cpu2 [5]),
	.datab(\bus|bus_in_cpu2 [4]),
	.datac(\bus|cpu2|cb1|current_address [1]),
	.datad(\bus|cpu2|cb1|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal2~0 .lut_mask = 16'h8421;
defparam \bus|cpu2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N16
cycloneii_lcell_comb \bus|cpu2|state~14 (
// Equation(s):
// \bus|cpu2|state~14_combout  = (\bus|cpu2|state~13_combout  & (\bus|cpu2|Equal2~0_combout  & (\bus|cpu2|cb1|current_address [2] $ (!\bus|bus_in_cpu2 [6]))))

	.dataa(\bus|cpu2|state~13_combout ),
	.datab(\bus|cpu2|cb1|current_address [2]),
	.datac(\bus|bus_in_cpu2 [6]),
	.datad(\bus|cpu2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|state~14 .lut_mask = 16'h8200;
defparam \bus|cpu2|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N4
cycloneii_lcell_comb \bus|cpu2|Selector14~0 (
// Equation(s):
// \bus|cpu2|Selector14~0_combout  = (\bus|cpu2|instruction_reg~0_combout  & (((!\bus|cpu2|state~14_combout  & !\bus|cpu2|state~12_combout )) # (!\bus|cpu2|always0~3_combout )))

	.dataa(\bus|cpu2|always0~3_combout ),
	.datab(\bus|cpu2|instruction_reg~0_combout ),
	.datac(\bus|cpu2|state~14_combout ),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector14~0 .lut_mask = 16'h444C;
defparam \bus|cpu2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N5
cycloneii_lcell_ff \bus|cpu2|state.01 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.01~regout ));

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \bus|cpu2|Selector16~1 (
// Equation(s):
// \bus|cpu2|Selector16~1_combout  = (\bus|cpu2|Selector16~0_combout ) # ((\bus|cpu2|state.01~regout  & ((!\bus|cpu2|always0~2_combout ) # (!\bus|cpu2|Selector5~0_combout ))))

	.dataa(\bus|cpu2|Selector5~0_combout ),
	.datab(\bus|cpu2|Selector16~0_combout ),
	.datac(\bus|cpu2|always0~2_combout ),
	.datad(\bus|cpu2|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector16~1 .lut_mask = 16'hDFCC;
defparam \bus|cpu2|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N31
cycloneii_lcell_ff \bus|cpu2|state.11 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.11~regout ));

// Location: LCCOMB_X1_Y14_N26
cycloneii_lcell_comb \bus|cpu2|Selector28~0 (
// Equation(s):
// \bus|cpu2|Selector28~0_combout  = (\bus|bus_in_cpu2 [10] & \bus|cpu2|state.11~regout )

	.dataa(vcc),
	.datab(\bus|bus_in_cpu2 [10]),
	.datac(vcc),
	.datad(\bus|cpu2|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector28~0 .lut_mask = 16'hCC00;
defparam \bus|cpu2|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N8
cycloneii_lcell_comb \bus|cpu2|Selector28~2 (
// Equation(s):
// \bus|cpu2|Selector28~2_combout  = (\bus|cpu2|bus_out[5]~1_combout  & ((\bus|cpu2|state~12_combout ) # ((\bus|cpu2|address_reg [0] & \bus|cpu2|Selector28~0_combout )))) # (!\bus|cpu2|bus_out[5]~1_combout  & (\bus|cpu2|address_reg [0] & 
// (\bus|cpu2|Selector28~0_combout )))

	.dataa(\bus|cpu2|bus_out[5]~1_combout ),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|Selector28~0_combout ),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector28~2 .lut_mask = 16'hEAC0;
defparam \bus|cpu2|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N6
cycloneii_lcell_comb \bus|cpu2|Selector28~1 (
// Equation(s):
// \bus|cpu2|Selector28~1_combout  = (\bus|cpu2|state.01~regout  & (\bus|cpu2|always0~2_combout  & (\bus|cpu2|instruction_reg~regout  & \bus|cpu2|Selector5~0_combout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|always0~2_combout ),
	.datac(\bus|cpu2|instruction_reg~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector28~1 .lut_mask = 16'h8000;
defparam \bus|cpu2|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N16
cycloneii_lcell_comb \bus|cpu2|Selector28~3 (
// Equation(s):
// \bus|cpu2|Selector28~3_combout  = (\bus|cpu2|Selector28~2_combout ) # ((\bus|cpu2|address_reg [0] & \bus|cpu2|Selector28~1_combout ))

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|Selector28~2_combout ),
	.datad(\bus|cpu2|Selector28~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector28~3 .lut_mask = 16'hFCF0;
defparam \bus|cpu2|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N17
cycloneii_lcell_ff \bus|cpu2|write_cb2 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector28~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|write_cb2~regout ));

// Location: LCFF_X4_Y13_N15
cycloneii_lcell_ff \bus|cpu2|cb2|current_address[2] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_address [2]));

// Location: LCCOMB_X3_Y14_N20
cycloneii_lcell_comb \bus|cpu2|Selector21~0 (
// Equation(s):
// \bus|cpu2|Selector21~0_combout  = (\bus|cpu2|state~12_combout  & ((\bus|cpu2|cb2|current_address [2]))) # (!\bus|cpu2|state~12_combout  & (\bus|cpu2|cb1|current_address [2]))

	.dataa(\bus|cpu2|cb1|current_address [2]),
	.datab(\bus|cpu2|cb2|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector21~0 .lut_mask = 16'hCCAA;
defparam \bus|cpu2|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N21
cycloneii_lcell_ff \bus|cpu2|address_cb[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector21~0_combout ),
	.sdata(\bus|cpu2|address_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu2|state.00~regout ),
	.ena(\bus|cpu2|address_cb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_cb [2]));

// Location: LCFF_X3_Y13_N19
cycloneii_lcell_ff \bus|cpu2|cb1|current_address[2] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_address [2]));

// Location: LCCOMB_X4_Y14_N4
cycloneii_lcell_comb \bus|cpu2|sm_cb1|invalidate~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|invalidate~0_combout  = (!\bus|cpu2|cb1|current_state [1] & (\bus|cpu2|cb1|current_state [0] & \SW~combout [14]))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|invalidate~0 .lut_mask = 16'h4040;
defparam \bus|cpu2|sm_cb1|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N18
cycloneii_lcell_comb \bus|cpu2|sm_cb1|invalidate~1 (
// Equation(s):
// \bus|cpu2|sm_cb1|invalidate~1_combout  = (\bus|cpu2|Equal0~0_combout  & (\bus|cpu2|sm_cb1|invalidate~0_combout  & (\bus|cpu2|address_reg [2] $ (!\bus|cpu2|cb1|current_address [2]))))

	.dataa(\bus|cpu2|Equal0~0_combout ),
	.datab(\bus|cpu2|address_reg [2]),
	.datac(\bus|cpu2|cb1|current_address [2]),
	.datad(\bus|cpu2|sm_cb1|invalidate~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|invalidate~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|invalidate~1 .lut_mask = 16'h8200;
defparam \bus|cpu2|sm_cb1|invalidate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N19
cycloneii_lcell_ff \bus|cpu2|sm_cb1|invalidate (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|invalidate~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|invalidate~regout ));

// Location: LCCOMB_X4_Y14_N26
cycloneii_lcell_comb \bus|cpu2|always0~2 (
// Equation(s):
// \bus|cpu2|always0~2_combout  = (!\bus|cpu2|sm_cb1|invalidate~regout  & !\bus|cpu2|sm_cb2|invalidate~regout )

	.dataa(vcc),
	.datab(\bus|cpu2|sm_cb1|invalidate~regout ),
	.datac(vcc),
	.datad(\bus|cpu2|sm_cb2|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|always0~2 .lut_mask = 16'h0033;
defparam \bus|cpu2|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N24
cycloneii_lcell_comb \bus|cpu2|address_cb[0]~3 (
// Equation(s):
// \bus|cpu2|address_cb[0]~3_combout  = (((!\bus|cpu2|Selector5~0_combout ) # (!\bus|cpu2|instruction_reg~regout )) # (!\bus|cpu2|always0~2_combout )) # (!\bus|cpu2|state.01~regout )

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|always0~2_combout ),
	.datac(\bus|cpu2|instruction_reg~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|address_cb[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_cb[0]~3 .lut_mask = 16'h7FFF;
defparam \bus|cpu2|address_cb[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N12
cycloneii_lcell_comb \bus|cpu2|always0~3 (
// Equation(s):
// \bus|cpu2|always0~3_combout  = (\bus|bus_in_cpu2 [9]) # ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [7]))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(vcc),
	.datad(\bus|bus_in_cpu2 [7]),
	.cin(gnd),
	.combout(\bus|cpu2|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|always0~3 .lut_mask = 16'hFFEE;
defparam \bus|cpu2|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N4
cycloneii_lcell_comb \bus|cpu2|address_cb[0]~2 (
// Equation(s):
// \bus|cpu2|address_cb[0]~2_combout  = (\bus|cpu2|state.00~regout ) # (((!\bus|cpu2|state~14_combout  & !\bus|cpu2|state~12_combout )) # (!\bus|cpu2|always0~3_combout ))

	.dataa(\bus|cpu2|state~14_combout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|always0~3_combout ),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|address_cb[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_cb[0]~2 .lut_mask = 16'hCFDF;
defparam \bus|cpu2|address_cb[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N6
cycloneii_lcell_comb \bus|cpu2|address_cb[0]~4 (
// Equation(s):
// \bus|cpu2|address_cb[0]~4_combout  = (((\bus|bus_in_cpu2 [10] & \bus|cpu2|state.11~regout )) # (!\bus|cpu2|address_cb[0]~2_combout )) # (!\bus|cpu2|address_cb[0]~3_combout )

	.dataa(\bus|bus_in_cpu2 [10]),
	.datab(\bus|cpu2|address_cb[0]~3_combout ),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|cpu2|address_cb[0]~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|address_cb[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_cb[0]~4 .lut_mask = 16'hB3FF;
defparam \bus|cpu2|address_cb[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N9
cycloneii_lcell_ff \bus|cpu2|address_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector22~0_combout ),
	.sdata(\bus|cpu2|address_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu2|state.00~regout ),
	.ena(\bus|cpu2|address_cb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_cb [1]));

// Location: LCFF_X4_Y13_N21
cycloneii_lcell_ff \bus|cpu2|cb2|current_address[1] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_address [1]));

// Location: LCCOMB_X3_Y14_N2
cycloneii_lcell_comb \bus|cpu2|Equal1~0 (
// Equation(s):
// \bus|cpu2|Equal1~0_combout  = (\bus|cpu2|address_reg [0] & (\bus|cpu2|cb2|current_address [0] & (\bus|cpu2|cb2|current_address [1] $ (!\bus|cpu2|address_reg [1])))) # (!\bus|cpu2|address_reg [0] & (!\bus|cpu2|cb2|current_address [0] & 
// (\bus|cpu2|cb2|current_address [1] $ (!\bus|cpu2|address_reg [1]))))

	.dataa(\bus|cpu2|address_reg [0]),
	.datab(\bus|cpu2|cb2|current_address [1]),
	.datac(\bus|cpu2|address_reg [1]),
	.datad(\bus|cpu2|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal1~0 .lut_mask = 16'h8241;
defparam \bus|cpu2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N24
cycloneii_lcell_comb \bus|cpu2|Equal1~1 (
// Equation(s):
// \bus|cpu2|Equal1~1_combout  = (\bus|cpu2|Equal1~0_combout  & (\bus|cpu2|address_reg [2] $ (!\bus|cpu2|cb2|current_address [2])))

	.dataa(\bus|cpu2|address_reg [2]),
	.datab(\bus|cpu2|Equal1~0_combout ),
	.datac(\bus|cpu2|cb2|current_address [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal1~1 .lut_mask = 16'h8484;
defparam \bus|cpu2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N0
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux0~3 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu2|cb2|current_state [1] & (!\bus|cpu2|cb2|current_state [0] & !\bus|cpu2|Equal1~1_combout )) # (!\bus|cpu2|cb2|current_state [1] & ((!\bus|cpu2|Equal1~1_combout ) # 
// (!\bus|cpu2|cb2|current_state [0])))))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux0~3 .lut_mask = 16'h1070;
defparam \bus|cpu2|sm_cb2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N1
cycloneii_lcell_ff \bus|cpu2|sm_cb2|writeMiss (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|writeMiss~regout ));

// Location: LCCOMB_X5_Y14_N6
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux0~3 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu2|cb1|current_state [1] & (!\bus|cpu2|cb1|current_state [0] & !\bus|cpu2|Equal0~1_combout )) # (!\bus|cpu2|cb1|current_state [1] & ((!\bus|cpu2|Equal0~1_combout ) # 
// (!\bus|cpu2|cb1|current_state [0])))))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux0~3 .lut_mask = 16'h1070;
defparam \bus|cpu2|sm_cb1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N7
cycloneii_lcell_ff \bus|cpu2|sm_cb1|writeMiss (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|writeMiss~regout ));

// Location: LCCOMB_X2_Y14_N0
cycloneii_lcell_comb \bus|cpu2|Selector4~0 (
// Equation(s):
// \bus|cpu2|Selector4~0_combout  = (\bus|cpu2|state.01~regout  & ((\bus|cpu2|sm_cb2|writeMiss~regout ) # (\bus|cpu2|sm_cb1|writeMiss~regout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu2|sm_cb2|writeMiss~regout ),
	.datad(\bus|cpu2|sm_cb1|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector4~0 .lut_mask = 16'hAAA0;
defparam \bus|cpu2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N1
cycloneii_lcell_ff \bus|cpu2|bus_out[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [8]));

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \bus|bus_in_cpu1~2 (
// Equation(s):
// \bus|bus_in_cpu1~2_combout  = (!\bus|state.01~regout  & \bus|cpu2|bus_out [8])

	.dataa(vcc),
	.datab(\bus|state.01~regout ),
	.datac(vcc),
	.datad(\bus|cpu2|bus_out [8]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~2 .lut_mask = 16'h3300;
defparam \bus|bus_in_cpu1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N29
cycloneii_lcell_ff \bus|bus_in_cpu1[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [8]));

// Location: LCCOMB_X3_Y12_N22
cycloneii_lcell_comb \bus|cpu1|sm_bus2|writeBack~0 (
// Equation(s):
// \bus|cpu1|sm_bus2|writeBack~0_combout  = (\bus|cpu1|cb2|current_state [1] & (!\bus|cpu1|cb2|current_state [0] & ((\bus|bus_in_cpu1 [9]) # (\bus|bus_in_cpu1 [8]))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|bus_in_cpu1 [8]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus2|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus2|writeBack~0 .lut_mask = 16'h00E0;
defparam \bus|cpu1|sm_bus2|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N23
cycloneii_lcell_ff \bus|cpu1|sm_bus2|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus2|writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus2|abortMemoryAccess~regout ));

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \bus|bus_in_cpu1~4 (
// Equation(s):
// \bus|bus_in_cpu1~4_combout  = (\bus|state.01~regout  & ((\bus|memory_address [0]))) # (!\bus|state.01~regout  & (\bus|cpu2|bus_out [4]))

	.dataa(vcc),
	.datab(\bus|state.01~regout ),
	.datac(\bus|cpu2|bus_out [4]),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~4 .lut_mask = 16'hFC30;
defparam \bus|bus_in_cpu1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N11
cycloneii_lcell_ff \bus|bus_in_cpu1[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [4]));

// Location: LCFF_X5_Y12_N1
cycloneii_lcell_ff \bus|cpu1|cb1|current_address[1] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_address [1]));

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \bus|cpu1|Selector22~0 (
// Equation(s):
// \bus|cpu1|Selector22~0_combout  = (\bus|cpu1|state~12_combout  & (\bus|cpu1|cb2|current_address [1])) # (!\bus|cpu1|state~12_combout  & ((\bus|cpu1|cb1|current_address [1])))

	.dataa(\bus|cpu1|cb2|current_address [1]),
	.datab(\bus|cpu1|cb1|current_address [1]),
	.datac(vcc),
	.datad(\bus|cpu1|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector22~0 .lut_mask = 16'hAACC;
defparam \bus|cpu1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N18
cycloneii_lcell_comb \bus|cpu1|address_reg[1]~feeder (
// Equation(s):
// \bus|cpu1|address_reg[1]~feeder_combout  = \SW~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\bus|cpu1|address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N19
cycloneii_lcell_ff \bus|cpu1|address_reg[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_reg [1]));

// Location: LCFF_X1_Y12_N1
cycloneii_lcell_ff \bus|cpu1|address_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector22~0_combout ),
	.sdata(\bus|cpu1|address_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu1|state.00~regout ),
	.ena(\bus|cpu1|address_cb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_cb [1]));

// Location: LCFF_X3_Y12_N15
cycloneii_lcell_ff \bus|cpu1|cb2|current_address[1] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_address [1]));

// Location: LCCOMB_X3_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Equal4~0 (
// Equation(s):
// \bus|cpu1|Equal4~0_combout  = (\bus|bus_in_cpu1 [5] & (\bus|cpu1|cb2|current_address [1] & (\bus|bus_in_cpu1 [4] $ (!\bus|cpu1|cb2|current_address [0])))) # (!\bus|bus_in_cpu1 [5] & (!\bus|cpu1|cb2|current_address [1] & (\bus|bus_in_cpu1 [4] $ 
// (!\bus|cpu1|cb2|current_address [0]))))

	.dataa(\bus|bus_in_cpu1 [5]),
	.datab(\bus|bus_in_cpu1 [4]),
	.datac(\bus|cpu1|cb2|current_address [1]),
	.datad(\bus|cpu1|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal4~0 .lut_mask = 16'h8421;
defparam \bus|cpu1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
cycloneii_lcell_comb \bus|cpu1|bus_out[5]~4 (
// Equation(s):
// \bus|cpu1|bus_out[5]~4_combout  = ((\bus|bus_in_cpu1 [6] $ (\bus|cpu1|cb2|current_address [2])) # (!\bus|cpu1|Equal4~0_combout )) # (!\bus|cpu1|sm_bus2|abortMemoryAccess~regout )

	.dataa(\bus|bus_in_cpu1 [6]),
	.datab(\bus|cpu1|sm_bus2|abortMemoryAccess~regout ),
	.datac(\bus|cpu1|cb2|current_address [2]),
	.datad(\bus|cpu1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[5]~4 .lut_mask = 16'h7BFF;
defparam \bus|cpu1|bus_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneii_lcell_comb \bus|cpu1|Selector0~0 (
// Equation(s):
// \bus|cpu1|Selector0~0_combout  = (\bus|cpu1|bus_out[5]~6_combout  & ((\bus|bus_in_cpu1 [6] $ (\bus|cpu1|cb2|current_address [2])) # (!\bus|cpu1|Equal4~0_combout )))

	.dataa(\bus|bus_in_cpu1 [6]),
	.datab(\bus|cpu1|Equal4~0_combout ),
	.datac(\bus|cpu1|cb2|current_address [2]),
	.datad(\bus|cpu1|bus_out[5]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector0~0 .lut_mask = 16'h7B00;
defparam \bus|cpu1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneii_lcell_comb \bus|cpu1|Selector0~2 (
// Equation(s):
// \bus|cpu1|Selector0~2_combout  = (\bus|cpu1|Selector0~1_combout ) # ((\bus|cpu1|Selector0~0_combout ) # ((!\bus|cpu1|bus_out[5]~4_combout  & \bus|cpu1|Selector28~1_combout )))

	.dataa(\bus|cpu1|Selector0~1_combout ),
	.datab(\bus|cpu1|bus_out[5]~4_combout ),
	.datac(\bus|cpu1|Selector28~1_combout ),
	.datad(\bus|cpu1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector0~2 .lut_mask = 16'hFFBA;
defparam \bus|cpu1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N15
cycloneii_lcell_ff \bus|cpu1|bus_out[12] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [12]));

// Location: LCCOMB_X4_Y12_N16
cycloneii_lcell_comb \bus|cpu1|Selector6~1 (
// Equation(s):
// \bus|cpu1|Selector6~1_combout  = (\bus|cpu1|bus_out[5]~6_combout  & ((\bus|cpu1|bus_out[5]~4_combout  & ((\bus|cpu1|cb1|current_address [2]))) # (!\bus|cpu1|bus_out[5]~4_combout  & (\bus|cpu1|Selector6~0_combout )))) # (!\bus|cpu1|bus_out[5]~6_combout  & 
// (\bus|cpu1|Selector6~0_combout ))

	.dataa(\bus|cpu1|Selector6~0_combout ),
	.datab(\bus|cpu1|bus_out[5]~6_combout ),
	.datac(\bus|cpu1|cb1|current_address [2]),
	.datad(\bus|cpu1|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector6~1 .lut_mask = 16'hE2AA;
defparam \bus|cpu1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneii_lcell_comb \bus|cpu1|Selector6~2 (
// Equation(s):
// \bus|cpu1|Selector6~2_combout  = (\bus|cpu1|address_reg [2] & (((\bus|cpu1|Selector6~1_combout  & \bus|cpu1|Selector8~0_combout )) # (!\bus|cpu1|bus_out[5]~3_combout ))) # (!\bus|cpu1|address_reg [2] & (((\bus|cpu1|Selector6~1_combout  & 
// \bus|cpu1|Selector8~0_combout ))))

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(\bus|cpu1|bus_out[5]~3_combout ),
	.datac(\bus|cpu1|Selector6~1_combout ),
	.datad(\bus|cpu1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector6~2 .lut_mask = 16'hF222;
defparam \bus|cpu1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N13
cycloneii_lcell_ff \bus|cpu1|bus_out[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector6~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu1|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [6]));

// Location: LCCOMB_X2_Y13_N20
cycloneii_lcell_comb \bus|memory_address~2 (
// Equation(s):
// \bus|memory_address~2_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [6])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [12] & ((\bus|cpu1|bus_out [6]))) # (!\bus|cpu1|bus_out [12] & (\bus|cpu2|bus_out [6]))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu1|bus_out [12]),
	.datac(\bus|cpu2|bus_out [6]),
	.datad(\bus|cpu1|bus_out [6]),
	.cin(gnd),
	.combout(\bus|memory_address~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_address~2 .lut_mask = 16'hFE10;
defparam \bus|memory_address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N21
cycloneii_lcell_ff \bus|memory_address[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_address~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_address [2]));

// Location: LCCOMB_X2_Y13_N14
cycloneii_lcell_comb \bus|bus_in_cpu2~6 (
// Equation(s):
// \bus|bus_in_cpu2~6_combout  = (\bus|state.10~regout  & (\bus|memory_address [2])) # (!\bus|state.10~regout  & ((\bus|cpu1|bus_out [6])))

	.dataa(\bus|state.10~regout ),
	.datab(vcc),
	.datac(\bus|memory_address [2]),
	.datad(\bus|cpu1|bus_out [6]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~6 .lut_mask = 16'hF5A0;
defparam \bus|bus_in_cpu2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N1
cycloneii_lcell_ff \bus|bus_in_cpu2[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bus|bus_in_cpu2~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [6]));

// Location: LCCOMB_X4_Y13_N10
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux0~2 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux0~2_combout  = \bus|cpu2|cb2|current_state [0] $ (\bus|cpu2|cb2|current_state [1])

	.dataa(\bus|cpu2|cb2|current_state [0]),
	.datab(vcc),
	.datac(\bus|cpu2|cb2|current_state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux0~2 .lut_mask = 16'h5A5A;
defparam \bus|cpu2|sm_cb2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N24
cycloneii_lcell_comb \bus|cpu2|sm_bus2|currentState[0]~0 (
// Equation(s):
// \bus|cpu2|sm_bus2|currentState[0]~0_combout  = (\bus|bus_in_cpu2 [8] & ((\bus|cpu2|cb2|current_state [0] $ (!\bus|cpu2|cb2|current_state [1])))) # (!\bus|bus_in_cpu2 [8] & (((\bus|cpu2|cb2|current_state [1]) # (!\bus|cpu2|cb2|current_state [0])) # 
// (!\bus|bus_in_cpu2 [7])))

	.dataa(\bus|bus_in_cpu2 [7]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(\bus|cpu2|cb2|current_state [0]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus2|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus2|currentState[0]~0 .lut_mask = 16'hF31F;
defparam \bus|cpu2|sm_bus2|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N4
cycloneii_lcell_comb \bus|cpu2|sm_bus2|currentState[0]~1 (
// Equation(s):
// \bus|cpu2|sm_bus2|currentState[0]~1_combout  = (\bus|bus_in_cpu2 [9] & ((\bus|cpu2|sm_cb2|Mux0~2_combout ) # ((\bus|cpu2|sm_bus2|currentState [0] & \bus|cpu2|sm_bus2|currentState[0]~0_combout )))) # (!\bus|bus_in_cpu2 [9] & 
// (((\bus|cpu2|sm_bus2|currentState [0] & \bus|cpu2|sm_bus2|currentState[0]~0_combout ))))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(\bus|cpu2|sm_cb2|Mux0~2_combout ),
	.datac(\bus|cpu2|sm_bus2|currentState [0]),
	.datad(\bus|cpu2|sm_bus2|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus2|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus2|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu2|sm_bus2|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N5
cycloneii_lcell_ff \bus|cpu2|sm_bus2|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|sm_bus2|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus2|currentState [0]));

// Location: LCCOMB_X4_Y13_N14
cycloneii_lcell_comb \bus|cpu2|Equal5~0 (
// Equation(s):
// \bus|cpu2|Equal5~0_combout  = (\bus|cpu2|cb2|current_state [1]) # (\bus|cpu2|cb2|current_state [0] $ (\bus|cpu2|sm_bus2|currentState [0]))

	.dataa(\bus|cpu2|cb2|current_state [0]),
	.datab(\bus|cpu2|sm_bus2|currentState [0]),
	.datac(vcc),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal5~0 .lut_mask = 16'hFF66;
defparam \bus|cpu2|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N0
cycloneii_lcell_comb \bus|cpu2|state~12 (
// Equation(s):
// \bus|cpu2|state~12_combout  = (\bus|cpu2|Equal4~0_combout  & (\bus|cpu2|Equal5~0_combout  & (\bus|bus_in_cpu2 [6] $ (!\bus|cpu2|cb2|current_address [2]))))

	.dataa(\bus|cpu2|Equal4~0_combout ),
	.datab(\bus|bus_in_cpu2 [6]),
	.datac(\bus|cpu2|Equal5~0_combout ),
	.datad(\bus|cpu2|cb2|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu2|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|state~12 .lut_mask = 16'h8020;
defparam \bus|cpu2|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N26
cycloneii_lcell_comb \bus|cpu2|Selector20~6 (
// Equation(s):
// \bus|cpu2|Selector20~6_combout  = (\bus|cpu2|state~12_combout  & (((\bus|cpu2|bus_out[5]~1_combout  & \bus|cpu2|sm_bus2|currentState [0])))) # (!\bus|cpu2|state~12_combout  & (\bus|cpu2|Selector20~5_combout ))

	.dataa(\bus|cpu2|Selector20~5_combout ),
	.datab(\bus|cpu2|state~12_combout ),
	.datac(\bus|cpu2|bus_out[5]~1_combout ),
	.datad(\bus|cpu2|sm_bus2|currentState [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~6 .lut_mask = 16'hE222;
defparam \bus|cpu2|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N14
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux2~1 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux2~1_combout  = (!\bus|cpu2|cb1|current_state [0] & ((\bus|cpu2|cb1|current_address [2] $ (\bus|cpu2|address_reg [2])) # (!\bus|cpu2|Equal0~0_combout )))

	.dataa(\bus|cpu2|cb1|current_address [2]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|address_reg [2]),
	.datad(\bus|cpu2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux2~1 .lut_mask = 16'h1233;
defparam \bus|cpu2|sm_cb1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N0
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux2~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux2~0_combout  = (!\bus|cpu2|sm_cb1|newState [0] & (\bus|cpu2|cb1|current_state [1] & \bus|cpu2|cb1|current_state [0]))

	.dataa(vcc),
	.datab(\bus|cpu2|sm_cb1|newState [0]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux2~0 .lut_mask = 16'h3000;
defparam \bus|cpu2|sm_cb1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N30
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux2~2 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux2~2_combout  = (!\bus|cpu2|sm_cb1|Mux2~0_combout  & ((\SW~combout [14]) # ((\bus|cpu2|cb1|current_state [1] & !\bus|cpu2|sm_cb1|Mux2~1_combout ))))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|sm_cb1|Mux2~1_combout ),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|sm_cb1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux2~2 .lut_mask = 16'h00F2;
defparam \bus|cpu2|sm_cb1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N31
cycloneii_lcell_ff \bus|cpu2|sm_cb1|newState[0] (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|newState [0]));

// Location: LCCOMB_X5_Y14_N8
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux2~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux2~0_combout  = (\bus|cpu2|cb2|current_state [1] & (!\bus|cpu2|sm_cb2|newState [0] & \bus|cpu2|cb2|current_state [0]))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\bus|cpu2|sm_cb2|newState [0]),
	.datac(vcc),
	.datad(\bus|cpu2|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux2~0 .lut_mask = 16'h2200;
defparam \bus|cpu2|sm_cb2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N10
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux2~1 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux2~1_combout  = (!\bus|cpu2|cb2|current_state [0] & ((\bus|cpu2|cb2|current_address [2] $ (\bus|cpu2|address_reg [2])) # (!\bus|cpu2|Equal1~0_combout )))

	.dataa(\bus|cpu2|Equal1~0_combout ),
	.datab(\bus|cpu2|cb2|current_address [2]),
	.datac(\bus|cpu2|address_reg [2]),
	.datad(\bus|cpu2|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux2~1 .lut_mask = 16'h007D;
defparam \bus|cpu2|sm_cb2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N30
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux2~2 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux2~2_combout  = (!\bus|cpu2|sm_cb2|Mux2~0_combout  & ((\SW~combout [14]) # ((\bus|cpu2|cb2|current_state [1] & !\bus|cpu2|sm_cb2|Mux2~1_combout ))))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu2|sm_cb2|Mux2~0_combout ),
	.datad(\bus|cpu2|sm_cb2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux2~2 .lut_mask = 16'h0C0E;
defparam \bus|cpu2|sm_cb2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N31
cycloneii_lcell_ff \bus|cpu2|sm_cb2|newState[0] (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|newState [0]));

// Location: LCCOMB_X4_Y14_N30
cycloneii_lcell_comb \bus|cpu2|Selector20~4 (
// Equation(s):
// \bus|cpu2|Selector20~4_combout  = (\bus|cpu2|address_reg [0] & ((!\bus|cpu2|sm_cb2|newState [0]))) # (!\bus|cpu2|address_reg [0] & (!\bus|cpu2|sm_cb1|newState [0]))

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|sm_cb1|newState [0]),
	.datad(\bus|cpu2|sm_cb2|newState [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~4 .lut_mask = 16'h03CF;
defparam \bus|cpu2|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N28
cycloneii_lcell_comb \bus|cpu2|Selector20~9 (
// Equation(s):
// \bus|cpu2|Selector20~9_combout  = (\bus|cpu2|Selector20~4_combout  & ((\bus|cpu2|Selector28~1_combout ) # ((\bus|bus_in_cpu2 [10] & \bus|cpu2|state.11~regout ))))

	.dataa(\bus|bus_in_cpu2 [10]),
	.datab(\bus|cpu2|Selector20~4_combout ),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|cpu2|Selector28~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~9 .lut_mask = 16'hCC80;
defparam \bus|cpu2|Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N6
cycloneii_lcell_comb \bus|cpu2|Selector20~8 (
// Equation(s):
// \bus|cpu2|Selector20~8_combout  = (\bus|cpu2|Selector20~6_combout ) # ((\bus|cpu2|Selector20~9_combout ) # ((\bus|cpu2|Selector20~7_combout  & \bus|cpu2|state_cb [0])))

	.dataa(\bus|cpu2|Selector20~7_combout ),
	.datab(\bus|cpu2|Selector20~6_combout ),
	.datac(\bus|cpu2|state_cb [0]),
	.datad(\bus|cpu2|Selector20~9_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~8 .lut_mask = 16'hFFEC;
defparam \bus|cpu2|Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y13_N7
cycloneii_lcell_ff \bus|cpu2|state_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector20~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state_cb [0]));

// Location: LCFF_X4_Y13_N25
cycloneii_lcell_ff \bus|cpu2|cb2|current_state[0] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_state [0]));

// Location: LCCOMB_X5_Y14_N28
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux3~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu2|cb2|current_state [1] & (!\bus|cpu2|cb2|current_state [0] & !\bus|cpu2|Equal1~1_combout )) # (!\bus|cpu2|cb2|current_state [1] & ((!\bus|cpu2|Equal1~1_combout ) # 
// (!\bus|cpu2|cb2|current_state [0])))))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux3~0 .lut_mask = 16'h0107;
defparam \bus|cpu2|sm_cb2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y14_N29
cycloneii_lcell_ff \bus|cpu2|sm_cb2|readMiss (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|readMiss~regout ));

// Location: LCCOMB_X2_Y14_N26
cycloneii_lcell_comb \bus|cpu2|Selector3~0 (
// Equation(s):
// \bus|cpu2|Selector3~0_combout  = (\bus|cpu2|state.01~regout  & ((\bus|cpu2|sm_cb2|readMiss~regout ) # (\bus|cpu2|sm_cb1|readMiss~regout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu2|sm_cb2|readMiss~regout ),
	.datad(\bus|cpu2|sm_cb1|readMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector3~0 .lut_mask = 16'hAAA0;
defparam \bus|cpu2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N27
cycloneii_lcell_ff \bus|cpu2|bus_out[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [9]));

// Location: LCCOMB_X2_Y13_N26
cycloneii_lcell_comb \bus|bus_in_cpu1~3 (
// Equation(s):
// \bus|bus_in_cpu1~3_combout  = (!\bus|state.01~regout  & \bus|cpu2|bus_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.01~regout ),
	.datad(\bus|cpu2|bus_out [9]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~3 .lut_mask = 16'h0F00;
defparam \bus|bus_in_cpu1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N27
cycloneii_lcell_ff \bus|bus_in_cpu1[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [9]));

// Location: LCCOMB_X2_Y13_N10
cycloneii_lcell_comb \bus|cpu1|bus_out~0 (
// Equation(s):
// \bus|cpu1|bus_out~0_combout  = (!\bus|bus_in_cpu1 [8] & (!\bus|bus_in_cpu1 [9] & (!\bus|cpu1|state.00~regout  & !\bus|bus_in_cpu1 [7])))

	.dataa(\bus|bus_in_cpu1 [8]),
	.datab(\bus|bus_in_cpu1 [9]),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|bus_in_cpu1 [7]),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out~0 .lut_mask = 16'h0001;
defparam \bus|cpu1|bus_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N24
cycloneii_lcell_comb \bus|cpu1|bus_out[8]~1 (
// Equation(s):
// \bus|cpu1|bus_out[8]~1_combout  = (!\bus|cpu1|state.10~regout  & ((\SW~combout [16]) # (!\bus|cpu1|bus_out~0_combout )))

	.dataa(\SW~combout [16]),
	.datab(\bus|cpu1|bus_out~0_combout ),
	.datac(vcc),
	.datad(\bus|cpu1|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[8]~1 .lut_mask = 16'h00BB;
defparam \bus|cpu1|bus_out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N2
cycloneii_lcell_comb \bus|cpu1|Selector5~1 (
// Equation(s):
// \bus|cpu1|Selector5~1_combout  = (\bus|cpu1|state.01~regout  & (((\bus|cpu1|bus_out [7] & \bus|cpu1|Selector5~0_combout )) # (!\bus|cpu1|always0~2_combout )))

	.dataa(\bus|cpu1|bus_out [7]),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~1 .lut_mask = 16'h80CC;
defparam \bus|cpu1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneii_lcell_comb \bus|cpu1|Selector5~2 (
// Equation(s):
// \bus|cpu1|Selector5~2_combout  = (\bus|cpu1|Selector5~1_combout ) # ((!\bus|cpu1|bus_out[8]~1_combout  & \bus|cpu1|bus_out [7]))

	.dataa(vcc),
	.datab(\bus|cpu1|bus_out[8]~1_combout ),
	.datac(\bus|cpu1|bus_out [7]),
	.datad(\bus|cpu1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~2 .lut_mask = 16'hFF30;
defparam \bus|cpu1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N31
cycloneii_lcell_ff \bus|cpu1|bus_out[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [7]));

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \bus|bus_in_cpu2~0 (
// Equation(s):
// \bus|bus_in_cpu2~0_combout  = (!\bus|state.10~regout  & \bus|cpu1|bus_out [7])

	.dataa(vcc),
	.datab(\bus|state.10~regout ),
	.datac(\bus|cpu1|bus_out [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~0 .lut_mask = 16'h3030;
defparam \bus|bus_in_cpu2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N9
cycloneii_lcell_ff \bus|bus_in_cpu2[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [7]));

// Location: LCCOMB_X2_Y13_N4
cycloneii_lcell_comb \bus|cpu2|bus_out~0 (
// Equation(s):
// \bus|cpu2|bus_out~0_combout  = (!\bus|bus_in_cpu2 [8] & (!\bus|bus_in_cpu2 [7] & (!\bus|cpu2|state.00~regout  & !\bus|bus_in_cpu2 [9])))

	.dataa(\bus|bus_in_cpu2 [8]),
	.datab(\bus|bus_in_cpu2 [7]),
	.datac(\bus|cpu2|state.00~regout ),
	.datad(\bus|bus_in_cpu2 [9]),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out~0 .lut_mask = 16'h0001;
defparam \bus|cpu2|bus_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~2 (
// Equation(s):
// \bus|cpu2|bus_out[5]~2_combout  = (!\bus|cpu2|state.10~regout  & ((\SW~combout [15]) # (!\bus|cpu2|bus_out~0_combout )))

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(\SW~combout [15]),
	.datac(vcc),
	.datad(\bus|cpu2|bus_out~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~2 .lut_mask = 16'h4455;
defparam \bus|cpu2|bus_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N20
cycloneii_lcell_comb \bus|cpu2|Selector2~0 (
// Equation(s):
// \bus|cpu2|Selector2~0_combout  = (\bus|cpu2|state.01~regout  & (((\bus|cpu2|bus_out [10]) # (\bus|cpu2|always0~4_combout )))) # (!\bus|cpu2|state.01~regout  & (!\bus|cpu2|bus_out[5]~2_combout  & (\bus|cpu2|bus_out [10])))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|bus_out[5]~2_combout ),
	.datac(\bus|cpu2|bus_out [10]),
	.datad(\bus|cpu2|always0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector2~0 .lut_mask = 16'hBAB0;
defparam \bus|cpu2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N21
cycloneii_lcell_ff \bus|cpu2|bus_out[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [10]));

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \bus|bus_in_cpu1~1 (
// Equation(s):
// \bus|bus_in_cpu1~1_combout  = (\bus|cpu2|bus_out [10]) # (\bus|state.01~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|bus_out [10]),
	.datad(\bus|state.01~regout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~1 .lut_mask = 16'hFFF0;
defparam \bus|bus_in_cpu1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N1
cycloneii_lcell_ff \bus|bus_in_cpu1[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [10]));

// Location: LCCOMB_X3_Y11_N18
cycloneii_lcell_comb \bus|cpu1|Selector13~0 (
// Equation(s):
// \bus|cpu1|Selector13~0_combout  = (!\bus|cpu1|state.01~regout  & (!\bus|cpu1|state.10~regout  & ((!\bus|cpu1|state.11~regout ) # (!\bus|bus_in_cpu1 [10]))))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|bus_in_cpu1 [10]),
	.datac(\bus|cpu1|state.11~regout ),
	.datad(\bus|cpu1|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~0 .lut_mask = 16'h0015;
defparam \bus|cpu1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N22
cycloneii_lcell_comb \bus|cpu1|Selector13~2 (
// Equation(s):
// \bus|cpu1|Selector13~2_combout  = (\bus|cpu1|Selector28~0_combout ) # ((\bus|cpu1|Selector13~0_combout  & ((\bus|cpu1|state.00~regout ) # (\SW~combout [16]))))

	.dataa(\bus|cpu1|Selector28~0_combout ),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\SW~combout [16]),
	.datad(\bus|cpu1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~2 .lut_mask = 16'hFEAA;
defparam \bus|cpu1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N20
cycloneii_lcell_comb \bus|cpu1|Selector17~1 (
// Equation(s):
// \bus|cpu1|Selector17~1_combout  = (\bus|cpu1|state.01~regout  & ((\bus|cpu1|instruction_reg~regout ) # ((!\bus|cpu1|always0~2_combout ) # (!\bus|cpu1|Selector5~0_combout ))))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector17~1 .lut_mask = 16'h8AAA;
defparam \bus|cpu1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N16
cycloneii_lcell_comb \bus|cpu1|Selector13~4 (
// Equation(s):
// \bus|cpu1|Selector13~4_combout  = (\bus|cpu1|Selector13~2_combout ) # ((\bus|cpu1|Selector13~1_combout ) # ((!\bus|cpu1|Selector13~3_combout  & \bus|cpu1|Selector17~1_combout )))

	.dataa(\bus|cpu1|Selector13~3_combout ),
	.datab(\bus|cpu1|Selector13~2_combout ),
	.datac(\bus|cpu1|Selector17~1_combout ),
	.datad(\bus|cpu1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~4 .lut_mask = 16'hFFDC;
defparam \bus|cpu1|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N17
cycloneii_lcell_ff \bus|cpu1|state.00 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.00~regout ));

// Location: LCCOMB_X3_Y11_N16
cycloneii_lcell_comb \bus|cpu1|instruction_reg~0 (
// Equation(s):
// \bus|cpu1|instruction_reg~0_combout  = (\SW~combout [16] & !\bus|cpu1|state.00~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [16]),
	.datad(\bus|cpu1|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|instruction_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|instruction_reg~0 .lut_mask = 16'h00F0;
defparam \bus|cpu1|instruction_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N25
cycloneii_lcell_ff \bus|cpu1|address_reg[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_reg [0]));

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \bus|cpu1|Equal1~0 (
// Equation(s):
// \bus|cpu1|Equal1~0_combout  = (\bus|cpu1|cb2|current_address [1] & (\bus|cpu1|address_reg [1] & (\bus|cpu1|address_reg [0] $ (!\bus|cpu1|cb2|current_address [0])))) # (!\bus|cpu1|cb2|current_address [1] & (!\bus|cpu1|address_reg [1] & 
// (\bus|cpu1|address_reg [0] $ (!\bus|cpu1|cb2|current_address [0]))))

	.dataa(\bus|cpu1|cb2|current_address [1]),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|address_reg [1]),
	.datad(\bus|cpu1|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal1~0 .lut_mask = 16'h8421;
defparam \bus|cpu1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneii_lcell_comb \bus|cpu1|sm_cb2|invalidate~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|invalidate~0_combout  = (\SW~combout [14] & (\bus|cpu1|cb2|current_state [0] & !\bus|cpu1|cb2|current_state [1]))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu1|cb2|current_state [0]),
	.datac(vcc),
	.datad(\bus|cpu1|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|invalidate~0 .lut_mask = 16'h0088;
defparam \bus|cpu1|sm_cb2|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N0
cycloneii_lcell_comb \bus|cpu1|sm_cb2|invalidate~1 (
// Equation(s):
// \bus|cpu1|sm_cb2|invalidate~1_combout  = (\bus|cpu1|Equal1~0_combout  & (\bus|cpu1|sm_cb2|invalidate~0_combout  & (\bus|cpu1|address_reg [2] $ (!\bus|cpu1|cb2|current_address [2]))))

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(\bus|cpu1|cb2|current_address [2]),
	.datac(\bus|cpu1|Equal1~0_combout ),
	.datad(\bus|cpu1|sm_cb2|invalidate~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|invalidate~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|invalidate~1 .lut_mask = 16'h9000;
defparam \bus|cpu1|sm_cb2|invalidate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y11_N1
cycloneii_lcell_ff \bus|cpu1|sm_cb2|invalidate (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|invalidate~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|invalidate~regout ));

// Location: LCCOMB_X4_Y12_N8
cycloneii_lcell_comb \bus|cpu1|bus_out[5]~3 (
// Equation(s):
// \bus|cpu1|bus_out[5]~3_combout  = ((\bus|cpu1|sm_cb2|invalidate~regout ) # (\bus|cpu1|sm_cb1|invalidate~regout )) # (!\bus|cpu1|state.01~regout )

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datad(\bus|cpu1|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[5]~3 .lut_mask = 16'hFFF5;
defparam \bus|cpu1|bus_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneii_lcell_comb \bus|cpu1|activate_sm_cb1~1 (
// Equation(s):
// \bus|cpu1|activate_sm_cb1~1_combout  = (!\bus|cpu1|address_reg [0] & \bus|cpu1|state.01~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\bus|cpu1|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|activate_sm_cb1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb1~1 .lut_mask = 16'h0F00;
defparam \bus|cpu1|activate_sm_cb1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N8
cycloneii_lcell_comb \bus|cpu1|Selector7~0 (
// Equation(s):
// \bus|cpu1|Selector7~0_combout  = (\bus|cpu1|activate_sm_cb1~1_combout  & ((\bus|cpu1|always0~2_combout  & (\bus|cpu1|cb2|current_address [1])) # (!\bus|cpu1|always0~2_combout  & ((\bus|cpu1|cb1|current_address [1]))))) # 
// (!\bus|cpu1|activate_sm_cb1~1_combout  & (\bus|cpu1|cb2|current_address [1]))

	.dataa(\bus|cpu1|cb2|current_address [1]),
	.datab(\bus|cpu1|activate_sm_cb1~1_combout ),
	.datac(\bus|cpu1|cb1|current_address [1]),
	.datad(\bus|cpu1|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector7~0 .lut_mask = 16'hAAE2;
defparam \bus|cpu1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Selector7~1 (
// Equation(s):
// \bus|cpu1|Selector7~1_combout  = (\bus|cpu1|bus_out[5]~4_combout  & ((\bus|cpu1|bus_out[5]~6_combout  & (\bus|cpu1|cb1|current_address [1])) # (!\bus|cpu1|bus_out[5]~6_combout  & ((\bus|cpu1|Selector7~0_combout ))))) # (!\bus|cpu1|bus_out[5]~4_combout  & 
// (((\bus|cpu1|Selector7~0_combout ))))

	.dataa(\bus|cpu1|cb1|current_address [1]),
	.datab(\bus|cpu1|bus_out[5]~4_combout ),
	.datac(\bus|cpu1|Selector7~0_combout ),
	.datad(\bus|cpu1|bus_out[5]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector7~1 .lut_mask = 16'hB8F0;
defparam \bus|cpu1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneii_lcell_comb \bus|cpu1|Selector7~2 (
// Equation(s):
// \bus|cpu1|Selector7~2_combout  = (\bus|cpu1|address_reg [1] & (((\bus|cpu1|Selector7~1_combout  & \bus|cpu1|Selector8~0_combout )) # (!\bus|cpu1|bus_out[5]~3_combout ))) # (!\bus|cpu1|address_reg [1] & (((\bus|cpu1|Selector7~1_combout  & 
// \bus|cpu1|Selector8~0_combout ))))

	.dataa(\bus|cpu1|address_reg [1]),
	.datab(\bus|cpu1|bus_out[5]~3_combout ),
	.datac(\bus|cpu1|Selector7~1_combout ),
	.datad(\bus|cpu1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector7~2 .lut_mask = 16'hF222;
defparam \bus|cpu1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N27
cycloneii_lcell_ff \bus|cpu1|bus_out[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu1|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [5]));

// Location: LCCOMB_X3_Y14_N24
cycloneii_lcell_comb \bus|cpu2|Selector7~0 (
// Equation(s):
// \bus|cpu2|Selector7~0_combout  = (\bus|cpu2|activate_sm_cb1~1_combout  & ((\bus|cpu2|always0~2_combout  & ((\bus|cpu2|cb2|current_address [1]))) # (!\bus|cpu2|always0~2_combout  & (\bus|cpu2|cb1|current_address [1])))) # 
// (!\bus|cpu2|activate_sm_cb1~1_combout  & (((\bus|cpu2|cb2|current_address [1]))))

	.dataa(\bus|cpu2|cb1|current_address [1]),
	.datab(\bus|cpu2|activate_sm_cb1~1_combout ),
	.datac(\bus|cpu2|cb2|current_address [1]),
	.datad(\bus|cpu2|always0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector7~0 .lut_mask = 16'hF0B8;
defparam \bus|cpu2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N8
cycloneii_lcell_comb \bus|cpu2|Selector7~1 (
// Equation(s):
// \bus|cpu2|Selector7~1_combout  = (\bus|cpu2|bus_out[5]~7_combout  & ((\bus|cpu2|bus_out[5]~5_combout  & (\bus|cpu2|cb1|current_address [1])) # (!\bus|cpu2|bus_out[5]~5_combout  & ((\bus|cpu2|Selector7~0_combout ))))) # (!\bus|cpu2|bus_out[5]~7_combout  & 
// (((\bus|cpu2|Selector7~0_combout ))))

	.dataa(\bus|cpu2|bus_out[5]~7_combout ),
	.datab(\bus|cpu2|bus_out[5]~5_combout ),
	.datac(\bus|cpu2|cb1|current_address [1]),
	.datad(\bus|cpu2|Selector7~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector7~1 .lut_mask = 16'hF780;
defparam \bus|cpu2|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N6
cycloneii_lcell_comb \bus|cpu2|Selector7~2 (
// Equation(s):
// \bus|cpu2|Selector7~2_combout  = (\bus|cpu2|bus_out[5]~4_combout  & (\bus|cpu2|Selector7~1_combout  & ((\bus|cpu2|Selector8~0_combout )))) # (!\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|address_reg [1]) # ((\bus|cpu2|Selector7~1_combout  & 
// \bus|cpu2|Selector8~0_combout ))))

	.dataa(\bus|cpu2|bus_out[5]~4_combout ),
	.datab(\bus|cpu2|Selector7~1_combout ),
	.datac(\bus|cpu2|address_reg [1]),
	.datad(\bus|cpu2|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector7~2 .lut_mask = 16'hDC50;
defparam \bus|cpu2|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N7
cycloneii_lcell_ff \bus|cpu2|bus_out[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu2|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [5]));

// Location: LCCOMB_X2_Y13_N28
cycloneii_lcell_comb \bus|memory_address~1 (
// Equation(s):
// \bus|memory_address~1_combout  = (\bus|cpu1|bus_out [12] & (\bus|cpu1|bus_out [5])) # (!\bus|cpu1|bus_out [12] & ((\bus|cpu1|bus_out [9] & (\bus|cpu1|bus_out [5])) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu2|bus_out [5])))))

	.dataa(\bus|cpu1|bus_out [12]),
	.datab(\bus|cpu1|bus_out [5]),
	.datac(\bus|cpu2|bus_out [5]),
	.datad(\bus|cpu1|bus_out [9]),
	.cin(gnd),
	.combout(\bus|memory_address~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_address~1 .lut_mask = 16'hCCD8;
defparam \bus|memory_address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N29
cycloneii_lcell_ff \bus|memory_address[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_address~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_address [1]));

// Location: LCCOMB_X1_Y15_N24
cycloneii_lcell_comb \bus|bus_in_cpu1~5 (
// Equation(s):
// \bus|bus_in_cpu1~5_combout  = (\bus|state.01~regout  & (\bus|memory_address [1])) # (!\bus|state.01~regout  & ((\bus|cpu2|bus_out [5])))

	.dataa(vcc),
	.datab(\bus|state.01~regout ),
	.datac(\bus|memory_address [1]),
	.datad(\bus|cpu2|bus_out [5]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~5 .lut_mask = 16'hF3C0;
defparam \bus|bus_in_cpu1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N25
cycloneii_lcell_ff \bus|bus_in_cpu1[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [5]));

// Location: LCCOMB_X5_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Equal2~0 (
// Equation(s):
// \bus|cpu1|Equal2~0_combout  = (\bus|bus_in_cpu1 [4] & (\bus|cpu1|cb1|current_address [0] & (\bus|bus_in_cpu1 [5] $ (!\bus|cpu1|cb1|current_address [1])))) # (!\bus|bus_in_cpu1 [4] & (!\bus|cpu1|cb1|current_address [0] & (\bus|bus_in_cpu1 [5] $ 
// (!\bus|cpu1|cb1|current_address [1]))))

	.dataa(\bus|bus_in_cpu1 [4]),
	.datab(\bus|bus_in_cpu1 [5]),
	.datac(\bus|cpu1|cb1|current_address [0]),
	.datad(\bus|cpu1|cb1|current_address [1]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal2~0 .lut_mask = 16'h8421;
defparam \bus|cpu1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N18
cycloneii_lcell_comb \bus|cpu1|Selector18~1 (
// Equation(s):
// \bus|cpu1|Selector18~1_combout  = (\bus|cpu1|Selector28~1_combout  & (\bus|cpu1|Equal2~0_combout  & (!\bus|cpu1|Equal2~1_combout  & \bus|cpu1|state~13_combout )))

	.dataa(\bus|cpu1|Selector28~1_combout ),
	.datab(\bus|cpu1|Equal2~0_combout ),
	.datac(\bus|cpu1|Equal2~1_combout ),
	.datad(\bus|cpu1|state~13_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector18~1 .lut_mask = 16'h0800;
defparam \bus|cpu1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N22
cycloneii_lcell_comb \bus|cpu1|state_cb~2 (
// Equation(s):
// \bus|cpu1|state_cb~2_combout  = (!\bus|cpu1|sm_cb1|invalidate~regout  & (\bus|cpu1|instruction_reg~regout  & (\bus|cpu1|Selector5~0_combout  & !\bus|cpu1|sm_cb2|invalidate~regout )))

	.dataa(\bus|cpu1|sm_cb1|invalidate~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|sm_cb2|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|state_cb~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|state_cb~2 .lut_mask = 16'h0040;
defparam \bus|cpu1|state_cb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Selector18~2 (
// Equation(s):
// \bus|cpu1|Selector18~2_combout  = (\bus|cpu1|Selector18~0_combout ) # ((\bus|cpu1|Selector18~1_combout ) # ((\bus|cpu1|activate_sm_cb1~1_combout  & \bus|cpu1|state_cb~2_combout )))

	.dataa(\bus|cpu1|Selector18~0_combout ),
	.datab(\bus|cpu1|Selector18~1_combout ),
	.datac(\bus|cpu1|activate_sm_cb1~1_combout ),
	.datad(\bus|cpu1|state_cb~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector18~2 .lut_mask = 16'hFEEE;
defparam \bus|cpu1|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N29
cycloneii_lcell_ff \bus|cpu1|write_cb1 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector18~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|write_cb1~regout ));

// Location: LCFF_X5_Y12_N31
cycloneii_lcell_ff \bus|cpu1|cb1|current_address[2] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu1|cb1|current_address[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_address [2]));

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \bus|cpu1|Selector21~0 (
// Equation(s):
// \bus|cpu1|Selector21~0_combout  = (\bus|cpu1|state~12_combout  & ((\bus|cpu1|cb2|current_address [2]))) # (!\bus|cpu1|state~12_combout  & (\bus|cpu1|cb1|current_address [2]))

	.dataa(\bus|cpu1|state~12_combout ),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu1|cb2|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector21~0 .lut_mask = 16'hEE44;
defparam \bus|cpu1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N21
cycloneii_lcell_ff \bus|cpu1|address_cb[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector21~0_combout ),
	.sdata(\bus|cpu1|address_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu1|state.00~regout ),
	.ena(\bus|cpu1|address_cb[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_cb [2]));

// Location: LCFF_X3_Y12_N19
cycloneii_lcell_ff \bus|cpu1|cb2|current_address[2] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_address [2]));

// Location: LCCOMB_X3_Y12_N20
cycloneii_lcell_comb \bus|cpu1|Equal5~0 (
// Equation(s):
// \bus|cpu1|Equal5~0_combout  = (\bus|cpu1|cb2|current_state [1]) # (\bus|cpu1|sm_bus2|currentState [0] $ (\bus|cpu1|cb2|current_state [0]))

	.dataa(vcc),
	.datab(\bus|cpu1|sm_bus2|currentState [0]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal5~0 .lut_mask = 16'hF3FC;
defparam \bus|cpu1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
cycloneii_lcell_comb \bus|cpu1|state~12 (
// Equation(s):
// \bus|cpu1|state~12_combout  = (\bus|cpu1|Equal5~0_combout  & (\bus|cpu1|Equal4~0_combout  & (\bus|bus_in_cpu1 [6] $ (!\bus|cpu1|cb2|current_address [2]))))

	.dataa(\bus|bus_in_cpu1 [6]),
	.datab(\bus|cpu1|cb2|current_address [2]),
	.datac(\bus|cpu1|Equal5~0_combout ),
	.datad(\bus|cpu1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|state~12 .lut_mask = 16'h9000;
defparam \bus|cpu1|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N16
cycloneii_lcell_comb \bus|cpu1|always0~3 (
// Equation(s):
// \bus|cpu1|always0~3_combout  = (\bus|bus_in_cpu1 [9]) # ((\bus|bus_in_cpu1 [8]) # (\bus|bus_in_cpu1 [7]))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu1 [9]),
	.datac(\bus|bus_in_cpu1 [8]),
	.datad(\bus|bus_in_cpu1 [7]),
	.cin(gnd),
	.combout(\bus|cpu1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|always0~3 .lut_mask = 16'hFFFC;
defparam \bus|cpu1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N14
cycloneii_lcell_comb \bus|cpu1|Selector14~0 (
// Equation(s):
// \bus|cpu1|Selector14~0_combout  = (\bus|cpu1|instruction_reg~0_combout  & (((!\bus|cpu1|state~12_combout  & !\bus|cpu1|state~14_combout )) # (!\bus|cpu1|always0~3_combout )))

	.dataa(\bus|cpu1|instruction_reg~0_combout ),
	.datab(\bus|cpu1|state~12_combout ),
	.datac(\bus|cpu1|always0~3_combout ),
	.datad(\bus|cpu1|state~14_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector14~0 .lut_mask = 16'h0A2A;
defparam \bus|cpu1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N15
cycloneii_lcell_ff \bus|cpu1|state.01 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.01~regout ));

// Location: LCCOMB_X2_Y11_N10
cycloneii_lcell_comb \bus|cpu1|Selector3~0 (
// Equation(s):
// \bus|cpu1|Selector3~0_combout  = (\bus|cpu1|state.01~regout  & ((\bus|cpu1|sm_cb2|readMiss~regout ) # (\bus|cpu1|sm_cb1|readMiss~regout )))

	.dataa(\bus|cpu1|sm_cb2|readMiss~regout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(vcc),
	.datad(\bus|cpu1|sm_cb1|readMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector3~0 .lut_mask = 16'hCC88;
defparam \bus|cpu1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N11
cycloneii_lcell_ff \bus|cpu1|bus_out[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [9]));

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \bus|state~14 (
// Equation(s):
// \bus|state~14_combout  = (!\bus|state.00~regout  & ((\bus|cpu1|bus_out [9]) # (\bus|cpu1|bus_out [12])))

	.dataa(vcc),
	.datab(\bus|state.00~regout ),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(\bus|cpu1|bus_out [12]),
	.cin(gnd),
	.combout(\bus|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~14 .lut_mask = 16'h3330;
defparam \bus|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N23
cycloneii_lcell_ff \bus|state.01 (
	.clk(\SW~combout [17]),
	.datain(\bus|state~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.01~regout ));

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \bus|Selector1~0 (
// Equation(s):
// \bus|Selector1~0_combout  = (\bus|state.01~regout ) # (\bus|state.10~regout )

	.dataa(vcc),
	.datab(\bus|state.01~regout ),
	.datac(\bus|state.10~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|Selector1~0 .lut_mask = 16'hFCFC;
defparam \bus|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N3
cycloneii_lcell_ff \bus|state.11 (
	.clk(\SW~combout [17]),
	.datain(\bus|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.11~regout ));

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \bus|always0~0 (
// Equation(s):
// \bus|always0~0_combout  = (\bus|cpu1|bus_out [9]) # (\bus|cpu1|bus_out [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(\bus|cpu1|bus_out [12]),
	.cin(gnd),
	.combout(\bus|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|always0~0 .lut_mask = 16'hFFF0;
defparam \bus|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneii_lcell_comb \bus|Selector0~0 (
// Equation(s):
// \bus|Selector0~0_combout  = (!\bus|state.11~regout  & ((\bus|cpu2|bus_out [11]) # ((\bus|state.00~regout ) # (\bus|always0~0_combout ))))

	.dataa(\bus|cpu2|bus_out [11]),
	.datab(\bus|state.11~regout ),
	.datac(\bus|state.00~regout ),
	.datad(\bus|always0~0_combout ),
	.cin(gnd),
	.combout(\bus|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|Selector0~0 .lut_mask = 16'h3332;
defparam \bus|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N27
cycloneii_lcell_ff \bus|state.00 (
	.clk(\SW~combout [17]),
	.datain(\bus|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.00~regout ));

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \bus|state~12 (
// Equation(s):
// \bus|state~12_combout  = (\bus|cpu2|bus_out [11] & (!\bus|state.00~regout  & (!\bus|cpu1|bus_out [9] & !\bus|cpu1|bus_out [12])))

	.dataa(\bus|cpu2|bus_out [11]),
	.datab(\bus|state.00~regout ),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(\bus|cpu1|bus_out [12]),
	.cin(gnd),
	.combout(\bus|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~12 .lut_mask = 16'h0002;
defparam \bus|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N21
cycloneii_lcell_ff \bus|state.10 (
	.clk(\SW~combout [17]),
	.datain(\bus|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.10~regout ));

// Location: LCCOMB_X2_Y11_N4
cycloneii_lcell_comb \bus|cpu1|Selector2~0 (
// Equation(s):
// \bus|cpu1|Selector2~0_combout  = (\bus|cpu1|state.01~regout  & (((\bus|cpu1|bus_out [10]) # (\bus|cpu1|always0~4_combout )))) # (!\bus|cpu1|state.01~regout  & (!\bus|cpu1|bus_out[8]~1_combout  & (\bus|cpu1|bus_out [10])))

	.dataa(\bus|cpu1|bus_out[8]~1_combout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|bus_out [10]),
	.datad(\bus|cpu1|always0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector2~0 .lut_mask = 16'hDCD0;
defparam \bus|cpu1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y11_N5
cycloneii_lcell_ff \bus|cpu1|bus_out[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [10]));

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \bus|bus_in_cpu2~1 (
// Equation(s):
// \bus|bus_in_cpu2~1_combout  = (\bus|state.10~regout ) # (\bus|cpu1|bus_out [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.10~regout ),
	.datad(\bus|cpu1|bus_out [10]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~1 .lut_mask = 16'hFFF0;
defparam \bus|bus_in_cpu2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N27
cycloneii_lcell_ff \bus|bus_in_cpu2[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [10]));

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \bus|cpu2|Selector15~1 (
// Equation(s):
// \bus|cpu2|Selector15~1_combout  = (\bus|cpu2|Selector15~0_combout  & (((\bus|cpu2|state.11~regout )))) # (!\bus|cpu2|Selector15~0_combout  & (!\bus|cpu2|state.01~regout  & (\bus|cpu2|instruction_reg~0_combout )))

	.dataa(\bus|cpu2|Selector15~0_combout ),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(\bus|cpu2|instruction_reg~0_combout ),
	.datad(\bus|cpu2|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~1 .lut_mask = 16'hBA10;
defparam \bus|cpu2|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \bus|cpu2|Selector15~2 (
// Equation(s):
// \bus|cpu2|Selector15~2_combout  = (\bus|cpu2|Selector15~1_combout ) # ((!\bus|cpu2|Selector15~0_combout  & (\bus|cpu2|state.01~regout  & !\bus|cpu2|always0~4_combout )))

	.dataa(\bus|cpu2|Selector15~0_combout ),
	.datab(\bus|cpu2|Selector15~1_combout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|always0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~2 .lut_mask = 16'hCCDC;
defparam \bus|cpu2|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N24
cycloneii_lcell_comb \bus|cpu2|Selector15~3 (
// Equation(s):
// \bus|cpu2|Selector15~3_combout  = (\bus|cpu2|Selector15~0_combout  & (((\bus|bus_in_cpu2 [10])))) # (!\bus|cpu2|Selector15~0_combout  & (\bus|cpu2|state.01~regout  & ((\bus|cpu2|instruction_reg~regout ))))

	.dataa(\bus|cpu2|Selector15~0_combout ),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(\bus|bus_in_cpu2 [10]),
	.datad(\bus|cpu2|instruction_reg~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~3 .lut_mask = 16'hE4A0;
defparam \bus|cpu2|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N28
cycloneii_lcell_comb \bus|cpu2|Selector13~1 (
// Equation(s):
// \bus|cpu2|Selector13~1_combout  = (\bus|cpu2|Selector13~0_combout  & (\bus|cpu2|always0~3_combout  & ((\bus|cpu2|state~14_combout ) # (\bus|cpu2|state~12_combout ))))

	.dataa(\bus|cpu2|Selector13~0_combout ),
	.datab(\bus|cpu2|always0~3_combout ),
	.datac(\bus|cpu2|state~14_combout ),
	.datad(\bus|cpu2|state~12_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~1 .lut_mask = 16'h8880;
defparam \bus|cpu2|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \bus|cpu2|Selector15~4 (
// Equation(s):
// \bus|cpu2|Selector15~4_combout  = (\bus|cpu2|Selector15~2_combout  & (((\bus|cpu2|Selector15~3_combout ) # (\bus|cpu2|Selector13~1_combout )))) # (!\bus|cpu2|Selector15~2_combout  & (!\bus|cpu2|state.00~regout  & ((\bus|cpu2|Selector13~1_combout ))))

	.dataa(\bus|cpu2|state.00~regout ),
	.datab(\bus|cpu2|Selector15~2_combout ),
	.datac(\bus|cpu2|Selector15~3_combout ),
	.datad(\bus|cpu2|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~4 .lut_mask = 16'hDDC0;
defparam \bus|cpu2|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N15
cycloneii_lcell_ff \bus|cpu2|state.10 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector15~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.10~regout ));

// Location: LCCOMB_X2_Y14_N2
cycloneii_lcell_comb \bus|cpu2|Selector13~0 (
// Equation(s):
// \bus|cpu2|Selector13~0_combout  = (!\bus|cpu2|state.01~regout  & (!\bus|cpu2|state.10~regout  & ((!\bus|cpu2|state.11~regout ) # (!\bus|bus_in_cpu2 [10]))))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|bus_in_cpu2 [10]),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|cpu2|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~0 .lut_mask = 16'h0015;
defparam \bus|cpu2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N14
cycloneii_lcell_comb \bus|cpu2|Selector13~2 (
// Equation(s):
// \bus|cpu2|Selector13~2_combout  = (\bus|cpu2|Selector28~0_combout ) # ((\bus|cpu2|Selector13~0_combout  & ((\bus|cpu2|state.00~regout ) # (\SW~combout [15]))))

	.dataa(\bus|cpu2|state.00~regout ),
	.datab(\bus|cpu2|Selector13~0_combout ),
	.datac(\bus|cpu2|Selector28~0_combout ),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~2 .lut_mask = 16'hFCF8;
defparam \bus|cpu2|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N20
cycloneii_lcell_comb \bus|cpu2|Selector17~1 (
// Equation(s):
// \bus|cpu2|Selector17~1_combout  = (\bus|cpu2|state.01~regout  & (((\bus|cpu2|instruction_reg~regout ) # (!\bus|cpu2|Selector5~0_combout )) # (!\bus|cpu2|always0~2_combout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|always0~2_combout ),
	.datac(\bus|cpu2|instruction_reg~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector17~1 .lut_mask = 16'hA2AA;
defparam \bus|cpu2|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N10
cycloneii_lcell_comb \bus|cpu2|Selector13~3 (
// Equation(s):
// \bus|cpu2|Selector13~3_combout  = (\bus|cpu2|Selector13~2_combout ) # ((\bus|cpu2|Selector13~1_combout ) # ((!\bus|cpu2|Selector15~0_combout  & \bus|cpu2|Selector17~1_combout )))

	.dataa(\bus|cpu2|Selector15~0_combout ),
	.datab(\bus|cpu2|Selector13~2_combout ),
	.datac(\bus|cpu2|Selector17~1_combout ),
	.datad(\bus|cpu2|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~3 .lut_mask = 16'hFFDC;
defparam \bus|cpu2|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N11
cycloneii_lcell_ff \bus|cpu2|state.00 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector13~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.00~regout ));

// Location: LCCOMB_X4_Y14_N0
cycloneii_lcell_comb \bus|cpu2|Selector17~0 (
// Equation(s):
// \bus|cpu2|Selector17~0_combout  = (\bus|cpu2|done~regout  & (!\bus|cpu2|state.11~regout  & ((\bus|cpu2|state.00~regout )))) # (!\bus|cpu2|done~regout  & (((\bus|cpu2|state.00~regout ) # (!\SW~combout [15]))))

	.dataa(\bus|cpu2|state.11~regout ),
	.datab(\bus|cpu2|done~regout ),
	.datac(\SW~combout [15]),
	.datad(\bus|cpu2|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector17~0 .lut_mask = 16'h7703;
defparam \bus|cpu2|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N28
cycloneii_lcell_comb \bus|cpu2|Selector17~2 (
// Equation(s):
// \bus|cpu2|Selector17~2_combout  = ((\bus|cpu2|Selector17~1_combout  & \bus|cpu2|done~regout )) # (!\bus|cpu2|Selector17~0_combout )

	.dataa(\bus|cpu2|Selector17~1_combout ),
	.datab(vcc),
	.datac(\bus|cpu2|done~regout ),
	.datad(\bus|cpu2|Selector17~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector17~2 .lut_mask = 16'hA0FF;
defparam \bus|cpu2|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N29
cycloneii_lcell_ff \bus|cpu2|done (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector17~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|done~regout ));

// Location: LCCOMB_X3_Y11_N26
cycloneii_lcell_comb \bus|cpu1|Selector17~0 (
// Equation(s):
// \bus|cpu1|Selector17~0_combout  = (\bus|cpu1|done~regout  & (((!\bus|cpu1|state.11~regout  & \bus|cpu1|state.00~regout )))) # (!\bus|cpu1|done~regout  & (((\bus|cpu1|state.00~regout )) # (!\SW~combout [16])))

	.dataa(\bus|cpu1|done~regout ),
	.datab(\SW~combout [16]),
	.datac(\bus|cpu1|state.11~regout ),
	.datad(\bus|cpu1|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector17~0 .lut_mask = 16'h5F11;
defparam \bus|cpu1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N12
cycloneii_lcell_comb \bus|cpu1|Selector17~2 (
// Equation(s):
// \bus|cpu1|Selector17~2_combout  = ((\bus|cpu1|done~regout  & \bus|cpu1|Selector17~1_combout )) # (!\bus|cpu1|Selector17~0_combout )

	.dataa(vcc),
	.datab(\bus|cpu1|Selector17~0_combout ),
	.datac(\bus|cpu1|done~regout ),
	.datad(\bus|cpu1|Selector17~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector17~2 .lut_mask = 16'hF333;
defparam \bus|cpu1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y11_N13
cycloneii_lcell_ff \bus|cpu1|done (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector17~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|done~regout ));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\SW~combout [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(!\bus|cpu2|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(!\bus|cpu1|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
