Return-Path: <platform-driver-x86-owner@vger.kernel.org>
X-Original-To: lists+platform-driver-x86@lfdr.de
Delivered-To: lists+platform-driver-x86@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 5B26B4905BE
	for <lists+platform-driver-x86@lfdr.de>; Mon, 17 Jan 2022 11:12:21 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S236035AbiAQKMU (ORCPT
        <rfc822;lists+platform-driver-x86@lfdr.de>);
        Mon, 17 Jan 2022 05:12:20 -0500
Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124]:48420 "EHLO
        us-smtp-delivery-124.mimecast.com" rhost-flags-OK-OK-OK-OK)
        by vger.kernel.org with ESMTP id S236028AbiAQKMU (ORCPT
        <rfc822;platform-driver-x86@vger.kernel.org>);
        Mon, 17 Jan 2022 05:12:20 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
        s=mimecast20190719; t=1642414339;
        h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
         to:to:cc:cc:mime-version:mime-version:content-type:content-type:
         content-transfer-encoding:content-transfer-encoding:
         in-reply-to:in-reply-to:references:references;
        bh=Kd2bRlL66XjByA3TzWwpLlv0qJuDYmv593BKBGN2EVw=;
        b=a8IK9D3zxy4gXzNJtyVjtZWxiUXwSH95HY9kmZPR5E4O2tjTAUpK2iTmFnY07vEVo3A9xi
        7SloYSlencMGhHzHViLZW3Spa5RpB7LbP50xDD+I0nVNta9jd/SYHQPU0y8XlDMCuOBfmz
        DmFjIrQeKC8pTw/jZkaAcxwiGNjn8rU=
Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com
 [209.85.208.70]) by relay.mimecast.com with ESMTP with STARTTLS
 (version=TLSv1.2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 us-mta-351-vrp3kf5GO0-JDnh3FCLuxg-1; Mon, 17 Jan 2022 05:12:17 -0500
X-MC-Unique: vrp3kf5GO0-JDnh3FCLuxg-1
Received: by mail-ed1-f70.google.com with SMTP id c8-20020a05640227c800b003fdc1684cdeso13819002ede.12
        for <platform-driver-x86@vger.kernel.org>; Mon, 17 Jan 2022 02:12:17 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:message-id:date:mime-version:user-agent:subject
         :content-language:to:cc:references:from:in-reply-to
         :content-transfer-encoding;
        bh=Kd2bRlL66XjByA3TzWwpLlv0qJuDYmv593BKBGN2EVw=;
        b=iLRzYgvc4RAyZGpvfWm4kJH5vi18rbAFkqL+a08JH1hopsPVFgLCtZ7KB1jei0VYJX
         xPhQVdfCTllLaCg0NujMnvt9e2ICzTa0dCRiUVXfcevecgLMlljD9AsDIqe1kcARlDF3
         FuQysD8D11L/fQe6vdOnKBApT3D/B2adIaItA6xbJ1pcq4qK3M1b5qk/aW7SRrZTv995
         0EWRSro/yGjLJsgf5jcNZ95aOutYYEmdcvFWu0Cpzz03GHzQrwKgkeb7476DW7N5Z20O
         4ShEySLs1MZSFqii3oz93mSKwaadAtHbFBT2SoDkxMZ2VeQdwPiTOCURCdiJjm+FZPf9
         itHA==
X-Gm-Message-State: AOAM530I8ptMuulJnn0dVamlCIAXZ6arWOHYTe/usoN6CsHxXFSgpl+1
        khQsHEAtDsbUXayfsA3OEze2R3ZlFoszbcrfw/ce6nm36ssEQdXL2SEEcc2MWE8hm69plyHRCc4
        u/j2+yZKNlGvGlWyKXCaQ9Mi8zNmEZI0XxQ==
X-Received: by 2002:a17:907:3e1b:: with SMTP id hp27mr15609787ejc.686.1642414336406;
        Mon, 17 Jan 2022 02:12:16 -0800 (PST)
X-Google-Smtp-Source: ABdhPJwZv07CEYYc/S9SCZlBGRYAzphrhBYVGrzPRlAJ+IqxuBmTiZojCUm781651eJ6kW3zQgsuqA==
X-Received: by 2002:a17:907:3e1b:: with SMTP id hp27mr15609775ejc.686.1642414336233;
        Mon, 17 Jan 2022 02:12:16 -0800 (PST)
Received: from ?IPV6:2001:1c00:c1e:bf00:1db8:22d3:1bc9:8ca1? (2001-1c00-0c1e-bf00-1db8-22d3-1bc9-8ca1.cable.dynamic.v6.ziggo.nl. [2001:1c00:c1e:bf00:1db8:22d3:1bc9:8ca1])
        by smtp.gmail.com with ESMTPSA id w5sm2644209ejn.31.2022.01.17.02.12.15
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Mon, 17 Jan 2022 02:12:15 -0800 (PST)
Message-ID: <9ec5dc0f-87c4-a2b9-a77c-eb1314f0b240@redhat.com>
Date:   Mon, 17 Jan 2022 11:12:15 +0100
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.3.0
Subject: Re: [PATCH] platform/x86: intel_crystal_cove_charger: Fix IRQ masking
 / unmasking
Content-Language: en-US
To:     Mark Gross <markgross@kernel.org>,
        Andy Shevchenko <andy@kernel.org>
Cc:     platform-driver-x86@vger.kernel.org
References: <20220111232309.377642-1-hdegoede@redhat.com>
From:   Hans de Goede <hdegoede@redhat.com>
In-Reply-To: <20220111232309.377642-1-hdegoede@redhat.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Precedence: bulk
List-ID: <platform-driver-x86.vger.kernel.org>
X-Mailing-List: platform-driver-x86@vger.kernel.org

Hi,

On 1/12/22 00:23, Hans de Goede wrote:
> The driver as originally submitted accidentally relied on Android having
> run before and Android having unmasked the 2nd level IRQ-mask for the
> charger IRQ. This worked since these are PMIC registers which are only
> reset when the battery is fully drained or disconnected.
> 
> Fix the charger IRQ no longer working after loss of battery power by
> properly setting the 2nd level IRQ-mask for the charger IRQ.
> 
> Note this removes the need to enable/disable our parent IRQ which just
> sets the mask bit in the 1st level IRQ-mask register, setting one of
> the 2 level masks is enough to stop the IRQ from getting reported.
> 
> Fixes: 761db353d9e2 ("platform/x86: Add intel_crystal_cove_charger driver")
> Signed-off-by: Hans de Goede <hdegoede@redhat.com>

I've added this to my review-hans (soon to be for-next) branch now.

Regards,

Hans


> ---
>  .../platform/x86/intel/crystal_cove_charger.c | 26 +++++++++----------
>  1 file changed, 13 insertions(+), 13 deletions(-)
> 
> diff --git a/drivers/platform/x86/intel/crystal_cove_charger.c b/drivers/platform/x86/intel/crystal_cove_charger.c
> index 0374bc742513..eeaa926d2058 100644
> --- a/drivers/platform/x86/intel/crystal_cove_charger.c
> +++ b/drivers/platform/x86/intel/crystal_cove_charger.c
> @@ -17,6 +17,7 @@
>  #include <linux/regmap.h>
>  
>  #define CHGRIRQ_REG					0x0a
> +#define MCHGRIRQ_REG					0x17
>  
>  struct crystal_cove_charger_data {
>  	struct mutex buslock; /* irq_bus_lock */
> @@ -25,8 +26,8 @@ struct crystal_cove_charger_data {
>  	struct irq_domain *irq_domain;
>  	int irq;
>  	int charger_irq;
> -	bool irq_enabled;
> -	bool irq_is_enabled;
> +	u8 mask;
> +	u8 new_mask;
>  };
>  
>  static irqreturn_t crystal_cove_charger_irq(int irq, void *data)
> @@ -53,13 +54,9 @@ static void crystal_cove_charger_irq_bus_sync_unlock(struct irq_data *data)
>  {
>  	struct crystal_cove_charger_data *charger = irq_data_get_irq_chip_data(data);
>  
> -	if (charger->irq_is_enabled != charger->irq_enabled) {
> -		if (charger->irq_enabled)
> -			enable_irq(charger->irq);
> -		else
> -			disable_irq(charger->irq);
> -
> -		charger->irq_is_enabled = charger->irq_enabled;
> +	if (charger->mask != charger->new_mask) {
> +		regmap_write(charger->regmap, MCHGRIRQ_REG, charger->new_mask);
> +		charger->mask = charger->new_mask;
>  	}
>  
>  	mutex_unlock(&charger->buslock);
> @@ -69,14 +66,14 @@ static void crystal_cove_charger_irq_unmask(struct irq_data *data)
>  {
>  	struct crystal_cove_charger_data *charger = irq_data_get_irq_chip_data(data);
>  
> -	charger->irq_enabled = true;
> +	charger->new_mask &= ~BIT(data->hwirq);
>  }
>  
>  static void crystal_cove_charger_irq_mask(struct irq_data *data)
>  {
>  	struct crystal_cove_charger_data *charger = irq_data_get_irq_chip_data(data);
>  
> -	charger->irq_enabled = false;
> +	charger->new_mask |= BIT(data->hwirq);
>  }
>  
>  static void crystal_cove_charger_rm_irq_domain(void *data)
> @@ -130,10 +127,13 @@ static int crystal_cove_charger_probe(struct platform_device *pdev)
>  	irq_set_nested_thread(charger->charger_irq, true);
>  	irq_set_noprobe(charger->charger_irq);
>  
> +	/* Mask the single 2nd level IRQ before enabling the 1st level IRQ */
> +	charger->mask = BIT(0);
> +	regmap_write(charger->regmap, MCHGRIRQ_REG, charger->mask);
> +
>  	ret = devm_request_threaded_irq(&pdev->dev, charger->irq, NULL,
>  					crystal_cove_charger_irq,
> -					IRQF_ONESHOT | IRQF_NO_AUTOEN,
> -					KBUILD_MODNAME, charger);
> +					IRQF_ONESHOT, KBUILD_MODNAME, charger);
>  	if (ret)
>  		return dev_err_probe(&pdev->dev, ret, "requesting irq\n");
>  
> 

