Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 12 22:40:51 2021
| Host         : DESKTOP-J6UDIT8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a200tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             133 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           19 |
| Yes          | No                    | No                     |            1152 |          918 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   |     Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------+----------------------+------------------+----------------+--------------+
|  Reset_IBUF_BUFG |                       |                      |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG   |                       | PC/curPC[31]_i_1_n_4 |               19 |             32 |         1.68 |
|  n_1_4911_BUFG   |                       |                      |               25 |             32 |         1.28 |
|  n_2_8079_BUFG   |                       |                      |               13 |             32 |         2.46 |
|  n_3_14789_BUFG  |                       |                      |               20 |             32 |         1.60 |
|  n_0_14830_BUFG  |                       |                      |               24 |             33 |         1.38 |
| ~CLK_IBUF_BUFG   | PC/HILOWre_OBUF[1]    |                      |               38 |             64 |         1.68 |
| ~CLK_IBUF_BUFG   | PC/HILOWre_OBUF[0]    |                      |               22 |             64 |         2.91 |
| ~CLK_IBUF_BUFG   | Control/p_0_in        |                      |               12 |             96 |         8.00 |
| ~CLK_IBUF_BUFG   | PC/curPC_reg[8]_30[0] |                      |              858 |           1024 |         1.19 |
+------------------+-----------------------+----------------------+------------------+----------------+--------------+


