# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do uart_rx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx {C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:04 on Feb 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx" C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 22:41:04 on Feb 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:10 on Feb 22,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 22:41:10 on Feb 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:10 on Feb 22,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx_testbench.sv 
# -- Compiling module uart_rx_testbench
# 
# Top level modules:
# 	uart_rx_testbench
# End time: 22:41:11 on Feb 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim rtl_work.uart_rx_testbench
# vsim rtl_work.uart_rx_testbench 
# Start time: 22:41:13 on Feb 22,2022
# Loading sv_std.std
# Loading rtl_work.uart_rx_testbench
# Loading rtl_work.uart_rx
add wave -r sim:/uart_rx_testbench/DUT/*
run -all
# Test Passed - Correct Byte Received time=                3200  expected=a5   actual=a5
# Test Passed - Correct Byte Received time=                6400  expected=a8   actual=a8
# Test Passed - Correct Byte Received time=                9600  expected=ab   actual=ab
# Test Passed - Correct Byte Received time=               12800  expected=ae   actual=ae
# ** Note: $finish    : C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx_testbench.sv(91)
#    Time: 13620 ns  Iteration: 0  Instance: /uart_rx_testbench
# 1
# Break in Module uart_rx_testbench at C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx_testbench.sv line 91
# End time: 23:13:21 on Feb 22,2022, Elapsed time: 0:32:08
# Errors: 0, Warnings: 0
