C:\lscc\diamond\3.9_x64\synpbase\bin64\c_hdl.exe  -osyn  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_comp.srs  -top  ddr3_test_top  -hdllog  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synlog\cu_ddr3_test_impl1_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST  -I C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\  -I C:\lscc\diamond\3.9_x64\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro    -DSBP_SYNTHESIS    -dmgen  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\dm  -dup -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work C:\lscc\diamond\3.9_x64\cae_library\synthesis\verilog\pmi_def.v -lib work C:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v -lib work C:\lscc\diamond\3.9_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v -lib work C:\lscc\diamond\3.9_x64\module\reveal\src\rvl_j2w_module\wb2sci.v -lib work C:\lscc\diamond\3.9_x64\module\reveal\src\ertl\JTAG_SOFT.v -lib work C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_trig_gen.v -lib work C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_gen.v -lib work C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v 
rc:0 success:1 runtime:4
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_comp.srs|io:o|time:1499986126|size:232012|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synlog\cu_ddr3_test_impl1_compiler.srr|io:o|time:1499986126|size:12658|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v|io:i|time:1489054444|size:89974|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1489054444|size:40584|exec:0
file:C:\lscc\diamond\3.9_x64\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1485403278|size:39414|exec:0
file:C:\lscc\diamond\3.9_x64\module\reveal\src\ertl\ertl.v|io:i|time:1433961372|size:100946|exec:0
file:C:\lscc\diamond\3.9_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v|io:i|time:1385420554|size:57254|exec:0
file:C:\lscc\diamond\3.9_x64\module\reveal\src\rvl_j2w_module\wb2sci.v|io:i|time:1384211946|size:10311|exec:0
file:C:\lscc\diamond\3.9_x64\module\reveal\src\ertl\JTAG_SOFT.v|io:i|time:1459369500|size:43974|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_trig_gen.v|io:i|time:1499986123|size:9342|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_la0_gen.v|io:i|time:1499986123|size:7004|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\reveal_workspace\tmpreveal\ddr3_test_top_rvl.v|io:i|time:1499986123|size:193876|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\c_hdl.exe|io:i|time:1489229968|size:1338368|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\c_hdl.exe|io:i|time:1489230174|size:1754112|exec:1
