
# **FPGA-Based UART Implementation using Verilog (Xilinx Vivado)**  

This repository contains a **Universal Asynchronous Receiver-Transmitter (UART) system** implemented using **Verilog** and deployed on an **FPGA** using **Xilinx Vivado**. The project is designed to establish **serial communication** between an FPGA and external devices like microcontrollers, PCs, or embedded systems.  

## **Project Overview**  
UART is a widely used serial communication protocol that facilitates full-duplex data transfer with minimal overhead. In this project, a fully functional **UART transmitter and receiver** are implemented and tested on **FPGA hardware**. The design includes:  

âœ… **FPGA Hardware Implementation** â€“ The design is not just simulated but also tested on a real FPGA.  
âœ… **Modular Verilog Design** â€“ Structured and reusable code for clarity and scalability.  
âœ… **Configurable Baud Rate Generator** â€“ Supports flexible baud rate selection for reliable communication.  
âœ… **Real-Time Data Transmission & Reception** â€“ Ensures seamless communication with external devices.  
âœ… **Tested in Xilinx Vivado** â€“ Simulation and synthesis performed using Xilinx tools.  

---

## **Project Structure**  
```
â”œâ”€â”€ src/                  
â”‚   â”œâ”€â”€ uart_top.v        # Top-level module integrating all components  
â”‚   â”œâ”€â”€ baud_rate_gen.v   # Baud rate generator for timing control  
â”‚   â”œâ”€â”€ uart_tx.v         # UART transmitter  
â”‚   â”œâ”€â”€ uart_rx.v         # UART receiver  
â”‚   â”œâ”€â”€ testbenches/      # Testbenches for verification  
â”‚   â””â”€â”€ constraints/      # FPGA constraints file (XDC)  
â”œâ”€â”€ simulations/          # Simulation results and waveform analysis  
â”œâ”€â”€ hardware_testing/     # FPGA implementation results  
â””â”€â”€ README.md             # Project documentation  
```  

---

## **Implementation Details**  
- **FPGA Used:** (Specify your FPGA board, e.g., Basys 3, Artix-7, etc.)  
- **Development Environment:** Xilinx Vivado  
- **Language:** Verilog  
- **Baud Rate:** (Specify the default baud rate used, e.g., 9600 bps, 115200 bps, etc.)  
- **Simulation & Verification:** Functional verification using Xilinx Vivadoâ€™s simulator and real hardware testing.  

---

## **Modules & Functionality**  
### **1ï¸âƒ£ Top Module (`uart_top.v`)**  
- Integrates the baud rate generator, transmitter, and receiver.  
- Provides a unified interface for UART communication.  

### **2ï¸âƒ£ Baud Rate Generator (`baud_rate_gen.v`)**  
- Generates clock pulses for data transmission and reception.  
- Supports multiple baud rates for flexible communication.  

### **3ï¸âƒ£ UART Transmitter (`uart_tx.v`)**  
- Converts parallel input data into a serial stream.  
- Implements start, stop, and data bits for correct transmission.  

### **4ï¸âƒ£ UART Receiver (`uart_rx.v`)**  
- Captures incoming serial data and converts it into parallel format.  
- Synchronizes with the baud clock to decode received bits accurately.  

---

## **Future Enhancements**  
ğŸ”¹ Implement **FIFO Buffers** to manage data efficiently.  
ğŸ”¹ Add **Parity Bit & Error Detection** for more robust communication.  
ğŸ”¹ Extend to **SPI/I2C/UART Hybrid Communication** for broader applications.  
ğŸ”¹ Create a **Graphical Interface (Python-based)** for easy testing on a PC.  

---

## **Conclusion**  
This project provides a **fully functional, FPGA-based UART system**, making it a **valuable resource for FPGA designers, embedded system engineers, and students** working on digital communication. By implementing and testing this UART on **real hardware**, the design is validated for practical applications in embedded systems and **VLSI projects**.  
