// Seed: 4059767088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_5 = id_3;
  logic id_6;
endmodule
module module_1 (
    output uwire id_0,
    inout tri id_1
    , id_7,
    output tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5
);
  wire id_8;
  assign id_0 = 1'd0;
  assign id_3 = id_7 ? -1 : -1 ? 1 : -1'b0;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  initial begin : LABEL_0
    $signed(16);
    ;
    assert (-1);
  end
endmodule
