

================================================================
== Vivado HLS Report for 'CCLabel_preProcess'
================================================================
* Date:           Fri Mar 03 22:38:03 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      29|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      29|     74|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_87_p2        |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_115_p2       |     +    |      0|  0|   4|           4|           1|
    |tmp_2_fu_121_p2     |     +    |      0|  0|   6|           6|           6|
    |lbImage_d0          |  Select  |      0|  0|   1|           1|           1|
    |exitcond1_fu_81_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_fu_109_p2  |   icmp   |      0|  0|   5|           4|           5|
    |tmp_4_fu_131_p2     |   icmp   |      0|  0|  40|          32|           7|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  65|          55|          26|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |i_reg_58   |   4|          2|    4|          8|
    |j_reg_69   |   4|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          9|    9|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  4|   0|    4|          0|
    |i_1_reg_149    |  4|   0|    4|          0|
    |i_reg_58       |  4|   0|    4|          0|
    |j_1_reg_162    |  4|   0|    4|          0|
    |j_reg_69       |  4|   0|    4|          0|
    |tmp_3_reg_167  |  6|   0|   64|         58|
    |tmp_reg_154    |  3|   0|    6|          3|
    +---------------+---+----+-----+-----------+
    |Total          | 29|   0|   90|         61|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_start          |  in |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_done           | out |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_idle           | out |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_ready          | out |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|Image_r_Addr_A    | out |   32|    bram    |       Image_r      |     array    |
|Image_r_EN_A      | out |    1|    bram    |       Image_r      |     array    |
|Image_r_WEN_A     | out |    4|    bram    |       Image_r      |     array    |
|Image_r_Din_A     | out |   32|    bram    |       Image_r      |     array    |
|Image_r_Dout_A    |  in |   32|    bram    |       Image_r      |     array    |
|lbImage_address0  | out |    6|  ap_memory |       lbImage      |     array    |
|lbImage_ce0       | out |    1|  ap_memory |       lbImage      |     array    |
|lbImage_we0       | out |    1|  ap_memory |       lbImage      |     array    |
|lbImage_d0        | out |   32|  ap_memory |       lbImage      |     array    |
+------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_6 [1/1] 1.57ns
:1  br label %.loopexit


 <State 2>: 1.88ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_1 [1/1] 0.80ns
.loopexit:3  %i_1 = add i4 %i, 1

ST_2: stg_11 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: tmp_31 [1/1] 0.00ns
.preheader.preheader:0  %tmp_31 = trunc i4 %i to i3

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:1  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_31, i3 0)

ST_2: stg_14 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_2: stg_15 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.11ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: j_cast1 [1/1] 0.00ns
.preheader:1  %j_cast1 = zext i4 %j to i6

ST_3: exitcond [1/1] 1.88ns
.preheader:2  %exitcond = icmp eq i4 %j, -8

ST_3: empty_11 [1/1] 0.00ns
.preheader:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: j_1 [1/1] 0.80ns
.preheader:4  %j_1 = add i4 %j, 1

ST_3: stg_21 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_2 [1/1] 1.72ns
:0  %tmp_2 = add i6 %j_cast1, %tmp

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i6 %tmp_2 to i64

ST_3: Image_addr [1/1] 0.00ns
:2  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3

ST_3: Image_load [2/2] 2.39ns
:3  %Image_load = load i32* %Image_addr, align 4


 <State 4>: 8.67ns
ST_4: Image_load [1/2] 2.39ns
:3  %Image_load = load i32* %Image_addr, align 4

ST_4: tmp_4 [1/1] 2.52ns
:4  %tmp_4 = icmp ult i32 %Image_load, 70

ST_4: lbImage_addr [1/1] 0.00ns
:5  %lbImage_addr = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3

ST_4: p_cast [1/1] 1.37ns
:6  %p_cast = select i1 %tmp_4, i32 0, i32 1

ST_4: stg_30 [1/1] 2.39ns
:7  store i32 %p_cast, i32* %lbImage_addr, align 4

ST_4: stg_31 [1/1] 0.00ns
:8  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xbf37950; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ lbImage]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; mode=0xbf378c0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5        (specinterface    ) [ 00000]
stg_6        (br               ) [ 01111]
i            (phi              ) [ 00100]
exitcond1    (icmp             ) [ 00111]
empty        (speclooptripcount) [ 00000]
i_1          (add              ) [ 01111]
stg_11       (br               ) [ 00000]
tmp_31       (trunc            ) [ 00000]
tmp          (bitconcatenate   ) [ 00011]
stg_14       (br               ) [ 00111]
stg_15       (ret              ) [ 00000]
j            (phi              ) [ 00010]
j_cast1      (zext             ) [ 00000]
exitcond     (icmp             ) [ 00111]
empty_11     (speclooptripcount) [ 00000]
j_1          (add              ) [ 00111]
stg_21       (br               ) [ 01111]
tmp_2        (add              ) [ 00000]
tmp_3        (zext             ) [ 00001]
Image_addr   (getelementptr    ) [ 00001]
Image_load   (load             ) [ 00000]
tmp_4        (icmp             ) [ 00000]
lbImage_addr (getelementptr    ) [ 00000]
p_cast       (select           ) [ 00000]
stg_30       (store            ) [ 00000]
stg_31       (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbImage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbImage"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="Image_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Image_addr/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="6" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="44" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Image_load/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="lbImage_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="6" slack="1"/>
<pin id="50" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="stg_30_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_30/4 "/>
</bind>
</comp>

<comp id="58" class="1005" name="i_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="1"/>
<pin id="60" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="j_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="1"/>
<pin id="71" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="j_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="1" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="exitcond1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_31_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_cast1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="6" slack="1"/>
<pin id="124" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_4_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="162" class="1005" name="j_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="tmp_3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="Image_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="1"/>
<pin id="174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Image_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="28" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="62" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="62" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="62" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="73" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="73" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="73" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="105" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="135"><net_src comp="41" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="53" pin=1"/></net>

<net id="152"><net_src comp="87" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="157"><net_src comp="97" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="165"><net_src comp="115" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="170"><net_src comp="126" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="175"><net_src comp="34" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Image_r | {}
	Port: lbImage | {}
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_11 : 2
		tmp_31 : 1
		tmp : 2
	State 3
		j_cast1 : 1
		exitcond : 1
		j_1 : 1
		stg_21 : 2
		tmp_2 : 2
		tmp_3 : 3
		Image_addr : 4
		Image_load : 5
	State 4
		tmp_4 : 1
		p_cast : 2
		stg_30 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|          | exitcond1_fu_81 |    0    |    4    |
|   icmp   | exitcond_fu_109 |    0    |    4    |
|          |   tmp_4_fu_131  |    0    |    40   |
|----------|-----------------|---------|---------|
|  select  |  p_cast_fu_137  |    0    |    32   |
|----------|-----------------|---------|---------|
|          |    i_1_fu_87    |    0    |    4    |
|    add   |    j_1_fu_115   |    0    |    4    |
|          |   tmp_2_fu_121  |    0    |    6    |
|----------|-----------------|---------|---------|
|   trunc  |   tmp_31_fu_93  |    0    |    0    |
|----------|-----------------|---------|---------|
|bitconcatenate|    tmp_fu_97    |    0    |    0    |
|----------|-----------------|---------|---------|
|   zext   |  j_cast1_fu_105 |    0    |    0    |
|          |   tmp_3_fu_126  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    94   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|Image_addr_reg_172|    6   |
|    i_1_reg_149   |    4   |
|     i_reg_58     |    4   |
|    j_1_reg_162   |    4   |
|     j_reg_69     |    4   |
|   tmp_3_reg_167  |   64   |
|    tmp_reg_154   |    6   |
+------------------+--------+
|       Total      |   92   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   92   |   100  |
+-----------+--------+--------+--------+
