{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701334668395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701334668395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 10:57:48 2023 " "Processing started: Thu Nov 30 10:57:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701334668395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334668395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334668395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701334668765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701334668765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_main.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_Main " "Found entity 1: ps2_Main" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_clock_divider " "Found entity 1: ps2_clock_divider" {  } { { "ps2_clock_divider.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file parking_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parking_Controller " "Found entity 1: Parking_Controller" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file main_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_LCD " "Found entity 1: MAIN_LCD" {  } { { "MAIN_LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/MAIN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_cdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_cdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CDivider " "Found entity 1: LCD_CDivider" {  } { { "LCD_CDivider.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD_CDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor_id_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file floor_id_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_id_logic " "Found entity 1: floor_id_logic" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segx.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7segx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDC_7SEGx " "Found entity 1: BDC_7SEGx" {  } { { "BCD_7SEGx.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/BCD_7SEGx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDC_7SEG " "Found entity 1: BDC_7SEG" {  } { { "BCD_7SEG.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/BCD_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701334676601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_pressed Parking_Controller.v(106) " "Verilog HDL Implicit Net warning at Parking_Controller.v(106): created implicit net for \"ctrl_pressed\"" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_pressed Parking_Controller.v(107) " "Verilog HDL Implicit Net warning at Parking_Controller.v(107): created implicit net for \"a_pressed\"" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parking_Controller " "Elaborating entity \"Parking_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701334676645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Parking_Controller.v(170) " "Verilog HDL assignment warning at Parking_Controller.v(170): truncated value with size 32 to match size of target (6)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676648 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(269) " "Verilog HDL assignment warning at Parking_Controller.v(269): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676649 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(273) " "Verilog HDL assignment warning at Parking_Controller.v(273): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676650 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(288) " "Verilog HDL assignment warning at Parking_Controller.v(288): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676650 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(291) " "Verilog HDL assignment warning at Parking_Controller.v(291): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676650 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(300) " "Verilog HDL assignment warning at Parking_Controller.v(300): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676650 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(303) " "Verilog HDL assignment warning at Parking_Controller.v(303): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676650 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(564) " "Verilog HDL assignment warning at Parking_Controller.v(564): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676655 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(566) " "Verilog HDL assignment warning at Parking_Controller.v(566): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676655 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Parking_Controller.v(573) " "Verilog HDL assignment warning at Parking_Controller.v(573): truncated value with size 32 to match size of target (3)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676655 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flg_inp Parking_Controller.v(627) " "Verilog HDL Always Construct warning at Parking_Controller.v(627): variable \"flg_inp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 627 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334676657 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flg_inp Parking_Controller.v(629) " "Verilog HDL Always Construct warning at Parking_Controller.v(629): variable \"flg_inp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 629 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334676657 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flg_inp Parking_Controller.v(631) " "Verilog HDL Always Construct warning at Parking_Controller.v(631): variable \"flg_inp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334676657 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_E Parking_Controller.v(665) " "Verilog HDL Always Construct warning at Parking_Controller.v(665): variable \"state_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 665 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334676658 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "take_action Parking_Controller.v(731) " "Verilog HDL Always Construct warning at Parking_Controller.v(731): variable \"take_action\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334676659 "|Parking_Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "take_action Parking_Controller.v(733) " "Verilog HDL Always Construct warning at Parking_Controller.v(733): variable \"take_action\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701334676659 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_power_led Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"red_power_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334676659 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_wrong_led Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"red_wrong_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334676659 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_led Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"green_led\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334676659 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_State Parking_Controller.v(611) " "Verilog HDL Always Construct warning at Parking_Controller.v(611): inferring latch(es) for variable \"LCD_State\", which holds its previous value in one or more paths through the always construct" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701334676659 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "first_rem_BCD Parking_Controller.v(10) " "Output port \"first_rem_BCD\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334676662 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "second_rem_BCD Parking_Controller.v(10) " "Output port \"second_rem_BCD\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334676662 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tot_rem_BCD_left Parking_Controller.v(10) " "Output port \"tot_rem_BCD_left\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334676662 "|Parking_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tot_rem_BCD_right Parking_Controller.v(10) " "Output port \"tot_rem_BCD_right\" at Parking_Controller.v(10) has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701334676662 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[0\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[0\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676667 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[1\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[1\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676667 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[2\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[2\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676668 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_State\[3\] Parking_Controller.v(611) " "Inferred latch for \"LCD_State\[3\]\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676668 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_led Parking_Controller.v(611) " "Inferred latch for \"green_led\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676668 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_wrong_led Parking_Controller.v(611) " "Inferred latch for \"red_wrong_led\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676668 "|Parking_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_power_led Parking_Controller.v(611) " "Inferred latch for \"red_power_led\" at Parking_Controller.v(611)" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334676668 "|Parking_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_Main ps2_Main:keyb " "Elaborating entity \"ps2_Main\" for hierarchy \"ps2_Main:keyb\"" {  } { { "Parking_Controller.v" "keyb" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_ctrla ps2_Main.v(18) " "Verilog HDL or VHDL warning at ps2_Main.v(18): object \"reset_ctrla\" assigned a value but never read" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_valid_key_pressed ps2_Main.v(48) " "Verilog HDL or VHDL warning at ps2_Main.v(48): object \"reset_valid_key_pressed\" assigned a value but never read" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_Main.v(71) " "Verilog HDL assignment warning at ps2_Main.v(71): truncated value with size 32 to match size of target (3)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ps2_Main.v(84) " "Verilog HDL Case Statement warning at ps2_Main.v(84): case item expression never matches the case expression" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 ps2_Main.v(119) " "Verilog HDL assignment warning at ps2_Main.v(119): truncated value with size 24 to match size of target (4)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(129) " "Verilog HDL assignment warning at ps2_Main.v(129): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(130) " "Verilog HDL assignment warning at ps2_Main.v(130): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_Main.v(131) " "Verilog HDL assignment warning at ps2_Main.v(131): truncated value with size 32 to match size of target (1)" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676730 "|Parking_Controller|ps2_Main:keyb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_clock_divider ps2_Main:keyb\|ps2_clock_divider:inst2 " "Elaborating entity \"ps2_clock_divider\" for hierarchy \"ps2_Main:keyb\|ps2_clock_divider:inst2\"" {  } { { "ps2_Main.v" "inst2" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_Main:keyb\|ps2_keyboard:inst1 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_Main:keyb\|ps2_keyboard:inst1\"" {  } { { "ps2_Main.v" "inst1" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK ps2_keyboard.v(59) " "Verilog HDL or VHDL warning at ps2_keyboard.v(59): object \"HOST_ACK\" assigned a value but never read" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(25) " "Verilog HDL assignment warning at ps2_keyboard.v(25): truncated value with size 32 to match size of target (11)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(32) " "Verilog HDL assignment warning at ps2_keyboard.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(59) " "Verilog HDL assignment warning at ps2_keyboard.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(76) " "Verilog HDL assignment warning at ps2_keyboard.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(104) " "Verilog HDL assignment warning at ps2_keyboard.v(104): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_keyboard.v(156) " "Verilog HDL assignment warning at ps2_keyboard.v(156): truncated value with size 32 to match size of target (9)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(176) " "Verilog HDL assignment warning at ps2_keyboard.v(176): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676734 "|Parking_Controller|ps2_Main:keyb|ps2_keyboard:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_LCD MAIN_LCD:lcd_inst " "Elaborating entity \"MAIN_LCD\" for hierarchy \"MAIN_LCD:lcd_inst\"" {  } { { "Parking_Controller.v" "lcd_inst" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CDivider MAIN_LCD:lcd_inst\|LCD_CDivider:inst1 " "Elaborating entity \"LCD_CDivider\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD_CDivider:inst1\"" {  } { { "MAIN_LCD.v" "inst1" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/MAIN_LCD.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD MAIN_LCD:lcd_inst\|LCD:inst2 " "Elaborating entity \"LCD\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD:inst2\"" {  } { { "MAIN_LCD.v" "inst2" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/MAIN_LCD.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(61) " "Verilog HDL assignment warning at LCD.v(61): truncated value with size 32 to match size of target (18)" {  } { { "LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676741 "|Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(69) " "Verilog HDL assignment warning at LCD.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676741 "|Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller MAIN_LCD:lcd_inst\|LCD:inst2\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"MAIN_LCD:lcd_inst\|LCD:inst2\|LCD_Controller:u0\"" {  } { { "LCD.v" "u0" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676742 "|Parking_Controller|MAIN_LCD:lcd_inst|LCD:inst2|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_id_logic floor_id_logic:logic_inst " "Elaborating entity \"floor_id_logic\" for hierarchy \"floor_id_logic:logic_inst\"" {  } { { "Parking_Controller.v" "logic_inst" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(21) " "Verilog HDL assignment warning at floor_id_logic.v(21): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(38) " "Verilog HDL assignment warning at floor_id_logic.v(38): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(45) " "Verilog HDL assignment warning at floor_id_logic.v(45): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(52) " "Verilog HDL assignment warning at floor_id_logic.v(52): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(58) " "Verilog HDL assignment warning at floor_id_logic.v(58): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(60) " "Verilog HDL assignment warning at floor_id_logic.v(60): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(62) " "Verilog HDL assignment warning at floor_id_logic.v(62): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(63) " "Verilog HDL assignment warning at floor_id_logic.v(63): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floor_id_logic.v(65) " "Verilog HDL assignment warning at floor_id_logic.v(65): truncated value with size 32 to match size of target (1)" {  } { { "floor_id_logic.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/floor_id_logic.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701334676746 "|Parking_Controller|floor_id_logic:logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDC_7SEG BDC_7SEG:bcd_inst " "Elaborating entity \"BDC_7SEG\" for hierarchy \"BDC_7SEG:bcd_inst\"" {  } { { "Parking_Controller.v" "bcd_inst" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334676747 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701334678725 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701334678741 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701334678741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red_wrong_led\$latch " "Latch red_wrong_led\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.NORMAL_FSM " "Ports D and ENA on the latch are fed by the same signal state.NORMAL_FSM" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334678745 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334678745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green_led\$latch " "Latch green_led\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.NORMAL_FSM " "Ports D and ENA on the latch are fed by the same signal state.NORMAL_FSM" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334678745 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334678745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_State\[1\] " "Latch LCD_State\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.INPUTTING " "Ports D and ENA on the latch are fed by the same signal state.INPUTTING" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334678745 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334678745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_State\[0\] " "Latch LCD_State\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.INPUTTING " "Ports D and ENA on the latch are fed by the same signal state.INPUTTING" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334678745 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334678745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_State\[2\] " "Latch LCD_State\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.INPUTTING " "Ports D and ENA on the latch are fed by the same signal state.INPUTTING" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701334678745 ""}  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 611 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701334678745 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } } { "ps2_keyboard.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_keyboard.v" 117 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701334678750 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701334678750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[0\] GND " "Pin \"first_rem_BCD\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[1\] GND " "Pin \"first_rem_BCD\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[2\] GND " "Pin \"first_rem_BCD\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[3\] GND " "Pin \"first_rem_BCD\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[4\] GND " "Pin \"first_rem_BCD\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[5\] GND " "Pin \"first_rem_BCD\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "first_rem_BCD\[6\] GND " "Pin \"first_rem_BCD\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|first_rem_BCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[0\] GND " "Pin \"second_rem_BCD\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[1\] GND " "Pin \"second_rem_BCD\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[2\] GND " "Pin \"second_rem_BCD\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[3\] GND " "Pin \"second_rem_BCD\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[4\] GND " "Pin \"second_rem_BCD\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[5\] GND " "Pin \"second_rem_BCD\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "second_rem_BCD\[6\] GND " "Pin \"second_rem_BCD\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|second_rem_BCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[0\] GND " "Pin \"tot_rem_BCD_left\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[1\] GND " "Pin \"tot_rem_BCD_left\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[2\] GND " "Pin \"tot_rem_BCD_left\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[3\] GND " "Pin \"tot_rem_BCD_left\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[4\] GND " "Pin \"tot_rem_BCD_left\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[5\] GND " "Pin \"tot_rem_BCD_left\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_left\[6\] GND " "Pin \"tot_rem_BCD_left\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_left[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[0\] GND " "Pin \"tot_rem_BCD_right\[0\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[1\] GND " "Pin \"tot_rem_BCD_right\[1\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[2\] GND " "Pin \"tot_rem_BCD_right\[2\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[3\] GND " "Pin \"tot_rem_BCD_right\[3\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[4\] GND " "Pin \"tot_rem_BCD_right\[4\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[5\] GND " "Pin \"tot_rem_BCD_right\[5\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tot_rem_BCD_right\[6\] GND " "Pin \"tot_rem_BCD_right\[6\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|tot_rem_BCD_right[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD0\[7\] GND " "Pin \"BCD0\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|BCD0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD1\[7\] GND " "Pin \"BCD1\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|BCD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[7\] GND " "Pin \"BCD2\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|BCD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD3\[7\] GND " "Pin \"BCD3\[7\]\" is stuck at GND" {  } { { "Parking_Controller.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/Parking_Controller.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701334679424 "|Parking_Controller|BCD3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701334679424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701334679551 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|key\[2\] High " "Register ps2_Main:keyb\|key\[2\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701334679703 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|ID\[27\] High " "Register ps2_Main:keyb\|ID\[27\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701334679703 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_Main:keyb\|ID\[25\] High " "Register ps2_Main:keyb\|ID\[25\] will power up to High" {  } { { "ps2_Main.v" "" { Text "C:/Users/richo/Desktop/LAU/4th year/Fall 2023/Digital Lab/Digital-Lab-main/Part1/ps2_Main.v" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701334679703 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701334679703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701334681787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701334681984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701334681984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1380 " "Implemented 1380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701334682103 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701334682103 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701334682103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1297 " "Implemented 1297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701334682103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701334682103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701334682124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 10:58:02 2023 " "Processing ended: Thu Nov 30 10:58:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701334682124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701334682124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701334682124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701334682124 ""}
