// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _p_S0_HH_
#define _p_S0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct p_S0 : public sc_module {
    // Port declarations 3
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > x;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    p_S0(sc_module_name name);
    SC_HAS_PROCESS(p_S0);

    ~p_S0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<2> > tmp_368_fu_40_p1;
    sc_signal< sc_lv<30> > tmp_i_fu_30_p4;
    sc_signal< sc_lv<13> > tmp_369_fu_62_p1;
    sc_signal< sc_lv<19> > tmp_i1_fu_52_p4;
    sc_signal< sc_lv<22> > tmp_370_fu_84_p1;
    sc_signal< sc_lv<10> > tmp_i4_fu_74_p4;
    sc_signal< sc_lv<32> > tmp_49_i_fu_44_p3;
    sc_signal< sc_lv<32> > tmp_49_i6_fu_88_p3;
    sc_signal< sc_lv<32> > tmp_fu_96_p2;
    sc_signal< sc_lv<32> > tmp_49_i3_fu_66_p3;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_ready();
    void thread_ap_return();
    void thread_tmp_368_fu_40_p1();
    void thread_tmp_369_fu_62_p1();
    void thread_tmp_370_fu_84_p1();
    void thread_tmp_49_i3_fu_66_p3();
    void thread_tmp_49_i6_fu_88_p3();
    void thread_tmp_49_i_fu_44_p3();
    void thread_tmp_fu_96_p2();
    void thread_tmp_i1_fu_52_p4();
    void thread_tmp_i4_fu_74_p4();
    void thread_tmp_i_fu_30_p4();
};

}

using namespace ap_rtl;

#endif
