	component matmul_afu_pgm_ram is
		port (
			address     : in  std_logic_vector(5 downto 0)  := (others => 'X'); -- address
			clken       : in  std_logic                     := 'X';             -- clken
			chipselect  : in  std_logic                     := 'X';             -- chipselect
			write       : in  std_logic                     := 'X';             -- write
			readdata    : out std_logic_vector(63 downto 0);                    -- readdata
			writedata   : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			byteenable  : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			address2    : in  std_logic_vector(5 downto 0)  := (others => 'X'); -- address
			chipselect2 : in  std_logic                     := 'X';             -- chipselect
			clken2      : in  std_logic                     := 'X';             -- clken
			write2      : in  std_logic                     := 'X';             -- write
			readdata2   : out std_logic_vector(63 downto 0);                    -- readdata
			writedata2  : in  std_logic_vector(63 downto 0) := (others => 'X'); -- writedata
			byteenable2 : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- byteenable
			clk         : in  std_logic                     := 'X';             -- clk
			reset       : in  std_logic                     := 'X'              -- reset
		);
	end component matmul_afu_pgm_ram;

