<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Register_File_RF.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Outputs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_Outputs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_Outputs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_operation.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_operation.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_operation.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Compare_Module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Compare_Module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Compare_Module.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder_5_to_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decoder_5_to_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decoder_5_to_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX32_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2_to_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2_to_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2_to_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2_to_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_32_to_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_32_to_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_32_to_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_File_RF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register_File_RF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Register_File_RF.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File_RF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_File_RF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register_File_RF.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register_File_RF_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_RF_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_File_RF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Rf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Rf_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_registers_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_registers_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testDecoder_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMUX2to1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMUX2to1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_operation_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_operation_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_outputs_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_outputs_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_compare_module_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_compare_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_compare_module_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_compare_module_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testara_RF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testara_RF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1520450392" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1520450392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520450392" xil_pn:in_ck="-2038212106757322588" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1520450392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_Outputs.vhd"/>
      <outfile xil_pn:name="ALU_operation.vhd"/>
      <outfile xil_pn:name="Compare_Module.vhd"/>
      <outfile xil_pn:name="Decoder_5_to_32.vhd"/>
      <outfile xil_pn:name="MUX32_test.vhd"/>
      <outfile xil_pn:name="MUX_2_to_1.vhd"/>
      <outfile xil_pn:name="MUX_32_to_1.vhd"/>
      <outfile xil_pn:name="Register_32.vhd"/>
      <outfile xil_pn:name="Register_File_RF.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Rf.vhd"/>
      <outfile xil_pn:name="Test_registers.vhd"/>
      <outfile xil_pn:name="testDecoder.vhd"/>
      <outfile xil_pn:name="testMUX2to1.vhd"/>
      <outfile xil_pn:name="test_ALU_operation.vhd"/>
      <outfile xil_pn:name="test_ALU_outputs.vhd"/>
      <outfile xil_pn:name="test_compare_module.vhd"/>
      <outfile xil_pn:name="testara_RF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1520776468" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6520426912221924535" xil_pn:start_ts="1520776468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520776468" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4546355904139219577" xil_pn:start_ts="1520776468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520450392" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6153232821553995286" xil_pn:start_ts="1520450392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520450392" xil_pn:in_ck="-2038212106757322588" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1520450392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_Outputs.vhd"/>
      <outfile xil_pn:name="ALU_operation.vhd"/>
      <outfile xil_pn:name="Compare_Module.vhd"/>
      <outfile xil_pn:name="Decoder_5_to_32.vhd"/>
      <outfile xil_pn:name="MUX32_test.vhd"/>
      <outfile xil_pn:name="MUX_2_to_1.vhd"/>
      <outfile xil_pn:name="MUX_32_to_1.vhd"/>
      <outfile xil_pn:name="Register_32.vhd"/>
      <outfile xil_pn:name="Register_File_RF.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Rf.vhd"/>
      <outfile xil_pn:name="Test_registers.vhd"/>
      <outfile xil_pn:name="testDecoder.vhd"/>
      <outfile xil_pn:name="testMUX2to1.vhd"/>
      <outfile xil_pn:name="test_ALU_operation.vhd"/>
      <outfile xil_pn:name="test_ALU_outputs.vhd"/>
      <outfile xil_pn:name="test_compare_module.vhd"/>
      <outfile xil_pn:name="testara_RF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1520776476" xil_pn:in_ck="-2038212106757322588" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1198714970252036144" xil_pn:start_ts="1520776468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_ALU_beh.prj"/>
      <outfile xil_pn:name="Test_ALU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1520776489" xil_pn:in_ck="-8033111234959927718" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5448665366451323939" xil_pn:start_ts="1520776489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_ALU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8011103855267378720" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6153232821553995286" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7866673891475225314" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519999396" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3795819053505180276" xil_pn:start_ts="1519999396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1520010153" xil_pn:in_ck="-1404056954842296371" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2531580826794150919" xil_pn:start_ts="1520010130">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Register_File_RF.lso"/>
      <outfile xil_pn:name="Register_File_RF.ngr"/>
      <outfile xil_pn:name="Register_File_RF.prj"/>
      <outfile xil_pn:name="Register_File_RF.syr"/>
      <outfile xil_pn:name="Register_File_RF.xst"/>
      <outfile xil_pn:name="Register_File_RF_vhdl.prj"/>
      <outfile xil_pn:name="Register_File_RF_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
