/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.27
Hash     : 8483c76
Date     : Jan 26 2024
Type     : Engineering
Log Time   : Mon Jan 29 13:51:52 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[26].outpad[0] (.output at (35,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.174     2.068
| (intra 'clb' routing)                                                      0.085     2.153
$abc$339682$new_new_n5687__.in[0] (.names at (49,25))                        0.000     2.153
| (primitive '.names' combinational delay)                                   0.173     2.326
$abc$339682$new_new_n5687__.out[0] (.names at (49,25))                       0.000     2.326
| (intra 'clb' routing)                                                      0.085     2.411
$abc$339682$new_new_n5690__.in[3] (.names at (49,25))                        0.000     2.411
| (primitive '.names' combinational delay)                                   0.152     2.563
$abc$339682$new_new_n5690__.out[0] (.names at (49,25))                       0.000     2.563
| (intra 'clb' routing)                                                      0.000     2.563
| (inter-block routing)                                                      0.814     3.377
| (intra 'clb' routing)                                                      0.085     3.462
read_data[26].in[4] (.names at (35,19))                                      0.000     3.462
| (primitive '.names' combinational delay)                                   0.152     3.614
read_data[26].out[0] (.names at (35,19))                                     0.000     3.614
| (intra 'clb' routing)                                                      0.000     3.614
| (inter-block routing)                                                      0.997     4.611
| (intra 'io' routing)                                                       0.733     5.343
out:read_data[26].outpad[0] (.output at (35,1))                              0.000     5.343
data arrival time                                                                      5.343

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.343
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.343


#Path 2
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[27].outpad[0] (.output at (34,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.235     2.129
| (intra 'clb' routing)                                                      0.085     2.214
$abc$339682$new_new_n5667__.in[1] (.names at (47,25))                        0.000     2.214
| (primitive '.names' combinational delay)                                   0.173     2.387
$abc$339682$new_new_n5667__.out[0] (.names at (47,25))                       0.000     2.387
| (intra 'clb' routing)                                                      0.000     2.387
| (inter-block routing)                                                      0.162     2.548
| (intra 'clb' routing)                                                      0.085     2.634
$abc$339682$new_new_n5669__.in[4] (.names at (47,25))                        0.000     2.634
| (primitive '.names' combinational delay)                                   0.090     2.724
$abc$339682$new_new_n5669__.out[0] (.names at (47,25))                       0.000     2.724
| (intra 'clb' routing)                                                      0.000     2.724
| (inter-block routing)                                                      0.695     3.419
| (intra 'clb' routing)                                                      0.085     3.504
read_data[27].in[4] (.names at (36,18))                                      0.000     3.504
| (primitive '.names' combinational delay)                                   0.152     3.656
read_data[27].out[0] (.names at (36,18))                                     0.000     3.656
| (intra 'clb' routing)                                                      0.000     3.656
| (inter-block routing)                                                      0.936     4.592
| (intra 'io' routing)                                                       0.733     5.325
out:read_data[27].outpad[0] (.output at (34,1))                              0.000     5.325
data arrival time                                                                      5.325

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.325
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.325


#Path 3
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[41].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.293     2.187
| (intra 'clb' routing)                                                      0.085     2.272
$abc$339682$new_new_n6381__.in[1] (.names at (43,27))                        0.000     2.272
| (primitive '.names' combinational delay)                                   0.173     2.445
$abc$339682$new_new_n6381__.out[0] (.names at (43,27))                       0.000     2.445
| (intra 'clb' routing)                                                      0.000     2.445
| (inter-block routing)                                                      0.162     2.606
| (intra 'clb' routing)                                                      0.085     2.691
$abc$339682$new_new_n6383__.in[4] (.names at (43,27))                        0.000     2.691
| (primitive '.names' combinational delay)                                   0.090     2.782
$abc$339682$new_new_n6383__.out[0] (.names at (43,27))                       0.000     2.782
| (intra 'clb' routing)                                                      0.000     2.782
| (inter-block routing)                                                      0.518     3.300
| (intra 'clb' routing)                                                      0.085     3.385
read_data[41].in[4] (.names at (43,20))                                      0.000     3.385
| (primitive '.names' combinational delay)                                   0.152     3.537
read_data[41].out[0] (.names at (43,20))                                     0.000     3.537
| (intra 'clb' routing)                                                      0.000     3.537
| (inter-block routing)                                                      1.055     4.592
| (intra 'io' routing)                                                       0.733     5.325
out:read_data[41].outpad[0] (.output at (43,1))                             -0.000     5.325
data arrival time                                                                      5.325

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.325
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.325


#Path 4
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[40].outpad[0] (.output at (40,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.290     2.184
| (intra 'clb' routing)                                                      0.085     2.269
$abc$339682$new_new_n6392__.in[0] (.names at (33,21))                        0.000     2.269
| (primitive '.names' combinational delay)                                   0.173     2.442
$abc$339682$new_new_n6392__.out[0] (.names at (33,21))                       0.000     2.442
| (intra 'clb' routing)                                                      0.000     2.442
| (inter-block routing)                                                      0.399     2.841
| (intra 'clb' routing)                                                      0.085     2.926
$abc$339682$new_new_n6394__.in[4] (.names at (37,24))                        0.000     2.926
| (primitive '.names' combinational delay)                                   0.103     3.029
$abc$339682$new_new_n6394__.out[0] (.names at (37,24))                       0.000     3.029
| (intra 'clb' routing)                                                      0.000     3.029
| (inter-block routing)                                                      0.220     3.248
| (intra 'clb' routing)                                                      0.085     3.334
read_data[40].in[5] (.names at (40,24))                                      0.000     3.334
| (primitive '.names' combinational delay)                                   0.054     3.388
read_data[40].out[0] (.names at (40,24))                                     0.000     3.388
| (intra 'clb' routing)                                                      0.000     3.388
| (inter-block routing)                                                      1.174     4.561
| (intra 'io' routing)                                                       0.733     5.294
out:read_data[40].outpad[0] (.output at (40,1))                              0.000     5.294
data arrival time                                                                      5.294

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.294
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.294


#Path 5
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[43].outpad[0] (.output at (41,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.299     2.193
| (intra 'clb' routing)                                                      0.085     2.278
$abc$339682$new_new_n6339__.in[1] (.names at (41,27))                        0.000     2.278
| (primitive '.names' combinational delay)                                   0.173     2.451
$abc$339682$new_new_n6339__.out[0] (.names at (41,27))                       0.000     2.451
| (intra 'clb' routing)                                                      0.000     2.451
| (inter-block routing)                                                      0.162     2.612
| (intra 'clb' routing)                                                      0.085     2.698
$abc$339682$new_new_n6341__.in[4] (.names at (41,27))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.090     2.788
$abc$339682$new_new_n6341__.out[0] (.names at (41,27))                       0.000     2.788
| (intra 'clb' routing)                                                      0.000     2.788
| (inter-block routing)                                                      0.342     3.129
| (intra 'clb' routing)                                                      0.085     3.214
read_data[43].in[4] (.names at (41,23))                                      0.000     3.214
| (primitive '.names' combinational delay)                                   0.152     3.366
read_data[43].out[0] (.names at (41,23))                                     0.000     3.366
| (intra 'clb' routing)                                                      0.000     3.366
| (inter-block routing)                                                      1.174     4.540
| (intra 'io' routing)                                                       0.733     5.273
out:read_data[43].outpad[0] (.output at (41,1))                             -0.000     5.273
data arrival time                                                                      5.273

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.273
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.273


#Path 6
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[28].outpad[0] (.output at (38,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.174     2.068
| (intra 'clb' routing)                                                      0.085     2.153
$abc$339682$new_new_n5646__.in[1] (.names at (48,24))                        0.000     2.153
| (primitive '.names' combinational delay)                                   0.173     2.326
$abc$339682$new_new_n5646__.out[0] (.names at (48,24))                       0.000     2.326
| (intra 'clb' routing)                                                      0.000     2.326
| (inter-block routing)                                                      0.162     2.487
| (intra 'clb' routing)                                                      0.085     2.573
$abc$339682$new_new_n5648__.in[4] (.names at (48,24))                        0.000     2.573
| (primitive '.names' combinational delay)                                   0.152     2.724
$abc$339682$new_new_n5648__.out[0] (.names at (48,24))                       0.000     2.724
| (intra 'clb' routing)                                                      0.000     2.724
| (inter-block routing)                                                      0.695     3.419
| (intra 'clb' routing)                                                      0.085     3.505
read_data[28].in[4] (.names at (37,17))                                      0.000     3.505
| (primitive '.names' combinational delay)                                   0.152     3.656
read_data[28].out[0] (.names at (37,17))                                     0.000     3.656
| (intra 'clb' routing)                                                      0.000     3.656
| (inter-block routing)                                                      0.881     4.537
| (intra 'io' routing)                                                       0.733     5.270
out:read_data[28].outpad[0] (.output at (38,1))                              0.000     5.270
data arrival time                                                                      5.270

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.270
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.270


#Path 7
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[45].outpad[0] (.output at (39,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.293     2.187
| (intra 'clb' routing)                                                      0.085     2.272
$abc$339682$new_new_n6297__.in[1] (.names at (44,26))                        0.000     2.272
| (primitive '.names' combinational delay)                                   0.173     2.445
$abc$339682$new_new_n6297__.out[0] (.names at (44,26))                       0.000     2.445
| (intra 'clb' routing)                                                      0.000     2.445
| (inter-block routing)                                                      0.162     2.606
| (intra 'clb' routing)                                                      0.085     2.691
$abc$339682$new_new_n6299__.in[4] (.names at (44,26))                        0.000     2.691
| (primitive '.names' combinational delay)                                   0.152     2.843
$abc$339682$new_new_n6299__.out[0] (.names at (44,26))                       0.000     2.843
| (intra 'clb' routing)                                                      0.000     2.843
| (inter-block routing)                                                      0.399     3.243
| (intra 'clb' routing)                                                      0.085     3.328
read_data[45].in[4] (.names at (41,21))                                      0.000     3.328
| (primitive '.names' combinational delay)                                   0.152     3.479
read_data[45].out[0] (.names at (41,21))                                     0.000     3.479
| (intra 'clb' routing)                                                      0.000     3.479
| (inter-block routing)                                                      1.055     4.534
| (intra 'io' routing)                                                       0.733     5.267
out:read_data[45].outpad[0] (.output at (39,1))                             -0.000     5.267
data arrival time                                                                      5.267

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.267
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.267


#Path 8
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[31].outpad[0] (.output at (37,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.116     2.010
| (intra 'clb' routing)                                                      0.085     2.095
$abc$339682$new_new_n5583__.in[1] (.names at (48,22))                        0.000     2.095
| (primitive '.names' combinational delay)                                   0.173     2.268
$abc$339682$new_new_n5583__.out[0] (.names at (48,22))                       0.000     2.268
| (intra 'clb' routing)                                                      0.000     2.268
| (inter-block routing)                                                      0.162     2.430
| (intra 'clb' routing)                                                      0.085     2.515
$abc$339682$new_new_n5585__.in[4] (.names at (48,22))                        0.000     2.515
| (primitive '.names' combinational delay)                                   0.152     2.666
$abc$339682$new_new_n5585__.out[0] (.names at (48,22))                       0.000     2.666
| (intra 'clb' routing)                                                      0.000     2.666
| (inter-block routing)                                                      0.756     3.423
| (intra 'clb' routing)                                                      0.085     3.508
read_data[31].in[4] (.names at (36,17))                                      0.000     3.508
| (primitive '.names' combinational delay)                                   0.103     3.610
read_data[31].out[0] (.names at (36,17))                                     0.000     3.610
| (intra 'clb' routing)                                                      0.000     3.610
| (inter-block routing)                                                      0.881     4.491
| (intra 'io' routing)                                                       0.733     5.224
out:read_data[31].outpad[0] (.output at (37,1))                              0.000     5.224
data arrival time                                                                      5.224

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.224
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.224


#Path 9
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[44].outpad[0] (.output at (42,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.232     2.126
| (intra 'clb' routing)                                                      0.085     2.211
$abc$339682$new_new_n6318__.in[1] (.names at (43,26))                        0.000     2.211
| (primitive '.names' combinational delay)                                   0.173     2.384
$abc$339682$new_new_n6318__.out[0] (.names at (43,26))                       0.000     2.384
| (intra 'clb' routing)                                                      0.000     2.384
| (inter-block routing)                                                      0.162     2.545
| (intra 'clb' routing)                                                      0.085     2.631
$abc$339682$new_new_n6320__.in[4] (.names at (43,26))                        0.000     2.631
| (primitive '.names' combinational delay)                                   0.152     2.782
$abc$339682$new_new_n6320__.out[0] (.names at (43,26))                       0.000     2.782
| (intra 'clb' routing)                                                      0.000     2.782
| (inter-block routing)                                                      0.342     3.124
| (intra 'clb' routing)                                                      0.085     3.209
read_data[44].in[4] (.names at (43,22))                                      0.000     3.209
| (primitive '.names' combinational delay)                                   0.152     3.361
read_data[44].out[0] (.names at (43,22))                                     0.000     3.361
| (intra 'clb' routing)                                                      0.000     3.361
| (inter-block routing)                                                      1.116     4.476
| (intra 'io' routing)                                                       0.733     5.209
out:read_data[44].outpad[0] (.output at (42,1))                              0.000     5.209
data arrival time                                                                      5.209

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.209
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.209


#Path 10
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[25].outpad[0] (.output at (37,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.174     2.068
| (intra 'clb' routing)                                                      0.085     2.153
$abc$339682$new_new_n5709__.in[1] (.names at (47,23))                        0.000     2.153
| (primitive '.names' combinational delay)                                   0.173     2.326
$abc$339682$new_new_n5709__.out[0] (.names at (47,23))                       0.000     2.326
| (intra 'clb' routing)                                                      0.000     2.326
| (inter-block routing)                                                      0.162     2.487
| (intra 'clb' routing)                                                      0.085     2.573
$abc$339682$new_new_n5711__.in[4] (.names at (47,23))                        0.000     2.573
| (primitive '.names' combinational delay)                                   0.090     2.663
$abc$339682$new_new_n5711__.out[0] (.names at (47,23))                       0.000     2.663
| (intra 'clb' routing)                                                      0.000     2.663
| (inter-block routing)                                                      0.576     3.239
| (intra 'clb' routing)                                                      0.085     3.324
read_data[25].in[4] (.names at (37,19))                                      0.000     3.324
| (primitive '.names' combinational delay)                                   0.152     3.476
read_data[25].out[0] (.names at (37,19))                                     0.000     3.476
| (intra 'clb' routing)                                                      0.000     3.476
| (inter-block routing)                                                      0.997     4.473
| (intra 'io' routing)                                                       0.733     5.206
out:read_data[25].outpad[0] (.output at (37,1))                              0.000     5.206
data arrival time                                                                      5.206

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.206
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.206


#Path 11
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[32].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.299     2.193
| (intra 'clb' routing)                                                      0.085     2.278
$abc$339682$new_new_n5552__.in[0] (.names at (54,25))                        0.000     2.278
| (primitive '.names' combinational delay)                                   0.173     2.451
$abc$339682$new_new_n5552__.out[0] (.names at (54,25))                       0.000     2.451
| (intra 'clb' routing)                                                      0.000     2.451
| (inter-block routing)                                                      0.284     2.734
| (intra 'clb' routing)                                                      0.085     2.819
$abc$339682$new_new_n5554__.in[4] (.names at (54,24))                        0.000     2.819
| (primitive '.names' combinational delay)                                   0.103     2.922
$abc$339682$new_new_n5554__.out[0] (.names at (54,24))                       0.000     2.922
| (intra 'clb' routing)                                                      0.000     2.922
| (inter-block routing)                                                      0.342     3.264
| (intra 'clb' routing)                                                      0.085     3.349
read_data[32].in[5] (.names at (54,20))                                      0.000     3.349
| (primitive '.names' combinational delay)                                   0.054     3.403
read_data[32].out[0] (.names at (54,20))                                     0.000     3.403
| (intra 'clb' routing)                                                      0.000     3.403
| (inter-block routing)                                                      1.055     4.458
| (intra 'io' routing)                                                       0.733     5.190
out:read_data[32].outpad[0] (.output at (54,1))                              0.000     5.190
data arrival time                                                                      5.190

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.190
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.190


#Path 12
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[42].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.351     2.245
| (intra 'clb' routing)                                                      0.085     2.330
$abc$339682$new_new_n6349__.in[0] (.names at (34,23))                        0.000     2.330
| (primitive '.names' combinational delay)                                   0.173     2.503
$abc$339682$new_new_n6349__.out[0] (.names at (34,23))                       0.000     2.503
| (intra 'clb' routing)                                                      0.085     2.588
$abc$339682$new_new_n6352__.in[3] (.names at (34,23))                        0.000     2.588
| (primitive '.names' combinational delay)                                   0.152     2.739
$abc$339682$new_new_n6352__.out[0] (.names at (34,23))                       0.000     2.739
| (intra 'clb' routing)                                                      0.000     2.739
| (inter-block routing)                                                      0.518     3.258
| (intra 'clb' routing)                                                      0.085     3.343
read_data[42].in[5] (.names at (44,21))                                      0.000     3.343
| (primitive '.names' combinational delay)                                   0.054     3.397
read_data[42].out[0] (.names at (44,21))                                     0.000     3.397
| (intra 'clb' routing)                                                      0.000     3.397
| (inter-block routing)                                                      1.055     4.452
| (intra 'io' routing)                                                       0.733     5.185
out:read_data[42].outpad[0] (.output at (44,1))                              0.000     5.185
data arrival time                                                                      5.185

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.185
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.185


#Path 13
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[35].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.299     2.193
| (intra 'clb' routing)                                                      0.085     2.278
$abc$339682$new_new_n5489__.in[1] (.names at (51,27))                        0.000     2.278
| (primitive '.names' combinational delay)                                   0.173     2.451
$abc$339682$new_new_n5489__.out[0] (.names at (51,27))                       0.000     2.451
| (intra 'clb' routing)                                                      0.000     2.451
| (inter-block routing)                                                      0.162     2.612
| (intra 'clb' routing)                                                      0.085     2.698
$abc$339682$new_new_n5491__.in[4] (.names at (51,27))                        0.000     2.698
| (primitive '.names' combinational delay)                                   0.090     2.788
$abc$339682$new_new_n5491__.out[0] (.names at (51,27))                       0.000     2.788
| (intra 'clb' routing)                                                      0.000     2.788
| (inter-block routing)                                                      0.521     3.309
| (intra 'clb' routing)                                                      0.085     3.394
read_data[35].in[5] (.names at (52,19))                                      0.000     3.394
| (primitive '.names' combinational delay)                                   0.054     3.448
read_data[35].out[0] (.names at (52,19))                                     0.000     3.448
| (intra 'clb' routing)                                                      0.000     3.448
| (inter-block routing)                                                      0.997     4.445
| (intra 'io' routing)                                                       0.733     5.178
out:read_data[35].outpad[0] (.output at (52,1))                              0.000     5.178
data arrival time                                                                      5.178

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.178
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.178


#Path 14
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[33].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.296     2.190
| (intra 'clb' routing)                                                      0.085     2.275
$abc$339682$new_new_n5531__.in[1] (.names at (52,27))                        0.000     2.275
| (primitive '.names' combinational delay)                                   0.173     2.448
$abc$339682$new_new_n5531__.out[0] (.names at (52,27))                       0.000     2.448
| (intra 'clb' routing)                                                      0.000     2.448
| (inter-block routing)                                                      0.162     2.609
| (intra 'clb' routing)                                                      0.085     2.695
$abc$339682$new_new_n5533__.in[4] (.names at (52,27))                        0.000     2.695
| (primitive '.names' combinational delay)                                   0.090     2.785
$abc$339682$new_new_n5533__.out[0] (.names at (52,27))                       0.000     2.785
| (intra 'clb' routing)                                                      0.000     2.785
| (inter-block routing)                                                      0.521     3.306
| (intra 'clb' routing)                                                      0.085     3.391
read_data[33].in[5] (.names at (54,19))                                      0.000     3.391
| (primitive '.names' combinational delay)                                   0.054     3.445
read_data[33].out[0] (.names at (54,19))                                     0.000     3.445
| (intra 'clb' routing)                                                      0.000     3.445
| (inter-block routing)                                                      0.997     4.442
| (intra 'io' routing)                                                       0.733     5.175
out:read_data[33].outpad[0] (.output at (54,1))                              0.000     5.175
data arrival time                                                                      5.175

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.175
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.175


#Path 15
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[39].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.290     2.184
| (intra 'clb' routing)                                                      0.085     2.269
$abc$339682$new_new_n5384__.in[1] (.names at (53,26))                        0.000     2.269
| (primitive '.names' combinational delay)                                   0.173     2.442
$abc$339682$new_new_n5384__.out[0] (.names at (53,26))                       0.000     2.442
| (intra 'clb' routing)                                                      0.000     2.442
| (inter-block routing)                                                      0.162     2.603
| (intra 'clb' routing)                                                      0.085     2.688
$abc$339682$new_new_n5386__.in[4] (.names at (53,26))                        0.000     2.688
| (primitive '.names' combinational delay)                                   0.152     2.840
$abc$339682$new_new_n5386__.out[0] (.names at (53,26))                       0.000     2.840
| (intra 'clb' routing)                                                      0.000     2.840
| (inter-block routing)                                                      0.342     3.182
| (intra 'clb' routing)                                                      0.085     3.267
read_data[39].in[5] (.names at (52,22))                                      0.000     3.267
| (primitive '.names' combinational delay)                                   0.054     3.321
read_data[39].out[0] (.names at (52,22))                                     0.000     3.321
| (intra 'clb' routing)                                                      0.000     3.321
| (inter-block routing)                                                      1.116     4.437
| (intra 'io' routing)                                                       0.733     5.169
out:read_data[39].outpad[0] (.output at (53,1))                              0.000     5.169
data arrival time                                                                      5.169

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.169
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.169


#Path 16
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[36].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.290     2.184
| (intra 'clb' routing)                                                      0.085     2.269
$abc$339682$new_new_n5468__.in[1] (.names at (53,25))                        0.000     2.269
| (primitive '.names' combinational delay)                                   0.173     2.442
$abc$339682$new_new_n5468__.out[0] (.names at (53,25))                       0.000     2.442
| (intra 'clb' routing)                                                      0.000     2.442
| (inter-block routing)                                                      0.162     2.603
| (intra 'clb' routing)                                                      0.085     2.688
$abc$339682$new_new_n5470__.in[4] (.names at (53,25))                        0.000     2.688
| (primitive '.names' combinational delay)                                   0.152     2.840
$abc$339682$new_new_n5470__.out[0] (.names at (53,25))                       0.000     2.840
| (intra 'clb' routing)                                                      0.000     2.840
| (inter-block routing)                                                      0.342     3.182
| (intra 'clb' routing)                                                      0.085     3.267
read_data[36].in[5] (.names at (53,21))                                      0.000     3.267
| (primitive '.names' combinational delay)                                   0.054     3.321
read_data[36].out[0] (.names at (53,21))                                     0.000     3.321
| (intra 'clb' routing)                                                      0.000     3.321
| (inter-block routing)                                                      1.055     4.376
| (intra 'io' routing)                                                       0.733     5.108
out:read_data[36].outpad[0] (.output at (53,1))                              0.000     5.108
data arrival time                                                                      5.108

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.108
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.108


#Path 17
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[46].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.171     2.065
| (intra 'clb' routing)                                                      0.085     2.150
$abc$339682$new_new_n6266__.in[1] (.names at (35,21))                        0.000     2.150
| (primitive '.names' combinational delay)                                   0.173     2.323
$abc$339682$new_new_n6266__.out[0] (.names at (35,21))                       0.000     2.323
| (intra 'clb' routing)                                                      0.000     2.323
| (inter-block routing)                                                      0.162     2.484
| (intra 'clb' routing)                                                      0.085     2.570
$abc$339682$new_new_n6268__.in[4] (.names at (35,21))                        0.000     2.570
| (primitive '.names' combinational delay)                                   0.152     2.721
$abc$339682$new_new_n6268__.out[0] (.names at (35,21))                       0.000     2.721
| (intra 'clb' routing)                                                      0.000     2.721
| (inter-block routing)                                                      0.457     3.179
| (intra 'clb' routing)                                                      0.085     3.264
read_data[46].in[5] (.names at (43,21))                                      0.000     3.264
| (primitive '.names' combinational delay)                                   0.054     3.318
read_data[46].out[0] (.names at (43,21))                                     0.000     3.318
| (intra 'clb' routing)                                                      0.000     3.318
| (inter-block routing)                                                      1.055     4.373
| (intra 'io' routing)                                                       0.733     5.105
out:read_data[46].outpad[0] (.output at (43,1))                             -0.000     5.105
data arrival time                                                                      5.105

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.105
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.105


#Path 18
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[47].outpad[0] (.output at (41,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.174     2.068
| (intra 'clb' routing)                                                      0.085     2.153
$abc$339682$new_new_n6255__.in[1] (.names at (43,25))                        0.000     2.153
| (primitive '.names' combinational delay)                                   0.173     2.326
$abc$339682$new_new_n6255__.out[0] (.names at (43,25))                       0.000     2.326
| (intra 'clb' routing)                                                      0.000     2.326
| (inter-block routing)                                                      0.162     2.487
| (intra 'clb' routing)                                                      0.085     2.573
$abc$339682$new_new_n6257__.in[4] (.names at (43,25))                        0.000     2.573
| (primitive '.names' combinational delay)                                   0.152     2.724
$abc$339682$new_new_n6257__.out[0] (.names at (43,25))                       0.000     2.724
| (intra 'clb' routing)                                                      0.000     2.724
| (inter-block routing)                                                      0.342     3.066
| (intra 'clb' routing)                                                      0.085     3.151
read_data[47].in[4] (.names at (40,22))                                      0.000     3.151
| (primitive '.names' combinational delay)                                   0.103     3.254
read_data[47].out[0] (.names at (40,22))                                     0.000     3.254
| (intra 'clb' routing)                                                      0.000     3.254
| (inter-block routing)                                                      1.116     4.369
| (intra 'io' routing)                                                       0.733     5.102
out:read_data[47].outpad[0] (.output at (41,1))                              0.000     5.102
data arrival time                                                                      5.102

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.102
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.102


#Path 19
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[29].outpad[0] (.output at (39,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.055     1.949
| (intra 'clb' routing)                                                      0.085     2.034
$abc$339682$new_new_n5625__.in[1] (.names at (49,22))                        0.000     2.034
| (primitive '.names' combinational delay)                                   0.173     2.207
$abc$339682$new_new_n5625__.out[0] (.names at (49,22))                       0.000     2.207
| (intra 'clb' routing)                                                      0.000     2.207
| (inter-block routing)                                                      0.162     2.369
| (intra 'clb' routing)                                                      0.085     2.454
$abc$339682$new_new_n5627__.in[4] (.names at (49,22))                        0.000     2.454
| (primitive '.names' combinational delay)                                   0.152     2.605
$abc$339682$new_new_n5627__.out[0] (.names at (49,22))                       0.000     2.605
| (intra 'clb' routing)                                                      0.000     2.605
| (inter-block routing)                                                      0.576     3.182
| (intra 'clb' routing)                                                      0.085     3.267
read_data[29].in[4] (.names at (39,18))                                      0.000     3.267
| (primitive '.names' combinational delay)                                   0.152     3.419
read_data[29].out[0] (.names at (39,18))                                     0.000     3.419
| (intra 'clb' routing)                                                      0.000     3.419
| (inter-block routing)                                                      0.936     4.355
| (intra 'io' routing)                                                       0.733     5.087
out:read_data[29].outpad[0] (.output at (39,1))                              0.000     5.087
data arrival time                                                                      5.087

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.087
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.087


#Path 20
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[37].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.180     2.074
| (intra 'clb' routing)                                                      0.085     2.159
$abc$339682$new_new_n5447__.in[1] (.names at (51,24))                        0.000     2.159
| (primitive '.names' combinational delay)                                   0.173     2.332
$abc$339682$new_new_n5447__.out[0] (.names at (51,24))                       0.000     2.332
| (intra 'clb' routing)                                                      0.000     2.332
| (inter-block routing)                                                      0.162     2.494
| (intra 'clb' routing)                                                      0.085     2.579
$abc$339682$new_new_n5449__.in[4] (.names at (51,24))                        0.000     2.579
| (primitive '.names' combinational delay)                                   0.152     2.730
$abc$339682$new_new_n5449__.out[0] (.names at (51,24))                       0.000     2.730
| (intra 'clb' routing)                                                      0.000     2.730
| (inter-block routing)                                                      0.399     3.130
| (intra 'clb' routing)                                                      0.085     3.215
read_data[37].in[5] (.names at (53,20))                                      0.000     3.215
| (primitive '.names' combinational delay)                                   0.054     3.269
read_data[37].out[0] (.names at (53,20))                                     0.000     3.269
| (intra 'clb' routing)                                                      0.000     3.269
| (inter-block routing)                                                      1.055     4.324
| (intra 'io' routing)                                                       0.733     5.057
out:read_data[37].outpad[0] (.output at (53,1))                              0.000     5.057
data arrival time                                                                      5.057

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.057
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.057


#Path 21
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[24].outpad[0] (.output at (39,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.055     1.949
| (intra 'clb' routing)                                                      0.085     2.034
$abc$339682$new_new_n5729__.in[1] (.names at (48,21))                        0.000     2.034
| (primitive '.names' combinational delay)                                   0.173     2.207
$abc$339682$new_new_n5729__.out[0] (.names at (48,21))                       0.000     2.207
| (intra 'clb' routing)                                                      0.000     2.207
| (inter-block routing)                                                      0.342     2.548
| (intra 'clb' routing)                                                      0.085     2.634
$abc$339682$new_new_n5732__.in[3] (.names at (45,19))                        0.000     2.634
| (primitive '.names' combinational delay)                                   0.103     2.736
$abc$339682$new_new_n5732__.out[0] (.names at (45,19))                       0.000     2.736
| (intra 'clb' routing)                                                      0.000     2.736
| (inter-block routing)                                                      0.338     3.075
| (intra 'clb' routing)                                                      0.085     3.160
read_data[24].in[4] (.names at (39,19))                                      0.000     3.160
| (primitive '.names' combinational delay)                                   0.152     3.311
read_data[24].out[0] (.names at (39,19))                                     0.000     3.311
| (intra 'clb' routing)                                                      0.000     3.311
| (inter-block routing)                                                      0.997     4.308
| (intra 'io' routing)                                                       0.733     5.041
out:read_data[24].outpad[0] (.output at (39,1))                             -0.000     5.041
data arrival time                                                                      5.041

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.041
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.041


#Path 22
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[30].outpad[0] (.output at (37,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.055     1.949
| (intra 'clb' routing)                                                      0.085     2.034
$abc$339682$new_new_n5604__.in[1] (.names at (48,20))                        0.000     2.034
| (primitive '.names' combinational delay)                                   0.173     2.207
$abc$339682$new_new_n5604__.out[0] (.names at (48,20))                       0.000     2.207
| (intra 'clb' routing)                                                      0.000     2.207
| (inter-block routing)                                                      0.162     2.369
| (intra 'clb' routing)                                                      0.085     2.454
$abc$339682$new_new_n5606__.in[4] (.names at (48,20))                        0.000     2.454
| (primitive '.names' combinational delay)                                   0.152     2.605
$abc$339682$new_new_n5606__.out[0] (.names at (48,20))                       0.000     2.605
| (intra 'clb' routing)                                                      0.000     2.605
| (inter-block routing)                                                      0.579     3.185
| (intra 'clb' routing)                                                      0.085     3.270
read_data[30].in[4] (.names at (37,18))                                      0.000     3.270
| (primitive '.names' combinational delay)                                   0.103     3.372
read_data[30].out[0] (.names at (37,18))                                     0.000     3.372
| (intra 'clb' routing)                                                      0.000     3.372
| (inter-block routing)                                                      0.936     4.308
| (intra 'io' routing)                                                       0.733     5.041
out:read_data[30].outpad[0] (.output at (37,1))                              0.000     5.041
data arrival time                                                                      5.041

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.041
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.041


#Path 23
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[12].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.232     2.126
| (intra 'clb' routing)                                                      0.085     2.211
$abc$339682$new_new_n5982__.in[1] (.names at (60,20))                        0.000     2.211
| (primitive '.names' combinational delay)                                   0.173     2.384
$abc$339682$new_new_n5982__.out[0] (.names at (60,20))                       0.000     2.384
| (intra 'clb' routing)                                                      0.000     2.384
| (inter-block routing)                                                      0.162     2.545
| (intra 'clb' routing)                                                      0.085     2.631
$abc$339682$new_new_n5984__.in[4] (.names at (60,20))                        0.000     2.631
| (primitive '.names' combinational delay)                                   0.152     2.782
$abc$339682$new_new_n5984__.out[0] (.names at (60,20))                       0.000     2.782
| (intra 'clb' routing)                                                      0.000     2.782
| (inter-block routing)                                                      0.576     3.359
| (intra 'clb' routing)                                                      0.085     3.444
read_data[12].in[4] (.names at (56,11))                                      0.000     3.444
| (primitive '.names' combinational delay)                                   0.152     3.595
read_data[12].out[0] (.names at (56,11))                                     0.000     3.595
| (intra 'clb' routing)                                                      0.000     3.595
| (inter-block routing)                                                      0.698     4.294
| (intra 'io' routing)                                                       0.733     5.026
out:read_data[12].outpad[0] (.output at (56,1))                             -0.000     5.026
data arrival time                                                                      5.026

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.026
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.026


#Path 24
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[34].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.290     2.184
| (intra 'clb' routing)                                                      0.085     2.269
$abc$339682$new_new_n5509__.in[0] (.names at (51,26))                        0.000     2.269
| (primitive '.names' combinational delay)                                   0.173     2.442
$abc$339682$new_new_n5509__.out[0] (.names at (51,26))                       0.000     2.442
| (intra 'clb' routing)                                                      0.085     2.527
$abc$339682$new_new_n5512__.in[3] (.names at (51,26))                        0.000     2.527
| (primitive '.names' combinational delay)                                   0.152     2.679
$abc$339682$new_new_n5512__.out[0] (.names at (51,26))                       0.000     2.679
| (intra 'clb' routing)                                                      0.000     2.679
| (inter-block routing)                                                      0.399     3.078
| (intra 'clb' routing)                                                      0.085     3.163
read_data[34].in[5] (.names at (54,21))                                      0.000     3.163
| (primitive '.names' combinational delay)                                   0.054     3.217
read_data[34].out[0] (.names at (54,21))                                     0.000     3.217
| (intra 'clb' routing)                                                      0.000     3.217
| (inter-block routing)                                                      1.055     4.272
| (intra 'io' routing)                                                       0.733     5.005
out:read_data[34].outpad[0] (.output at (54,1))                              0.000     5.005
data arrival time                                                                      5.005

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -5.005
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.005


#Path 25
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[38].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.177     2.071
| (intra 'clb' routing)                                                      0.085     2.156
$abc$339682$new_new_n5426__.in[1] (.names at (52,25))                        0.000     2.156
| (primitive '.names' combinational delay)                                   0.173     2.329
$abc$339682$new_new_n5426__.out[0] (.names at (52,25))                       0.000     2.329
| (intra 'clb' routing)                                                      0.000     2.329
| (inter-block routing)                                                      0.162     2.490
| (intra 'clb' routing)                                                      0.085     2.576
$abc$339682$new_new_n5428__.in[4] (.names at (52,25))                        0.000     2.576
| (primitive '.names' combinational delay)                                   0.152     2.727
$abc$339682$new_new_n5428__.out[0] (.names at (52,25))                       0.000     2.727
| (intra 'clb' routing)                                                      0.000     2.727
| (inter-block routing)                                                      0.342     3.069
| (intra 'clb' routing)                                                      0.085     3.154
read_data[38].in[5] (.names at (52,21))                                      0.000     3.154
| (primitive '.names' combinational delay)                                   0.054     3.208
read_data[38].out[0] (.names at (52,21))                                     0.000     3.208
| (intra 'clb' routing)                                                      0.000     3.208
| (inter-block routing)                                                      1.055     4.263
| (intra 'io' routing)                                                       0.733     4.996
out:read_data[38].outpad[0] (.output at (52,1))                              0.000     4.996
data arrival time                                                                      4.996

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.996
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.996


#Path 26
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[13].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.235     2.129
| (intra 'clb' routing)                                                      0.085     2.214
$abc$339682$new_new_n5961__.in[1] (.names at (58,21))                        0.000     2.214
| (primitive '.names' combinational delay)                                   0.173     2.387
$abc$339682$new_new_n5961__.out[0] (.names at (58,21))                       0.000     2.387
| (intra 'clb' routing)                                                      0.000     2.387
| (inter-block routing)                                                      0.162     2.548
| (intra 'clb' routing)                                                      0.085     2.634
$abc$339682$new_new_n5963__.in[4] (.names at (58,21))                        0.000     2.634
| (primitive '.names' combinational delay)                                   0.152     2.785
$abc$339682$new_new_n5963__.out[0] (.names at (58,21))                       0.000     2.785
| (intra 'clb' routing)                                                      0.000     2.785
| (inter-block routing)                                                      0.521     3.307
| (intra 'clb' routing)                                                      0.085     3.392
read_data[13].in[4] (.names at (56,13))                                      0.000     3.392
| (primitive '.names' combinational delay)                                   0.152     3.543
read_data[13].out[0] (.names at (56,13))                                     0.000     3.543
| (intra 'clb' routing)                                                      0.000     3.543
| (inter-block routing)                                                      0.701     4.245
| (intra 'io' routing)                                                       0.733     4.977
out:read_data[13].outpad[0] (.output at (56,1))                             -0.000     4.977
data arrival time                                                                      4.977

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.977
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.977


#Path 27
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[23].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.052     1.946
| (intra 'clb' routing)                                                      0.085     2.031
$abc$339682$new_new_n5751__.in[1] (.names at (32,16))                        0.000     2.031
| (primitive '.names' combinational delay)                                   0.173     2.204
$abc$339682$new_new_n5751__.out[0] (.names at (32,16))                       0.000     2.204
| (intra 'clb' routing)                                                      0.000     2.204
| (inter-block routing)                                                      0.162     2.366
| (intra 'clb' routing)                                                      0.085     2.451
$abc$339682$new_new_n5753__.in[4] (.names at (32,16))                        0.000     2.451
| (primitive '.names' combinational delay)                                   0.152     2.602
$abc$339682$new_new_n5753__.out[0] (.names at (32,16))                       0.000     2.602
| (intra 'clb' routing)                                                      0.000     2.602
| (inter-block routing)                                                      0.637     3.240
| (intra 'clb' routing)                                                      0.085     3.325
read_data[23].in[4] (.names at (43,15))                                      0.000     3.325
| (primitive '.names' combinational delay)                                   0.103     3.427
read_data[23].out[0] (.names at (43,15))                                     0.000     3.427
| (intra 'clb' routing)                                                      0.000     3.427
| (inter-block routing)                                                      0.817     4.244
| (intra 'io' routing)                                                       0.733     4.977
out:read_data[23].outpad[0] (.output at (43,1))                              0.000     4.977
data arrival time                                                                      4.977

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.977
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.977


#Path 28
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[19].outpad[0] (.output at (41,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.113     2.007
| (intra 'clb' routing)                                                      0.085     2.092
$abc$339682$new_new_n5835__.in[1] (.names at (31,17))                        0.000     2.092
| (primitive '.names' combinational delay)                                   0.173     2.265
$abc$339682$new_new_n5835__.out[0] (.names at (31,17))                       0.000     2.265
| (intra 'clb' routing)                                                      0.000     2.265
| (inter-block routing)                                                      0.162     2.427
| (intra 'clb' routing)                                                      0.085     2.512
$abc$339682$new_new_n5837__.in[4] (.names at (31,17))                        0.000     2.512
| (primitive '.names' combinational delay)                                   0.090     2.602
$abc$339682$new_new_n5837__.out[0] (.names at (31,17))                       0.000     2.602
| (intra 'clb' routing)                                                      0.000     2.602
| (inter-block routing)                                                      0.518     3.120
| (intra 'clb' routing)                                                      0.085     3.205
read_data[19].in[4] (.names at (41,16))                                      0.000     3.205
| (primitive '.names' combinational delay)                                   0.152     3.357
read_data[19].out[0] (.names at (41,16))                                     0.000     3.357
| (intra 'clb' routing)                                                      0.000     3.357
| (inter-block routing)                                                      0.878     4.235
| (intra 'io' routing)                                                       0.733     4.968
out:read_data[19].outpad[0] (.output at (41,1))                              0.000     4.968
data arrival time                                                                      4.968

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.968
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.968


#Path 29
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[8].outpad[0] (.output at (51,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.171     2.065
| (intra 'clb' routing)                                                      0.085     2.150
$abc$339682$new_new_n6064__.in[0] (.names at (57,21))                        0.000     2.150
| (primitive '.names' combinational delay)                                   0.173     2.323
$abc$339682$new_new_n6064__.out[0] (.names at (57,21))                       0.000     2.323
| (intra 'clb' routing)                                                      0.000     2.323
| (inter-block routing)                                                      0.457     2.780
| (intra 'clb' routing)                                                      0.085     2.865
$abc$339682$new_new_n6068__.in[5] (.names at (53,15))                        0.000     2.865
| (primitive '.names' combinational delay)                                   0.152     3.017
$abc$339682$new_new_n6068__.out[0] (.names at (53,15))                       0.000     3.017
| (intra 'clb' routing)                                                      0.000     3.017
| (inter-block routing)                                                      0.342     3.359
| (intra 'clb' routing)                                                      0.085     3.444
read_data[8].in[4] (.names at (54,11))                                       0.000     3.444
| (primitive '.names' combinational delay)                                   0.152     3.595
read_data[8].out[0] (.names at (54,11))                                      0.000     3.595
| (intra 'clb' routing)                                                      0.000     3.595
| (inter-block routing)                                                      0.637     4.233
| (intra 'io' routing)                                                       0.733     4.965
out:read_data[8].outpad[0] (.output at (51,1))                              -0.000     4.965
data arrival time                                                                      4.965

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.965
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.965


#Path 30
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[21].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.113     2.007
| (intra 'clb' routing)                                                      0.085     2.092
$abc$339682$new_new_n5793__.in[1] (.names at (33,17))                        0.000     2.092
| (primitive '.names' combinational delay)                                   0.173     2.265
$abc$339682$new_new_n5793__.out[0] (.names at (33,17))                       0.000     2.265
| (intra 'clb' routing)                                                      0.000     2.265
| (inter-block routing)                                                      0.162     2.427
| (intra 'clb' routing)                                                      0.085     2.512
$abc$339682$new_new_n5795__.in[4] (.names at (33,17))                        0.000     2.512
| (primitive '.names' combinational delay)                                   0.152     2.663
$abc$339682$new_new_n5795__.out[0] (.names at (33,17))                       0.000     2.663
| (intra 'clb' routing)                                                      0.000     2.663
| (inter-block routing)                                                      0.576     3.240
| (intra 'clb' routing)                                                      0.085     3.325
read_data[21].in[4] (.names at (41,13))                                      0.000     3.325
| (primitive '.names' combinational delay)                                   0.152     3.476
read_data[21].out[0] (.names at (41,13))                                     0.000     3.476
| (intra 'clb' routing)                                                      0.000     3.476
| (inter-block routing)                                                      0.701     4.178
| (intra 'io' routing)                                                       0.733     4.910
out:read_data[21].outpad[0] (.output at (43,1))                              0.000     4.910
data arrival time                                                                      4.910

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.910
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.910


#Path 31
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[20].outpad[0] (.output at (41,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.052     1.946
| (intra 'clb' routing)                                                      0.085     2.031
$abc$339682$new_new_n5814__.in[1] (.names at (31,16))                        0.000     2.031
| (primitive '.names' combinational delay)                                   0.173     2.204
$abc$339682$new_new_n5814__.out[0] (.names at (31,16))                       0.000     2.204
| (intra 'clb' routing)                                                      0.000     2.204
| (inter-block routing)                                                      0.162     2.366
| (intra 'clb' routing)                                                      0.085     2.451
$abc$339682$new_new_n5816__.in[4] (.names at (31,16))                        0.000     2.451
| (primitive '.names' combinational delay)                                   0.152     2.602
$abc$339682$new_new_n5816__.out[0] (.names at (31,16))                       0.000     2.602
| (intra 'clb' routing)                                                      0.000     2.602
| (inter-block routing)                                                      0.518     3.121
| (intra 'clb' routing)                                                      0.085     3.206
read_data[20].in[4] (.names at (41,14))                                      0.000     3.206
| (primitive '.names' combinational delay)                                   0.152     3.358
read_data[20].out[0] (.names at (41,14))                                     0.000     3.358
| (intra 'clb' routing)                                                      0.000     3.358
| (inter-block routing)                                                      0.817     4.175
| (intra 'io' routing)                                                       0.733     4.907
out:read_data[20].outpad[0] (.output at (41,1))                              0.000     4.907
data arrival time                                                                      4.907

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.907
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.907


#Path 32
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[18].outpad[0] (.output at (40,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.171     2.065
| (intra 'clb' routing)                                                      0.085     2.150
$abc$339682$new_new_n5855__.in[0] (.names at (31,18))                        0.000     2.150
| (primitive '.names' combinational delay)                                   0.173     2.323
$abc$339682$new_new_n5855__.out[0] (.names at (31,18))                       0.000     2.323
| (intra 'clb' routing)                                                      0.085     2.408
$abc$339682$new_new_n5858__.in[3] (.names at (31,18))                        0.000     2.408
| (primitive '.names' combinational delay)                                   0.152     2.560
$abc$339682$new_new_n5858__.out[0] (.names at (31,18))                       0.000     2.560
| (intra 'clb' routing)                                                      0.000     2.560
| (inter-block routing)                                                      0.637     3.197
| (intra 'clb' routing)                                                      0.085     3.282
read_data[18].in[4] (.names at (40,13))                                      0.000     3.282
| (primitive '.names' combinational delay)                                   0.152     3.434
read_data[18].out[0] (.names at (40,13))                                     0.000     3.434
| (intra 'clb' routing)                                                      0.000     3.434
| (inter-block routing)                                                      0.701     4.135
| (intra 'io' routing)                                                       0.733     4.868
out:read_data[18].outpad[0] (.output at (40,1))                              0.000     4.868
data arrival time                                                                      4.868

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.868
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.868


#Path 33
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[14].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.171     2.065
| (intra 'clb' routing)                                                      0.085     2.150
$abc$339682$new_new_n5940__.in[1] (.names at (57,20))                        0.000     2.150
| (primitive '.names' combinational delay)                                   0.173     2.323
$abc$339682$new_new_n5940__.out[0] (.names at (57,20))                       0.000     2.323
| (intra 'clb' routing)                                                      0.000     2.323
| (inter-block routing)                                                      0.162     2.484
| (intra 'clb' routing)                                                      0.085     2.570
$abc$339682$new_new_n5942__.in[4] (.names at (57,20))                        0.000     2.570
| (primitive '.names' combinational delay)                                   0.152     2.721
$abc$339682$new_new_n5942__.out[0] (.names at (57,20))                       0.000     2.721
| (intra 'clb' routing)                                                      0.000     2.721
| (inter-block routing)                                                      0.518     3.240
| (intra 'clb' routing)                                                      0.085     3.325
read_data[14].in[4] (.names at (54,13))                                      0.000     3.325
| (primitive '.names' combinational delay)                                   0.103     3.427
read_data[14].out[0] (.names at (54,13))                                     0.000     3.427
| (intra 'clb' routing)                                                      0.000     3.427
| (inter-block routing)                                                      0.701     4.129
| (intra 'io' routing)                                                       0.733     4.861
out:read_data[14].outpad[0] (.output at (54,1))                             -0.000     4.861
data arrival time                                                                      4.861

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.861
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.861


#Path 34
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[16].outpad[0] (.output at (39,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.113     2.007
| (intra 'clb' routing)                                                      0.085     2.092
$abc$339682$new_new_n5898__.in[0] (.names at (34,17))                        0.000     2.092
| (primitive '.names' combinational delay)                                   0.173     2.265
$abc$339682$new_new_n5898__.out[0] (.names at (34,17))                       0.000     2.265
| (intra 'clb' routing)                                                      0.000     2.265
| (inter-block routing)                                                      0.342     2.606
| (intra 'clb' routing)                                                      0.085     2.691
$abc$339682$new_new_n5900__.in[4] (.names at (37,15))                        0.000     2.691
| (primitive '.names' combinational delay)                                   0.152     2.843
$abc$339682$new_new_n5900__.out[0] (.names at (37,15))                       0.000     2.843
| (intra 'clb' routing)                                                      0.000     2.843
| (inter-block routing)                                                      0.220     3.063
| (intra 'clb' routing)                                                      0.085     3.148
read_data[16].in[4] (.names at (39,15))                                      0.000     3.148
| (primitive '.names' combinational delay)                                   0.152     3.300
read_data[16].out[0] (.names at (39,15))                                     0.000     3.300
| (intra 'clb' routing)                                                      0.000     3.300
| (inter-block routing)                                                      0.817     4.117
| (intra 'io' routing)                                                       0.733     4.850
out:read_data[16].outpad[0] (.output at (39,1))                             -0.000     4.850
data arrival time                                                                      4.850

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.850
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.850


#Path 35
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[10].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.171     2.065
| (intra 'clb' routing)                                                      0.085     2.150
$abc$339682$new_new_n6023__.in[0] (.names at (60,19))                        0.000     2.150
| (primitive '.names' combinational delay)                                   0.173     2.323
$abc$339682$new_new_n6023__.out[0] (.names at (60,19))                       0.000     2.323
| (intra 'clb' routing)                                                      0.085     2.408
$abc$339682$new_new_n6026__.in[3] (.names at (60,19))                        0.000     2.408
| (primitive '.names' combinational delay)                                   0.152     2.560
$abc$339682$new_new_n6026__.out[0] (.names at (60,19))                       0.000     2.560
| (intra 'clb' routing)                                                      0.000     2.560
| (inter-block routing)                                                      0.576     3.136
| (intra 'clb' routing)                                                      0.085     3.221
read_data[10].in[4] (.names at (53,12))                                      0.000     3.221
| (primitive '.names' combinational delay)                                   0.152     3.373
read_data[10].out[0] (.names at (53,12))                                     0.000     3.373
| (intra 'clb' routing)                                                      0.000     3.373
| (inter-block routing)                                                      0.698     4.071
| (intra 'io' routing)                                                       0.733     4.804
out:read_data[10].outpad[0] (.output at (53,1))                              0.000     4.804
data arrival time                                                                      4.804

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.804
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.804


#Path 36
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[15].outpad[0] (.output at (53,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.052     1.946
| (intra 'clb' routing)                                                      0.085     2.031
$abc$339682$new_new_n5919__.in[1] (.names at (57,19))                        0.000     2.031
| (primitive '.names' combinational delay)                                   0.173     2.204
$abc$339682$new_new_n5919__.out[0] (.names at (57,19))                       0.000     2.204
| (intra 'clb' routing)                                                      0.000     2.204
| (inter-block routing)                                                      0.162     2.366
| (intra 'clb' routing)                                                      0.085     2.451
$abc$339682$new_new_n5921__.in[4] (.names at (57,19))                        0.000     2.451
| (primitive '.names' combinational delay)                                   0.152     2.602
$abc$339682$new_new_n5921__.out[0] (.names at (57,19))                       0.000     2.602
| (intra 'clb' routing)                                                      0.000     2.602
| (inter-block routing)                                                      0.576     3.179
| (intra 'clb' routing)                                                      0.085     3.264
read_data[15].in[4] (.names at (53,11))                                      0.000     3.264
| (primitive '.names' combinational delay)                                   0.103     3.366
read_data[15].out[0] (.names at (53,11))                                     0.000     3.366
| (intra 'clb' routing)                                                      0.000     3.366
| (inter-block routing)                                                      0.698     4.065
| (intra 'io' routing)                                                       0.733     4.797
out:read_data[15].outpad[0] (.output at (53,1))                             -0.000     4.797
data arrival time                                                                      4.797

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.797
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.797


#Path 37
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[11].outpad[0] (.output at (57,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.171     2.065
| (intra 'clb' routing)                                                      0.085     2.150
$abc$339682$new_new_n6003__.in[1] (.names at (61,19))                        0.000     2.150
| (primitive '.names' combinational delay)                                   0.173     2.323
$abc$339682$new_new_n6003__.out[0] (.names at (61,19))                       0.000     2.323
| (intra 'clb' routing)                                                      0.000     2.323
| (inter-block routing)                                                      0.162     2.484
| (intra 'clb' routing)                                                      0.085     2.570
$abc$339682$new_new_n6005__.in[4] (.names at (61,19))                        0.000     2.570
| (primitive '.names' combinational delay)                                   0.090     2.660
$abc$339682$new_new_n6005__.out[0] (.names at (61,19))                       0.000     2.660
| (intra 'clb' routing)                                                      0.000     2.660
| (inter-block routing)                                                      0.457     3.117
| (intra 'clb' routing)                                                      0.085     3.202
read_data[11].in[4] (.names at (57,13))                                      0.000     3.202
| (primitive '.names' combinational delay)                                   0.152     3.354
read_data[11].out[0] (.names at (57,13))                                     0.000     3.354
| (intra 'clb' routing)                                                      0.000     3.354
| (inter-block routing)                                                      0.701     4.055
| (intra 'io' routing)                                                       0.733     4.788
out:read_data[11].outpad[0] (.output at (57,1))                              0.000     4.788
data arrival time                                                                      4.788

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.788
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.788


#Path 38
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[22].outpad[0] (.output at (40,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.052     1.946
| (intra 'clb' routing)                                                      0.085     2.031
$abc$339682$new_new_n5772__.in[1] (.names at (34,16))                        0.000     2.031
| (primitive '.names' combinational delay)                                   0.173     2.204
$abc$339682$new_new_n5772__.out[0] (.names at (34,16))                       0.000     2.204
| (intra 'clb' routing)                                                      0.000     2.204
| (inter-block routing)                                                      0.162     2.366
| (intra 'clb' routing)                                                      0.085     2.451
$abc$339682$new_new_n5774__.in[4] (.names at (34,16))                        0.000     2.451
| (primitive '.names' combinational delay)                                   0.152     2.602
$abc$339682$new_new_n5774__.out[0] (.names at (34,16))                       0.000     2.602
| (intra 'clb' routing)                                                      0.000     2.602
| (inter-block routing)                                                      0.339     2.941
| (intra 'clb' routing)                                                      0.085     3.026
read_data[22].in[4] (.names at (40,16))                                      0.000     3.026
| (primitive '.names' combinational delay)                                   0.103     3.129
read_data[22].out[0] (.names at (40,16))                                     0.000     3.129
| (intra 'clb' routing)                                                      0.000     3.129
| (inter-block routing)                                                      0.878     4.007
| (intra 'io' routing)                                                       0.733     4.739
out:read_data[22].outpad[0] (.output at (40,1))                             -0.000     4.739
data arrival time                                                                      4.739

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.739
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.739


#Path 39
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[17].outpad[0] (.output at (40,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.052     1.946
| (intra 'clb' routing)                                                      0.085     2.031
$abc$339682$new_new_n5877__.in[1] (.names at (33,15))                        0.000     2.031
| (primitive '.names' combinational delay)                                   0.173     2.204
$abc$339682$new_new_n5877__.out[0] (.names at (33,15))                       0.000     2.204
| (intra 'clb' routing)                                                      0.000     2.204
| (inter-block routing)                                                      0.162     2.366
| (intra 'clb' routing)                                                      0.085     2.451
$abc$339682$new_new_n5879__.in[4] (.names at (33,15))                        0.000     2.451
| (primitive '.names' combinational delay)                                   0.090     2.541
$abc$339682$new_new_n5879__.out[0] (.names at (33,15))                       0.000     2.541
| (intra 'clb' routing)                                                      0.000     2.541
| (inter-block routing)                                                      0.399     2.940
| (intra 'clb' routing)                                                      0.085     3.026
read_data[17].in[4] (.names at (40,14))                                      0.000     3.026
| (primitive '.names' combinational delay)                                   0.152     3.177
read_data[17].out[0] (.names at (40,14))                                     0.000     3.177
| (intra 'clb' routing)                                                      0.000     3.177
| (inter-block routing)                                                      0.817     3.994
| (intra 'io' routing)                                                       0.733     4.727
out:read_data[17].outpad[0] (.output at (40,1))                              0.000     4.727
data arrival time                                                                      4.727

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.727
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.727


#Path 40
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[0].outpad[0] (.output at (37,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6232__.in[0] (.names at (33,13))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6232__.out[0] (.names at (33,13))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.576     2.661
| (intra 'clb' routing)                                                      0.085     2.746
$abc$339682$new_new_n6236__.in[5] (.names at (39,6))                         0.000     2.746
| (primitive '.names' combinational delay)                                   0.173     2.919
$abc$339682$new_new_n6236__.out[0] (.names at (39,6))                        0.000     2.919
| (intra 'clb' routing)                                                      0.000     2.919
| (inter-block routing)                                                      0.220     3.139
| (intra 'clb' routing)                                                      0.085     3.224
read_data[0].in[4] (.names at (37,6))                                        0.000     3.224
| (primitive '.names' combinational delay)                                   0.152     3.375
read_data[0].out[0] (.names at (37,6))                                       0.000     3.375
| (intra 'clb' routing)                                                      0.000     3.375
| (inter-block routing)                                                      0.518     3.894
| (intra 'io' routing)                                                       0.733     4.626
out:read_data[0].outpad[0] (.output at (37,1))                              -0.000     4.626
data arrival time                                                                      4.626

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.626
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.626


#Path 41
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[9].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      1.052     1.946
| (intra 'clb' routing)                                                      0.085     2.031
$abc$339682$new_new_n6045__.in[1] (.names at (57,18))                        0.000     2.031
| (primitive '.names' combinational delay)                                   0.173     2.204
$abc$339682$new_new_n6045__.out[0] (.names at (57,18))                       0.000     2.204
| (intra 'clb' routing)                                                      0.000     2.204
| (inter-block routing)                                                      0.162     2.366
| (intra 'clb' routing)                                                      0.085     2.451
$abc$339682$new_new_n6047__.in[4] (.names at (57,18))                        0.000     2.451
| (primitive '.names' combinational delay)                                   0.090     2.541
$abc$339682$new_new_n6047__.out[0] (.names at (57,18))                       0.000     2.541
| (intra 'clb' routing)                                                      0.000     2.541
| (inter-block routing)                                                      0.399     2.940
| (intra 'clb' routing)                                                      0.085     3.026
read_data[9].in[4] (.names at (54,12))                                       0.000     3.026
| (primitive '.names' combinational delay)                                   0.152     3.177
read_data[9].out[0] (.names at (54,12))                                      0.000     3.177
| (intra 'clb' routing)                                                      0.000     3.177
| (inter-block routing)                                                      0.698     3.875
| (intra 'io' routing)                                                       0.733     4.608
out:read_data[9].outpad[0] (.output at (54,1))                              -0.000     4.608
data arrival time                                                                      4.608

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.608
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.608


#Path 42
Startpoint: mem[326][5].Q[0] (dffre at (47,8) clocked by clk)
Endpoint  : out:read_data[53].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[326][5].C[0] (dffre at (47,8))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[326][5].Q[0] (dffre at (47,8)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.457     1.506
| (intra 'clb' routing)                                                     0.085     1.591
$abc$339682$new_new_n6549__.in[5] (.names at (47,5))                        0.000     1.591
| (primitive '.names' combinational delay)                                  0.173     1.763
$abc$339682$new_new_n6549__.out[0] (.names at (47,5))                       0.000     1.763
| (intra 'clb' routing)                                                     0.085     1.849
$abc$339682$new_new_n6551__.in[4] (.names at (47,5))                        0.000     1.849
| (primitive '.names' combinational delay)                                  0.103     1.951
$abc$339682$new_new_n6551__.out[0] (.names at (47,5))                       0.000     1.951
| (intra 'clb' routing)                                                     0.000     1.951
| (inter-block routing)                                                     0.698     2.649
| (intra 'clb' routing)                                                     0.085     2.734
read_data[53].in[4] (.names at (48,16))                                     0.000     2.734
| (primitive '.names' combinational delay)                                  0.152     2.886
read_data[53].out[0] (.names at (48,16))                                    0.000     2.886
| (intra 'clb' routing)                                                     0.000     2.886
| (inter-block routing)                                                     0.878     3.764
| (intra 'io' routing)                                                      0.733     4.497
out:read_data[53].outpad[0] (.output at (48,1))                             0.000     4.497
data arrival time                                                                     4.497

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.497
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.497


#Path 43
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[5].outpad[0] (.output at (37,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6129__.in[1] (.names at (32,13))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6129__.out[0] (.names at (32,13))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n6131__.in[4] (.names at (32,13))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.152     2.483
$abc$339682$new_new_n6131__.out[0] (.names at (32,13))                       0.000     2.483
| (intra 'clb' routing)                                                      0.000     2.483
| (inter-block routing)                                                      0.637     3.121
| (intra 'clb' routing)                                                      0.085     3.206
read_data[5].in[4] (.names at (37,5))                                        0.000     3.206
| (primitive '.names' combinational delay)                                   0.152     3.358
read_data[5].out[0] (.names at (37,5))                                       0.000     3.358
| (intra 'clb' routing)                                                      0.000     3.358
| (inter-block routing)                                                      0.342     3.699
| (intra 'io' routing)                                                       0.733     4.432
out:read_data[5].outpad[0] (.output at (37,1))                               0.000     4.432
data arrival time                                                                      4.432

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.432
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.432


#Path 44
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[3].outpad[0] (.output at (35,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6171__.in[1] (.names at (31,13))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6171__.out[0] (.names at (31,13))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n6173__.in[4] (.names at (31,13))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.090     2.422
$abc$339682$new_new_n6173__.out[0] (.names at (31,13))                       0.000     2.422
| (intra 'clb' routing)                                                      0.000     2.422
| (inter-block routing)                                                      0.576     2.998
| (intra 'clb' routing)                                                      0.085     3.083
read_data[3].in[4] (.names at (35,4))                                        0.000     3.083
| (primitive '.names' combinational delay)                                   0.152     3.235
read_data[3].out[0] (.names at (35,4))                                       0.000     3.235
| (intra 'clb' routing)                                                      0.000     3.235
| (inter-block routing)                                                      0.457     3.693
| (intra 'io' routing)                                                       0.733     4.425
out:read_data[3].outpad[0] (.output at (35,1))                               0.000     4.425
data arrival time                                                                      4.425

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.425
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.425


#Path 45
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[56].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n5361__.in[0] (.names at (60,13))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n5361__.out[0] (.names at (60,13))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.399     2.484
| (intra 'clb' routing)                                                      0.085     2.570
$abc$339682$new_new_n5365__.in[5] (.names at (58,9))                         0.000     2.570
| (primitive '.names' combinational delay)                                   0.152     2.721
$abc$339682$new_new_n5365__.out[0] (.names at (58,9))                        0.000     2.721
| (intra 'clb' routing)                                                      0.000     2.721
| (inter-block routing)                                                      0.220     2.941
| (intra 'clb' routing)                                                      0.085     3.026
read_data[56].in[5] (.names at (56,9))                                       0.000     3.026
| (primitive '.names' combinational delay)                                   0.054     3.080
read_data[56].out[0] (.names at (56,9))                                      0.000     3.080
| (intra 'clb' routing)                                                      0.000     3.080
| (inter-block routing)                                                      0.579     3.659
| (intra 'io' routing)                                                       0.733     4.392
out:read_data[56].outpad[0] (.output at (56,1))                              0.000     4.392
data arrival time                                                                      4.392

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.392
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.392


#Path 46
Startpoint: mem[350][3].Q[0] (dffre at (47,6) clocked by clk)
Endpoint  : out:read_data[51].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[350][3].C[0] (dffre at (47,6))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[350][3].Q[0] (dffre at (47,6)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.342     1.390
| (intra 'clb' routing)                                                     0.085     1.475
$abc$339682$new_new_n6486__.in[2] (.names at (48,5))                        0.000     1.475
| (primitive '.names' combinational delay)                                  0.152     1.627
$abc$339682$new_new_n6486__.out[0] (.names at (48,5))                       0.000     1.627
| (intra 'clb' routing)                                                     0.000     1.627
| (inter-block routing)                                                     0.162     1.788
| (intra 'clb' routing)                                                     0.085     1.873
$abc$339682$new_new_n6488__.in[4] (.names at (48,5))                        0.000     1.873
| (primitive '.names' combinational delay)                                  0.090     1.964
$abc$339682$new_new_n6488__.out[0] (.names at (48,5))                       0.000     1.964
| (intra 'clb' routing)                                                     0.000     1.964
| (inter-block routing)                                                     0.637     2.601
| (intra 'clb' routing)                                                     0.085     2.686
read_data[51].in[4] (.names at (49,14))                                     0.000     2.686
| (primitive '.names' combinational delay)                                  0.152     2.838
read_data[51].out[0] (.names at (49,14))                                    0.000     2.838
| (intra 'clb' routing)                                                     0.000     2.838
| (inter-block routing)                                                     0.817     3.655
| (intra 'io' routing)                                                      0.733     4.388
out:read_data[51].outpad[0] (.output at (49,1))                            -0.000     4.388
data arrival time                                                                     4.388

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.388
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.388


#Path 47
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[54].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                    0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.518     1.413
| (intra 'clb' routing)                                                     0.085     1.498
$abc$339682$new_new_n6444__.in[1] (.names at (48,8))                        0.000     1.498
| (primitive '.names' combinational delay)                                  0.173     1.670
$abc$339682$new_new_n6444__.out[0] (.names at (48,8))                       0.000     1.670
| (intra 'clb' routing)                                                     0.000     1.670
| (inter-block routing)                                                     0.162     1.832
| (intra 'clb' routing)                                                     0.085     1.917
$abc$339682$new_new_n6446__.in[4] (.names at (48,8))                        0.000     1.917
| (primitive '.names' combinational delay)                                  0.152     2.069
$abc$339682$new_new_n6446__.out[0] (.names at (48,8))                       0.000     2.069
| (intra 'clb' routing)                                                     0.000     2.069
| (inter-block routing)                                                     0.518     2.587
| (intra 'clb' routing)                                                     0.085     2.672
read_data[54].in[4] (.names at (47,15))                                     0.000     2.672
| (primitive '.names' combinational delay)                                  0.152     2.824
read_data[54].out[0] (.names at (47,15))                                    0.000     2.824
| (intra 'clb' routing)                                                     0.000     2.824
| (inter-block routing)                                                     0.817     3.641
| (intra 'io' routing)                                                      0.733     4.374
out:read_data[54].outpad[0] (.output at (47,1))                            -0.000     4.374
data arrival time                                                                     4.374

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.374
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.374


#Path 48
Startpoint: mem[334][7].Q[0] (dffre at (48,4) clocked by clk)
Endpoint  : out:read_data[55].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[334][7].C[0] (dffre at (48,4))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[334][7].Q[0] (dffre at (48,4)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.399     1.448
| (intra 'clb' routing)                                                     0.085     1.533
$abc$339682$new_new_n6423__.in[3] (.names at (49,7))                        0.000     1.533
| (primitive '.names' combinational delay)                                  0.152     1.685
$abc$339682$new_new_n6423__.out[0] (.names at (49,7))                       0.000     1.685
| (intra 'clb' routing)                                                     0.000     1.685
| (inter-block routing)                                                     0.162     1.846
| (intra 'clb' routing)                                                     0.085     1.931
$abc$339682$new_new_n6425__.in[4] (.names at (49,7))                        0.000     1.931
| (primitive '.names' combinational delay)                                  0.152     2.083
$abc$339682$new_new_n6425__.out[0] (.names at (49,7))                       0.000     2.083
| (intra 'clb' routing)                                                     0.000     2.083
| (inter-block routing)                                                     0.521     2.605
| (intra 'clb' routing)                                                     0.085     2.690
read_data[55].in[4] (.names at (48,15))                                     0.000     2.690
| (primitive '.names' combinational delay)                                  0.103     2.792
read_data[55].out[0] (.names at (48,15))                                    0.000     2.792
| (intra 'clb' routing)                                                     0.000     2.792
| (inter-block routing)                                                     0.817     3.609
| (intra 'io' routing)                                                      0.733     4.342
out:read_data[55].outpad[0] (.output at (48,1))                             0.000     4.342
data arrival time                                                                     4.342

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.342
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.342


#Path 49
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[49].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.579     1.474
| (intra 'clb' routing)                                                      0.085     1.559
$abc$339682$new_new_n6516__.in[0] (.names at (43,10))                        0.000     1.559
| (primitive '.names' combinational delay)                                   0.173     1.731
$abc$339682$new_new_n6516__.out[0] (.names at (43,10))                       0.000     1.731
| (intra 'clb' routing)                                                      0.000     1.731
| (inter-block routing)                                                      0.339     2.070
| (intra 'clb' routing)                                                      0.085     2.155
$abc$339682$new_new_n6520__.in[5] (.names at (47,10))                        0.000     2.155
| (primitive '.names' combinational delay)                                   0.152     2.307
$abc$339682$new_new_n6520__.out[0] (.names at (47,10))                       0.000     2.307
| (intra 'clb' routing)                                                      0.000     2.307
| (inter-block routing)                                                      0.457     2.764
| (intra 'clb' routing)                                                      0.085     2.849
read_data[49].in[5] (.names at (47,13))                                      0.000     2.849
| (primitive '.names' combinational delay)                                   0.054     2.903
read_data[49].out[0] (.names at (47,13))                                     0.000     2.903
| (intra 'clb' routing)                                                      0.000     2.903
| (inter-block routing)                                                      0.701     3.604
| (intra 'io' routing)                                                       0.733     4.337
out:read_data[49].outpad[0] (.output at (47,1))                              0.000     4.337
data arrival time                                                                      4.337

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.337
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.337


#Path 50
Startpoint: mem[334][4].Q[0] (dffre at (48,4) clocked by clk)
Endpoint  : out:read_data[52].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[334][4].C[0] (dffre at (48,4))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[334][4].Q[0] (dffre at (48,4)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.342     1.390
| (intra 'clb' routing)                                                     0.085     1.475
$abc$339682$new_new_n6465__.in[3] (.names at (49,6))                        0.000     1.475
| (primitive '.names' combinational delay)                                  0.152     1.627
$abc$339682$new_new_n6465__.out[0] (.names at (49,6))                       0.000     1.627
| (intra 'clb' routing)                                                     0.000     1.627
| (inter-block routing)                                                     0.162     1.788
| (intra 'clb' routing)                                                     0.085     1.873
$abc$339682$new_new_n6467__.in[4] (.names at (49,6))                        0.000     1.873
| (primitive '.names' combinational delay)                                  0.152     2.025
$abc$339682$new_new_n6467__.out[0] (.names at (49,6))                       0.000     2.025
| (intra 'clb' routing)                                                     0.000     2.025
| (inter-block routing)                                                     0.521     2.547
| (intra 'clb' routing)                                                     0.085     2.632
read_data[52].in[4] (.names at (48,14))                                     0.000     2.632
| (primitive '.names' combinational delay)                                  0.152     2.783
read_data[52].out[0] (.names at (48,14))                                    0.000     2.783
| (intra 'clb' routing)                                                     0.000     2.783
| (inter-block routing)                                                     0.817     3.601
| (intra 'io' routing)                                                      0.733     4.333
out:read_data[52].outpad[0] (.output at (48,1))                             0.000     4.333
data arrival time                                                                     4.333

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.333
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.333


#Path 51
Startpoint: mem[350][2].Q[0] (dffre at (47,6) clocked by clk)
Endpoint  : out:read_data[50].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[350][2].C[0] (dffre at (47,6))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[350][2].Q[0] (dffre at (47,6)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.399     1.448
| (intra 'clb' routing)                                                     0.085     1.533
$abc$339682$new_new_n6507__.in[2] (.names at (49,4))                        0.000     1.533
| (primitive '.names' combinational delay)                                  0.152     1.685
$abc$339682$new_new_n6507__.out[0] (.names at (49,4))                       0.000     1.685
| (intra 'clb' routing)                                                     0.000     1.685
| (inter-block routing)                                                     0.162     1.846
| (intra 'clb' routing)                                                     0.085     1.931
$abc$339682$new_new_n6509__.in[4] (.names at (49,4))                        0.000     1.931
| (primitive '.names' combinational delay)                                  0.090     2.022
$abc$339682$new_new_n6509__.out[0] (.names at (49,4))                       0.000     2.022
| (intra 'clb' routing)                                                     0.000     2.022
| (inter-block routing)                                                     0.637     2.659
| (intra 'clb' routing)                                                     0.085     2.744
read_data[50].in[4] (.names at (49,13))                                     0.000     2.744
| (primitive '.names' combinational delay)                                  0.152     2.896
read_data[50].out[0] (.names at (49,13))                                    0.000     2.896
| (intra 'clb' routing)                                                     0.000     2.896
| (inter-block routing)                                                     0.701     3.597
| (intra 'io' routing)                                                      0.733     4.330
out:read_data[50].outpad[0] (.output at (49,1))                             0.000     4.330
data arrival time                                                                     4.330

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.330
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.330


#Path 52
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[7].outpad[0] (.output at (36,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6087__.in[1] (.names at (33,12))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6087__.out[0] (.names at (33,12))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n6089__.in[4] (.names at (33,12))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.152     2.483
$abc$339682$new_new_n6089__.out[0] (.names at (33,12))                       0.000     2.483
| (intra 'clb' routing)                                                      0.000     2.483
| (inter-block routing)                                                      0.399     2.883
| (intra 'clb' routing)                                                      0.085     2.968
read_data[7].in[4] (.names at (36,6))                                        0.000     2.968
| (primitive '.names' combinational delay)                                   0.103     3.071
read_data[7].out[0] (.names at (36,6))                                       0.000     3.071
| (intra 'clb' routing)                                                      0.000     3.071
| (inter-block routing)                                                      0.518     3.589
| (intra 'io' routing)                                                       0.733     4.322
out:read_data[7].outpad[0] (.output at (36,1))                               0.000     4.322
data arrival time                                                                      4.322

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.322
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.322


#Path 53
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[1].outpad[0] (.output at (36,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6213__.in[1] (.names at (32,11))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6213__.out[0] (.names at (32,11))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n6215__.in[4] (.names at (32,11))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.090     2.422
$abc$339682$new_new_n6215__.out[0] (.names at (32,11))                       0.000     2.422
| (intra 'clb' routing)                                                      0.000     2.422
| (inter-block routing)                                                      0.576     2.998
| (intra 'clb' routing)                                                      0.085     3.083
read_data[1].in[4] (.names at (36,3))                                        0.000     3.083
| (primitive '.names' combinational delay)                                   0.152     3.235
read_data[1].out[0] (.names at (36,3))                                       0.000     3.235
| (intra 'clb' routing)                                                      0.000     3.235
| (inter-block routing)                                                      0.342     3.577
| (intra 'io' routing)                                                       0.733     4.309
out:read_data[1].outpad[0] (.output at (36,1))                               0.000     4.309
data arrival time                                                                      4.309

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.309
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.309


#Path 54
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[61].outpad[0] (.output at (57,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n5279__.in[1] (.names at (60,11))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n5279__.out[0] (.names at (60,11))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n5281__.in[4] (.names at (60,11))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.152     2.483
$abc$339682$new_new_n5281__.out[0] (.names at (60,11))                       0.000     2.483
| (intra 'clb' routing)                                                      0.000     2.483
| (inter-block routing)                                                      0.399     2.883
| (intra 'clb' routing)                                                      0.085     2.968
read_data[61].in[5] (.names at (57,7))                                       0.000     2.968
| (primitive '.names' combinational delay)                                   0.054     3.022
read_data[61].out[0] (.names at (57,7))                                      0.000     3.022
| (intra 'clb' routing)                                                      0.000     3.022
| (inter-block routing)                                                      0.518     3.540
| (intra 'io' routing)                                                       0.733     4.273
out:read_data[61].outpad[0] (.output at (57,1))                              0.000     4.273
data arrival time                                                                      4.273

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.273
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.273


#Path 55
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[6].outpad[0] (.output at (36,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6108__.in[1] (.names at (34,13))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6108__.out[0] (.names at (34,13))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n6110__.in[4] (.names at (34,13))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.152     2.483
$abc$339682$new_new_n6110__.out[0] (.names at (34,13))                       0.000     2.483
| (intra 'clb' routing)                                                      0.000     2.483
| (inter-block routing)                                                      0.521     3.005
| (intra 'clb' routing)                                                      0.085     3.090
read_data[6].in[4] (.names at (36,5))                                        0.000     3.090
| (primitive '.names' combinational delay)                                   0.103     3.193
read_data[6].out[0] (.names at (36,5))                                       0.000     3.193
| (intra 'clb' routing)                                                      0.000     3.193
| (inter-block routing)                                                      0.342     3.534
| (intra 'io' routing)                                                       0.733     4.267
out:read_data[6].outpad[0] (.output at (36,1))                               0.000     4.267
data arrival time                                                                      4.267

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.267
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.267


#Path 56
Startpoint: mem[351][3].Q[0] (dffre at (43,5) clocked by clk)
Endpoint  : out:read_data[59].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[351][3].C[0] (dffre at (43,5))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[351][3].Q[0] (dffre at (43,5)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.342     1.390
| (intra 'clb' routing)                                                     0.085     1.475
$abc$339682$new_new_n5247__.in[2] (.names at (43,3))                        0.000     1.475
| (primitive '.names' combinational delay)                                  0.090     1.565
$abc$339682$new_new_n5247__.out[0] (.names at (43,3))                       0.000     1.565
| (intra 'clb' routing)                                                     0.000     1.565
| (inter-block routing)                                                     0.162     1.727
| (intra 'clb' routing)                                                     0.085     1.812
$abc$339682$new_new_n5249__.in[4] (.names at (43,3))                       -0.000     1.812
| (primitive '.names' combinational delay)                                  0.152     1.964
$abc$339682$new_new_n5249__.out[0] (.names at (43,3))                       0.000     1.964
| (intra 'clb' routing)                                                     0.000     1.964
| (inter-block routing)                                                     0.814     2.778
| (intra 'clb' routing)                                                     0.085     2.863
read_data[59].in[4] (.names at (56,8))                                      0.000     2.863
| (primitive '.names' combinational delay)                                  0.152     3.015
read_data[59].out[0] (.names at (56,8))                                     0.000     3.015
| (intra 'clb' routing)                                                     0.000     3.015
| (inter-block routing)                                                     0.518     3.533
| (intra 'io' routing)                                                      0.733     4.266
out:read_data[59].outpad[0] (.output at (56,1))                             0.000     4.266
data arrival time                                                                     4.266

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.266
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.266


#Path 57
Startpoint: mem[351][2].Q[0] (dffre at (43,5) clocked by clk)
Endpoint  : out:read_data[58].outpad[0] (.output at (58,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
mem[351][2].C[0] (dffre at (43,5))                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
mem[351][2].Q[0] (dffre at (43,5)) [clock-to-output]                        0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.399     1.448
| (intra 'clb' routing)                                                     0.085     1.533
$abc$339682$new_new_n5226__.in[2] (.names at (44,2))                        0.000     1.533
| (primitive '.names' combinational delay)                                  0.090     1.623
$abc$339682$new_new_n5226__.out[0] (.names at (44,2))                       0.000     1.623
| (intra 'clb' routing)                                                     0.000     1.623
| (inter-block routing)                                                     0.162     1.785
| (intra 'clb' routing)                                                     0.085     1.870
$abc$339682$new_new_n5228__.in[4] (.names at (44,2))                        0.000     1.870
| (primitive '.names' combinational delay)                                  0.152     2.022
$abc$339682$new_new_n5228__.out[0] (.names at (44,2))                       0.000     2.022
| (intra 'clb' routing)                                                     0.000     2.022
| (inter-block routing)                                                     0.814     2.836
| (intra 'clb' routing)                                                     0.085     2.921
read_data[58].in[4] (.names at (58,7))                                      0.000     2.921
| (primitive '.names' combinational delay)                                  0.090     3.011
read_data[58].out[0] (.names at (58,7))                                     0.000     3.011
| (intra 'clb' routing)                                                     0.000     3.011
| (inter-block routing)                                                     0.518     3.530
| (intra 'io' routing)                                                      0.733     4.262
out:read_data[58].outpad[0] (.output at (58,1))                             0.000     4.262
data arrival time                                                                     4.262

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.262
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.262


#Path 58
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[4].outpad[0] (.output at (35,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6150__.in[1] (.names at (31,11))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6150__.out[0] (.names at (31,11))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n6152__.in[4] (.names at (31,11))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.152     2.483
$abc$339682$new_new_n6152__.out[0] (.names at (31,11))                       0.000     2.483
| (intra 'clb' routing)                                                      0.000     2.483
| (inter-block routing)                                                      0.457     2.941
| (intra 'clb' routing)                                                      0.085     3.026
read_data[4].in[4] (.names at (35,5))                                        0.000     3.026
| (primitive '.names' combinational delay)                                   0.152     3.178
read_data[4].out[0] (.names at (35,5))                                       0.000     3.178
| (intra 'clb' routing)                                                      0.000     3.178
| (inter-block routing)                                                      0.342     3.519
| (intra 'io' routing)                                                       0.733     4.252
out:read_data[4].outpad[0] (.output at (35,1))                               0.000     4.252
data arrival time                                                                      4.252

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.252
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.252


#Path 59
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[48].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.698     1.593
| (intra 'clb' routing)                                                      0.085     1.678
$abc$339682$new_new_n5342__.in[1] (.names at (44,11))                        0.000     1.678
| (primitive '.names' combinational delay)                                   0.173     1.850
$abc$339682$new_new_n5342__.out[0] (.names at (44,11))                       0.000     1.850
| (intra 'clb' routing)                                                      0.000     1.850
| (inter-block routing)                                                      0.162     2.012
| (intra 'clb' routing)                                                      0.085     2.097
$abc$339682$new_new_n5344__.in[4] (.names at (44,11))                        0.000     2.097
| (primitive '.names' combinational delay)                                   0.152     2.249
$abc$339682$new_new_n5344__.out[0] (.names at (44,11))                       0.000     2.249
| (intra 'clb' routing)                                                      0.000     2.249
| (inter-block routing)                                                      0.399     2.648
| (intra 'clb' routing)                                                      0.085     2.733
read_data[48].in[5] (.names at (48,13))                                      0.000     2.733
| (primitive '.names' combinational delay)                                   0.054     2.787
read_data[48].out[0] (.names at (48,13))                                     0.000     2.787
| (intra 'clb' routing)                                                      0.000     2.787
| (inter-block routing)                                                      0.701     3.488
| (intra 'io' routing)                                                       0.733     4.221
out:read_data[48].outpad[0] (.output at (48,1))                              0.000     4.221
data arrival time                                                                      4.221

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.221
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.221


#Path 60
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[62].outpad[0] (.output at (57,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n5300__.in[1] (.names at (61,11))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n5300__.out[0] (.names at (61,11))                       0.000     2.085
| (intra 'clb' routing)                                                      0.000     2.085
| (inter-block routing)                                                      0.162     2.247
| (intra 'clb' routing)                                                      0.085     2.332
$abc$339682$new_new_n5302__.in[4] (.names at (61,11))                        0.000     2.332
| (primitive '.names' combinational delay)                                   0.090     2.422
$abc$339682$new_new_n5302__.out[0] (.names at (61,11))                       0.000     2.422
| (intra 'clb' routing)                                                      0.000     2.422
| (inter-block routing)                                                      0.399     2.821
| (intra 'clb' routing)                                                      0.085     2.907
read_data[62].in[5] (.names at (57,8))                                       0.000     2.907
| (primitive '.names' combinational delay)                                   0.054     2.961
read_data[62].out[0] (.names at (57,8))                                      0.000     2.961
| (intra 'clb' routing)                                                      0.000     2.961
| (inter-block routing)                                                      0.518     3.479
| (intra 'io' routing)                                                       0.733     4.212
out:read_data[62].outpad[0] (.output at (57,1))                              0.000     4.212
data arrival time                                                                      4.212

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.212
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.212


#Path 61
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[2].outpad[0] (.output at (35,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n6191__.in[0] (.names at (31,12))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n6191__.out[0] (.names at (31,12))                       0.000     2.085
| (intra 'clb' routing)                                                      0.085     2.170
$abc$339682$new_new_n6194__.in[3] (.names at (31,12))                        0.000     2.170
| (primitive '.names' combinational delay)                                   0.152     2.322
$abc$339682$new_new_n6194__.out[0] (.names at (31,12))                       0.000     2.322
| (intra 'clb' routing)                                                      0.000     2.322
| (inter-block routing)                                                      0.576     2.898
| (intra 'clb' routing)                                                      0.085     2.983
read_data[2].in[4] (.names at (35,3))                                        0.000     2.983
| (primitive '.names' combinational delay)                                   0.152     3.135
read_data[2].out[0] (.names at (35,3))                                       0.000     3.135
| (intra 'clb' routing)                                                      0.000     3.135
| (inter-block routing)                                                      0.342     3.476
| (intra 'io' routing)                                                       0.733     4.209
out:read_data[2].outpad[0] (.output at (35,1))                               0.000     4.209
data arrival time                                                                      4.209

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.209
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.209


#Path 62
Startpoint: read_addr[1].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[63].outpad[0] (.output at (58,1) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
read_addr[1].inpad[0] (.input at (46,1))                                     0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.933     1.827
| (intra 'clb' routing)                                                      0.085     1.912
$abc$339682$new_new_n5320__.in[0] (.names at (61,10))                        0.000     1.912
| (primitive '.names' combinational delay)                                   0.173     2.085
$abc$339682$new_new_n5320__.out[0] (.names at (61,10))                       0.000     2.085
| (intra 'clb' routing)                                                      0.085     2.170
$abc$339682$new_new_n5323__.in[3] (.names at (61,10))                        0.000     2.170
| (primitive '.names' combinational delay)                                   0.152     2.322
$abc$339682$new_new_n5323__.out[0] (.names at (61,10))                       0.000     2.322
| (intra 'clb' routing)                                                      0.000     2.322
| (inter-block routing)                                                      0.399     2.721
| (intra 'clb' routing)                                                      0.085     2.806
read_data[63].in[5] (.names at (58,6))                                       0.000     2.806
| (primitive '.names' combinational delay)                                   0.054     2.860
read_data[63].out[0] (.names at (58,6))                                      0.000     2.860
| (intra 'clb' routing)                                                      0.000     2.860
| (inter-block routing)                                                      0.518     3.379
| (intra 'io' routing)                                                       0.733     4.111
out:read_data[63].outpad[0] (.output at (58,1))                              0.000     4.111
data arrival time                                                                      4.111

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -4.111
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -4.111


#Path 63
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[60].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                    0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.875     1.769
| (intra 'clb' routing)                                                     0.085     1.855
$abc$339682$new_new_n5258__.in[1] (.names at (61,8))                        0.000     1.855
| (primitive '.names' combinational delay)                                  0.172     2.027
$abc$339682$new_new_n5258__.out[0] (.names at (61,8))                       0.000     2.027
| (intra 'clb' routing)                                                     0.000     2.027
| (inter-block routing)                                                     0.162     2.189
| (intra 'clb' routing)                                                     0.085     2.274
$abc$339682$new_new_n5260__.in[4] (.names at (61,8))                        0.000     2.274
| (primitive '.names' combinational delay)                                  0.152     2.426
$abc$339682$new_new_n5260__.out[0] (.names at (61,8))                       0.000     2.426
| (intra 'clb' routing)                                                     0.000     2.426
| (inter-block routing)                                                     0.457     2.883
| (intra 'clb' routing)                                                     0.085     2.968
read_data[60].in[5] (.names at (56,5))                                      0.000     2.968
| (primitive '.names' combinational delay)                                  0.054     3.022
read_data[60].out[0] (.names at (56,5))                                     0.000     3.022
| (intra 'clb' routing)                                                     0.000     3.022
| (inter-block routing)                                                     0.342     3.364
| (intra 'io' routing)                                                      0.733     4.096
out:read_data[60].outpad[0] (.output at (56,1))                             0.000     4.096
data arrival time                                                                     4.096

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -4.096
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -4.096


#Path 64
Startpoint: read_addr[0].inpad[0] (.input at (46,1) clocked by clk)
Endpoint  : out:read_data[57].outpad[0] (.output at (57,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
read_addr[0].inpad[0] (.input at (46,1))                                    0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.814     1.708
| (intra 'clb' routing)                                                     0.085     1.794
$abc$339682$new_new_n5405__.in[1] (.names at (60,9))                        0.000     1.794
| (primitive '.names' combinational delay)                                  0.173     1.966
$abc$339682$new_new_n5405__.out[0] (.names at (60,9))                       0.000     1.966
| (intra 'clb' routing)                                                     0.000     1.966
| (inter-block routing)                                                     0.162     2.128
| (intra 'clb' routing)                                                     0.085     2.213
$abc$339682$new_new_n5407__.in[4] (.names at (60,9))                        0.000     2.213
| (primitive '.names' combinational delay)                                  0.090     2.303
$abc$339682$new_new_n5407__.out[0] (.names at (60,9))                       0.000     2.303
| (intra 'clb' routing)                                                     0.000     2.303
| (inter-block routing)                                                     0.399     2.703
| (intra 'clb' routing)                                                     0.085     2.788
read_data[57].in[5] (.names at (57,5))                                      0.000     2.788
| (primitive '.names' combinational delay)                                  0.054     2.842
read_data[57].out[0] (.names at (57,5))                                     0.000     2.842
| (intra 'clb' routing)                                                     0.000     2.842
| (inter-block routing)                                                     0.342     3.183
| (intra 'io' routing)                                                      0.733     3.916
out:read_data[57].outpad[0] (.output at (57,1))                             0.000     3.916
data arrival time                                                                     3.916

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -3.916
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.916


#Path 65
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[156][0].E[0] (dffre at (56,24) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.858
$abc$339682$new_new_n4730__.in[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.135     1.993
$abc$339682$new_new_n4730__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.926
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.011
$abc$339682$techmap$techmap331024\asym_ram_sdp_wide_async_read:$abc$18177$lo0503_38676.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (40,6))                        0.000     3.011
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.025     3.036
$abc$339682$techmap$techmap331024\asym_ram_sdp_wide_async_read:$abc$18177$lo0503_38676.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (40,6))                       0.000     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.036
| (inter-block routing)                                                                                                                                                                                                                                                     1.290     4.326
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.411
mem[156][0].E[0] (dffre at (56,24))                                                                                                                                                                                                                                         0.000     4.411
data arrival time                                                                                                                                                                                                                                                                     4.411

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[156][0].C[0] (dffre at (56,24))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.411
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.548


#Path 66
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][1].E[0] (dffre at (53,3) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][1].E[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][1].C[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 67
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][2].E[0] (dffre at (52,2) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][2].E[0] (dffre at (52,2))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][2].C[0] (dffre at (52,2))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 68
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][3].E[0] (dffre at (53,3) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][3].E[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][3].C[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 69
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][4].E[0] (dffre at (53,3) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][4].E[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][4].C[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 70
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][5].E[0] (dffre at (53,3) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][5].E[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][5].C[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 71
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][6].E[0] (dffre at (53,3) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][6].E[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][6].C[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 72
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][7].E[0] (dffre at (53,3) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.171     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.373
mem[25][7].E[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     4.373
data arrival time                                                                                                                                                                                                                                                                      4.373

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][7].C[0] (dffre at (53,3))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.373
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.510


#Path 73
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[409][0].E[0] (dffre at (53,16) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.858
$abc$339682$new_new_n4730__.in[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.135     1.993
$abc$339682$new_new_n4730__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                     0.994     2.987
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.072
$abc$339682$techmap$techmap329489\asym_ram_sdp_wide_async_read:$abc$18177$lo2751_36428.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (34,7))                        0.000     3.072
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.175
$abc$339682$techmap$techmap329489\asym_ram_sdp_wide_async_read:$abc$18177$lo2751_36428.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (34,7))                       0.000     3.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.175
| (inter-block routing)                                                                                                                                                                                                                                                     1.113     4.288
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.373
mem[409][0].E[0] (dffre at (53,16))                                                                                                                                                                                                                                        -0.000     4.373
data arrival time                                                                                                                                                                                                                                                                     4.373

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[409][0].C[0] (dffre at (53,16))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.373
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.510


#Path 74
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[25][0].E[0] (dffre at (52,5) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.858
$abc$339682$new_new_n4690__.in[0] (.names at (52,16))                                                                                                                                                                                                                        0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.135     1.993
$abc$339682$new_new_n4690__.out[0] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.993
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.993
| (inter-block routing)                                                                                                                                                                                                                                                      0.936     2.929
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     3.014
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (33,14))                        0.000     3.014
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     3.117
$abc$339682$techmap$techmap330238\asym_ram_sdp_wide_async_read:$abc$18177$lo1423_37756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (33,14))                       0.000     3.117
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     3.117
| (inter-block routing)                                                                                                                                                                                                                                                      1.113     4.230
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.315
mem[25][0].E[0] (dffre at (52,5))                                                                                                                                                                                                                                            0.000     4.315
data arrival time                                                                                                                                                                                                                                                                      4.315

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[25][0].C[0] (dffre at (52,5))                                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.315
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.452


#Path 75
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][2].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][2].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][2].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 76
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][0].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][0].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][0].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 77
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][1].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][1].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][1].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 78
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][3].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][3].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][3].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 79
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][4].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][4].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][4].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 80
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][5].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][5].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][5].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 81
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][6].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][6].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][6].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 82
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[444][7].E[0] (dffre at (52,20) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
input external delay                                                                                                                                                                                                                                                        0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     1.794
$abc$339682$new_new_n4712__.in[2] (.names at (52,16))                                                                                                                                                                                                                       0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.218     2.012
$abc$339682$new_new_n4712__.out[0] (.names at (52,16))                                                                                                                                                                                                                      0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                     0.933     2.945
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     3.030
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (37,7))                        0.000     3.030
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                  0.103     3.132
$abc$339682$techmap$techmap329249\asym_ram_sdp_wide_async_read:$abc$18177$lo3063_36116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (37,7))                       0.000     3.132
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     3.132
| (inter-block routing)                                                                                                                                                                                                                                                     1.052     4.184
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.085     4.269
mem[444][7].E[0] (dffre at (52,20))                                                                                                                                                                                                                                        -0.000     4.269
data arrival time                                                                                                                                                                                                                                                                     4.269

clock clk (rise edge)                                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                      0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                     0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                     0.000     0.894
mem[444][7].C[0] (dffre at (52,20))                                                                                                                                                                                                                                         0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                           0.000     0.894
cell setup time                                                                                                                                                                                                                                                            -0.032     0.863
data required time                                                                                                                                                                                                                                                                    0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                    0.863
data arrival time                                                                                                                                                                                                                                                                    -4.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                     -3.407


#Path 83
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][0].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][0].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][0].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 84
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][2].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][2].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][2].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 85
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][3].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][3].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][3].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 86
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][4].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][4].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][4].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 87
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][5].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][5].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][5].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 88
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][6].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][6].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][6].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 89
Startpoint: write_addr[6].inpad[0] (.input at (48,1) clocked by clk)
Endpoint  : mem[350][7].E[0] (dffre at (47,6) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                                                     0.000     0.000
write_addr[6].inpad[0] (.input at (48,1))                                                                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.814     1.708
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     1.794
$abc$339682$new_new_n4723__.in[0] (.names at (52,16))                                                                                                                                                                                                                    0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.218     2.012
$abc$339682$new_new_n4723__.out[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     2.012
| (inter-block routing)                                                                                                                                                                                                                                                  1.052     3.064
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     3.149
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (32,12))                        0.000     3.149
| (primitive '.names' combinational delay)                                                                                                                                                                                                                               0.152     3.300
$abc$339682$techmap$techmap328079$abc$46769$auto$blifparse.cc:362:parse_blif$46770.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (32,12))                       0.000     3.300
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     3.300
| (inter-block routing)                                                                                                                                                                                                                                                  0.875     4.175
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.085     4.261
mem[350][7].E[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     4.261
data arrival time                                                                                                                                                                                                                                                                  4.261

clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                           0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                   0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                  0.000     0.894
mem[350][7].C[0] (dffre at (47,6))                                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                        0.000     0.894
cell setup time                                                                                                                                                                                                                                                         -0.032     0.863
data required time                                                                                                                                                                                                                                                                 0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                 0.863
data arrival time                                                                                                                                                                                                                                                                 -4.261
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                  -3.398


#Path 90
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][0].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][0].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][0].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 91
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][1].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][1].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][1].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 92
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][2].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][2].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][2].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 93
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][3].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][3].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][3].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 94
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][4].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][4].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][4].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 95
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][5].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][5].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][5].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 96
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][6].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][6].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][6].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 97
Startpoint: write_addr[7].inpad[0] (.input at (47,1) clocked by clk)
Endpoint  : mem[252][7].E[0] (dffre at (54,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                                                    0.000     0.000
write_addr[7].inpad[0] (.input at (47,1))                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.878     1.772
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     1.858
$abc$339682$new_new_n4705__.in[0] (.names at (52,16))                                                                                                                                                                                                                   0.000     1.858
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.197     2.054
$abc$339682$new_new_n4705__.out[0] (.names at (52,16))                                                                                                                                                                                                                  0.000     2.054
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     2.054
| (inter-block routing)                                                                                                                                                                                                                                                 0.814     2.869
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     2.954
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names at (43,5))                        0.000     2.954
| (primitive '.names' combinational delay)                                                                                                                                                                                                                              0.152     3.105
$abc$339682$techmap$techmap328119$abc$46599$auto$blifparse.cc:362:parse_blif$46600.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (43,5))                       0.000     3.105
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     3.105
| (inter-block routing)                                                                                                                                                                                                                                                 1.052     4.157
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.085     4.242
mem[252][7].E[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     4.242
data arrival time                                                                                                                                                                                                                                                                 4.242

clock clk (rise edge)                                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                                    0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                          0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                  0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                 0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                 0.000     0.894
mem[252][7].C[0] (dffre at (54,22))                                                                                                                                                                                                                                     0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                       0.000     0.894
cell setup time                                                                                                                                                                                                                                                        -0.032     0.863
data required time                                                                                                                                                                                                                                                                0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                0.863
data arrival time                                                                                                                                                                                                                                                                -4.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                 -3.380


#Path 98
Startpoint: write_addr[1].inpad[0] (.input at (41,1) clocked by clk)
Endpoint  : mem[91][1].E[0] (dffre at (31,10) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[1].inpad[0] (.input at (41,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.498
$abc$339682$new_new_n4695__.in[2] (.names at (41,6))                                                                                                                                                                                                                         0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.218     1.716
$abc$339682$new_new_n4695__.out[0] (.names at (41,6))                                                                                                                                                                                                                        0.000     1.716
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.716
| (inter-block routing)                                                                                                                                                                                                                                                      0.933     2.649
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     2.734
$abc$339682$techmap$techmap328527\asym_ram_sdp_wide_async_read:$abc$18177$lo4023_35156.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (56,16))                        0.000     2.734
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     2.837
$abc$339682$techmap$techmap328527\asym_ram_sdp_wide_async_read:$abc$18177$lo4023_35156.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (56,16))                       0.000     2.837
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     2.837
| (inter-block routing)                                                                                                                                                                                                                                                      1.290     4.126
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.212
mem[91][1].E[0] (dffre at (31,10))                                                                                                                                                                                                                                           0.000     4.212
data arrival time                                                                                                                                                                                                                                                                      4.212

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[91][1].C[0] (dffre at (31,10))                                                                                                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.212
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.349


#Path 99
Startpoint: write_addr[1].inpad[0] (.input at (41,1) clocked by clk)
Endpoint  : mem[91][5].E[0] (dffre at (31,10) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[1].inpad[0] (.input at (41,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.498
$abc$339682$new_new_n4695__.in[2] (.names at (41,6))                                                                                                                                                                                                                         0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.218     1.716
$abc$339682$new_new_n4695__.out[0] (.names at (41,6))                                                                                                                                                                                                                        0.000     1.716
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.716
| (inter-block routing)                                                                                                                                                                                                                                                      0.933     2.649
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     2.734
$abc$339682$techmap$techmap328527\asym_ram_sdp_wide_async_read:$abc$18177$lo4023_35156.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (56,16))                        0.000     2.734
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     2.837
$abc$339682$techmap$techmap328527\asym_ram_sdp_wide_async_read:$abc$18177$lo4023_35156.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (56,16))                       0.000     2.837
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     2.837
| (inter-block routing)                                                                                                                                                                                                                                                      1.290     4.126
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.212
mem[91][5].E[0] (dffre at (31,10))                                                                                                                                                                                                                                           0.000     4.212
data arrival time                                                                                                                                                                                                                                                                      4.212

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[91][5].C[0] (dffre at (31,10))                                                                                                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.212
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.349


#Path 100
Startpoint: write_addr[1].inpad[0] (.input at (41,1) clocked by clk)
Endpoint  : mem[91][4].E[0] (dffre at (31,10) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                                         0.000     0.000
write_addr[1].inpad[0] (.input at (41,1))                                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     1.498
$abc$339682$new_new_n4695__.in[2] (.names at (41,6))                                                                                                                                                                                                                         0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.218     1.716
$abc$339682$new_new_n4695__.out[0] (.names at (41,6))                                                                                                                                                                                                                        0.000     1.716
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     1.716
| (inter-block routing)                                                                                                                                                                                                                                                      0.933     2.649
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     2.734
$abc$339682$techmap$techmap328527\asym_ram_sdp_wide_async_read:$abc$18177$lo4023_35156.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[1] (.names at (56,16))                        0.000     2.734
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                   0.103     2.837
$abc$339682$techmap$techmap328527\asym_ram_sdp_wide_async_read:$abc$18177$lo4023_35156.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names at (56,16))                       0.000     2.837
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     2.837
| (inter-block routing)                                                                                                                                                                                                                                                      1.290     4.126
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.085     4.212
mem[91][4].E[0] (dffre at (31,10))                                                                                                                                                                                                                                           0.000     4.212
data arrival time                                                                                                                                                                                                                                                                      4.212

clock clk (rise edge)                                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                                      0.000     0.894
mem[91][4].C[0] (dffre at (31,10))                                                                                                                                                                                                                                           0.000     0.894
clock uncertainty                                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                                     0.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                                     -4.212
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                      -3.349


#End of timing report
