
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.57

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: duty_reg[7]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ duty_reg[7]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ duty_reg[7]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: duty_cycle[0] (input port clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v duty_cycle[0] (in)
                                         duty_cycle[0] (net)
                  0.00    0.00    0.20 v _175_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.39 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _008_ (net)
                  0.07    0.00    0.39 v duty_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ duty_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.15    1.17    1.44    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.17    0.00    1.64 ^ counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: counter[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.16    0.47    0.47 ^ counter[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[3] (net)
                  0.16    0.00    0.47 ^ _118_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.17    0.14    0.61 v _118_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _076_ (net)
                  0.17    0.00    0.61 v _204_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.31    0.51    1.12 ^ _204_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _078_ (net)
                  0.31    0.00    1.12 ^ _140_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.03    0.10    0.24    1.36 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _033_ (net)
                  0.10    0.00    1.36 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.11    0.24    0.24    1.60 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.24    0.00    1.60 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.02    0.16    0.12    1.72 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _040_ (net)
                  0.16    0.00    1.72 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.08    0.36    0.25    1.97 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.36    0.00    1.97 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.06    0.19    2.16 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _046_ (net)
                  0.06    0.00    2.16 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.17    0.12    2.28 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.17    0.00    2.28 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.28   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.08    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.15    1.17    1.44    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.17    0.00    1.64 ^ counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: counter[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.16    0.47    0.47 ^ counter[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[3] (net)
                  0.16    0.00    0.47 ^ _118_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.04    0.17    0.14    0.61 v _118_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _076_ (net)
                  0.17    0.00    0.61 v _204_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.31    0.51    1.12 ^ _204_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _078_ (net)
                  0.31    0.00    1.12 ^ _140_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.03    0.10    0.24    1.36 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _033_ (net)
                  0.10    0.00    1.36 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.11    0.24    0.24    1.60 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.24    0.00    1.60 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.02    0.16    0.12    1.72 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _040_ (net)
                  0.16    0.00    1.72 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.08    0.36    0.25    1.97 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.36    0.00    1.97 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.06    0.19    2.16 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _046_ (net)
                  0.06    0.00    2.16 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.17    0.12    2.28 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.17    0.00    2.28 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.28   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.91e-03   6.21e-04   1.51e-08   5.54e-03  39.6%
Combinational          5.62e-03   2.82e-03   2.31e-08   8.44e-03  60.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-02   3.44e-03   3.82e-08   1.40e-02 100.0%
                          75.4%      24.6%       0.0%
