

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU4'
================================================================
* Date:           Sat Nov  4 17:40:48 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    506|    -|
|Register         |        -|    -|    1257|    512|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1257|   1241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_15_4_32_1_1_U271  |mux_15_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_518_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln109_2_fu_485_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln109_fu_454_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_460_p2     |         +|   0|  0|  15|           8|           8|
    |and_ln114_fu_608_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_1_fu_491_p2  |      icmp|   0|  0|  15|           8|           5|
    |icmp_ln109_fu_448_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln114_1_fu_598_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln114_fu_592_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln114_fu_604_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_497_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 158|          92|          41|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                  | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                               |  14|          3|    1|          3|
    |ap_done_int                                                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw                                                     |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem4773_load                                      |   9|          2|    8|         16|
    |bw_2_fu_132                                                             |   9|          2|    8|         16|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0         |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0               |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0        |  14|          3|   32|         96|
    |phi_mul4771_fu_128                                                      |   9|          2|   17|         34|
    |phi_urem4773_fu_124                                                     |   9|          2|    8|         16|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                   | 506|        109|  653|       1907|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_743                                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                            |   1|   0|    1|          0|
    |bw_2_fu_132                                                                 |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728           |   8|   0|    8|          0|
    |icmp_ln109_reg_640                                                          |   1|   0|    1|          0|
    |icmp_ln114_1_reg_769                                                        |   1|   0|    1|          0|
    |icmp_ln114_reg_764                                                          |   1|   0|    1|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668  |   8|   0|    8|          0|
    |phi_mul4771_fu_128                                                          |  17|   0|   17|          0|
    |phi_urem4773_fu_124                                                         |   8|   0|    8|          0|
    |tmp_s_reg_738                                                               |  32|   0|   32|          0|
    |trunc_ln109_1_reg_734                                                       |   4|   0|    4|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728           |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668  |  64|  32|    8|          0|
    |trunc_ln109_1_reg_734                                                       |  64|  32|    4|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |1257| 512|  357|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_din0                                                      |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_din1                                                      |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_opcode                                                    |  out|    2|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_dout0                                                     |   in|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_ce                                                        |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_din0                                                     |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_din1                                                     |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_opcode                                                   |  out|    5|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_dout0                                                    |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_ce                                                       |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|add_ln112_4                                                             |   in|    8|     ap_none|                                                    add_ln112_4|        scalar|
|empty                                                                   |   in|   32|     ap_none|                                                          empty|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0         |  out|    8|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0               |  out|   32|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1         |  out|    8|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1               |   in|   32|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

