
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2362.852 ; gain = 119.992 ; free physical = 20837 ; free virtual = 32573
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/esoc/broadwise/vivado/projects/eyeriss/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_eyeriss_top_0_0/design_1_eyeriss_top_0_0.dcp' for cell 'design_1_i/eyeriss_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3461.117 ; gain = 0.000 ; free physical = 19754 ; free virtual = 31490
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3656.145 ; gain = 29.688 ; free physical = 19627 ; free virtual = 31362
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3792.211 ; gain = 0.000 ; free physical = 19613 ; free virtual = 31356
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3792.211 ; gain = 1356.633 ; free physical = 19613 ; free virtual = 31356
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2025.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_axi_lite_slave/slv_reg1[0] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_axi_lite_slave/slv_reg1_reg[0]__0/Q, and design_1_i/eyeriss_top_0/inst/u_axi_lite_slave/slv_reg1_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[0] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[0]__0/Q, and design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[1] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[1]__0/Q, and design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[1]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[2] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[2]/Q, and design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[2]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[3] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[3]__0/Q, and design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[4] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[4]__0/Q, and design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt[5] has multiple drivers: design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[5]__0/Q, and design_1_i/eyeriss_top_0/inst/u_eyeriss_wrapper/top_ctrl_inst/u_ifmap_load_ctrl/iter_cnt_reg[5]/Q.
INFO: [Project 1-461] DRC finished with 7 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3792.211 ; gain = 0.000 ; free physical = 19597 ; free virtual = 31340
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 12:42:52 2025...
