

================================================================
== Vitis HLS Report for 'set3DFloatArray_2'
================================================================
* Date:           Sat Dec 23 20:35:09 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.843 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5428|     5428|  54.280 us|  54.280 us|  5428|  5428|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     5426|     5426|        20|          1|          1|  5408|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 22 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 23 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i13 0, void %.lr.ph11, i13 %add_ln8, void %.split127" [../src/hls/cnn.cpp:8]   --->   Operation 24 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph11, i4 %mul7_mid2_v_v, void %.split127" [../src/hls/cnn.cpp:10]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph11, i10 %select_ln10_12, void %.split127" [../src/hls/cnn.cpp:10]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%add_ln8 = add i13 %indvar_flatten17, i13 1" [../src/hls/cnn.cpp:8]   --->   Operation 27 'add' 'add_ln8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i13 %indvar_flatten17, i13 5408" [../src/hls/cnn.cpp:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 29 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i10 %indvar_flatten, i10 416" [../src/hls/cnn.cpp:10]   --->   Operation 30 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%add_ln8_4 = add i4 %i, i4 1" [../src/hls/cnn.cpp:8]   --->   Operation 31 'add' 'add_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.45ns)   --->   "%mul7_mid2_v_v = select i1 %icmp_ln10, i4 %add_ln8_4, i4 %i" [../src/hls/cnn.cpp:10]   --->   Operation 32 'select' 'mul7_mid2_v_v' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mul7_mid2_v = zext i4 %mul7_mid2_v_v" [../src/hls/cnn.cpp:10]   --->   Operation 33 'zext' 'mul7_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (1.08ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul7_mid2 = mul i13 %mul7_mid2_v, i13 416" [../src/hls/cnn.cpp:10]   --->   Operation 34 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.93ns)   --->   "%add_ln10_4 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:10]   --->   Operation 35 'add' 'add_ln10_4' <Predicate = (!icmp_ln8)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.47ns)   --->   "%select_ln10_12 = select i1 %icmp_ln10, i10 1, i10 %add_ln10_4" [../src/hls/cnn.cpp:10]   --->   Operation 36 'select' 'select_ln10_12' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 37 [2/3] (1.08ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul7_mid2 = mul i13 %mul7_mid2_v, i13 416" [../src/hls/cnn.cpp:10]   --->   Operation 37 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %.split127" [../src/hls/cnn.cpp:12]   --->   Operation 38 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_3)   --->   "%mul7_mid2 = mul i13 %mul7_mid2_v, i13 416" [../src/hls/cnn.cpp:10]   --->   Operation 39 'mul' 'mul7_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_mid216)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 40 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln12_mid216 = and i1 %icmp_ln12, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:12]   --->   Operation 42 'and' 'icmp_ln12_mid216' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %icmp_ln12_mid216, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 43 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 44 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 45 'zext' 'iii_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_3 = add i13 %iii_cast, i13 %mul7_mid2" [../src/hls/cnn.cpp:14]   --->   Operation 46 'add' 'add_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 47 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.84>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph11, i4 %select_ln10_11, void %.split127" [../src/hls/cnn.cpp:10]   --->   Operation 49 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10 & !icmp_ln12_mid216)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.45ns)   --->   "%ii_mid27 = select i1 %icmp_ln10, i4 0, i4 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 52 'select' 'ii_mid27' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%zext_ln12_mid214 = select i1 %icmp_ln10, i9 0, i9 %tmp" [../src/hls/cnn.cpp:10]   --->   Operation 53 'select' 'zext_ln12_mid214' <Predicate = (!icmp_ln8 & !icmp_ln12_mid216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %ii_mid27, i4 1" [../src/hls/cnn.cpp:10]   --->   Operation 54 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 55 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8 & icmp_ln12_mid216)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10 = select i1 %icmp_ln12_mid216, i9 %p_mid1, i9 %zext_ln12_mid214" [../src/hls/cnn.cpp:10]   --->   Operation 56 'select' 'select_ln10_10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10_cast = zext i9 %select_ln10_10" [../src/hls/cnn.cpp:10]   --->   Operation 57 'zext' 'select_ln10_10_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.45ns)   --->   "%select_ln10_11 = select i1 %icmp_ln12_mid216, i4 %add_ln10, i4 %ii_mid27" [../src/hls/cnn.cpp:10]   --->   Operation 58 'select' 'select_ln10_11' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_3 = add i13 %iii_cast, i13 %mul7_mid2" [../src/hls/cnn.cpp:14]   --->   Operation 59 'add' 'add_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%add_ln14 = add i13 %add_ln14_3, i13 %select_ln10_10_cast" [../src/hls/cnn.cpp:14]   --->   Operation 60 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i13 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 61 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 62 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i27 %zext_ln14_4, i27 12337" [../src/hls/cnn.cpp:14]   --->   Operation 62 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [17/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 63 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.55>
ST_6 : Operation 64 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i27 %zext_ln14_4, i27 12337" [../src/hls/cnn.cpp:14]   --->   Operation 64 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [16/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 65 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.55>
ST_7 : Operation 66 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i27 %zext_ln14_4, i27 12337" [../src/hls/cnn.cpp:14]   --->   Operation 66 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [15/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 67 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.55>
ST_8 : Operation 68 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln14 = mul i27 %zext_ln14_4, i27 12337" [../src/hls/cnn.cpp:14]   --->   Operation 68 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %mul_ln14, i32 20, i32 25" [../src/hls/cnn.cpp:14]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 70 [14/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 70 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.85ns)   --->   "%switch_ln14 = switch i6 %trunc_ln, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [../src/hls/cnn.cpp:14]   --->   Operation 71 'switch' 'switch_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.85>

State 9 <SV = 8> <Delay = 1.55>
ST_9 : Operation 72 [13/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 72 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.55>
ST_10 : Operation 73 [12/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 73 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.55>
ST_11 : Operation 74 [11/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 74 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.55>
ST_12 : Operation 75 [10/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 75 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.55>
ST_13 : Operation 76 [9/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 76 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.55>
ST_14 : Operation 77 [8/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 77 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.55>
ST_15 : Operation 78 [7/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 78 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.55>
ST_16 : Operation 79 [6/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 79 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.55>
ST_17 : Operation 80 [5/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 80 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.55>
ST_18 : Operation 81 [4/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 81 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.55>
ST_19 : Operation 82 [3/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 82 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.55>
ST_20 : Operation 83 [2/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 83 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.90>
ST_21 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:12]   --->   Operation 89 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 90 [1/17] (1.55ns)   --->   "%urem_ln14 = urem i13 %add_ln14, i13 85" [../src/hls/cnn.cpp:14]   --->   Operation 90 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i13 %urem_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 91 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 92 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%array1_addr = getelementptr i32 %array1, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 93 'getelementptr' 'array1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%array2_addr = getelementptr i32 %array2, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 94 'getelementptr' 'array2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%array3_addr = getelementptr i32 %array3, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 95 'getelementptr' 'array3_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%array4_addr = getelementptr i32 %array4, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 96 'getelementptr' 'array4_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%array5_addr = getelementptr i32 %array5, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 97 'getelementptr' 'array5_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%array6_addr = getelementptr i32 %array6, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 98 'getelementptr' 'array6_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%array7_addr = getelementptr i32 %array7, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 99 'getelementptr' 'array7_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "%array8_addr = getelementptr i32 %array8, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 100 'getelementptr' 'array8_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%array9_addr = getelementptr i32 %array9, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 101 'getelementptr' 'array9_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%array10_addr = getelementptr i32 %array10, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 102 'getelementptr' 'array10_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%array11_addr = getelementptr i32 %array11, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 103 'getelementptr' 'array11_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%array12_addr = getelementptr i32 %array12, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 104 'getelementptr' 'array12_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%array13_addr = getelementptr i32 %array13, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 105 'getelementptr' 'array13_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%array14_addr = getelementptr i32 %array14, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 106 'getelementptr' 'array14_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%array15_addr = getelementptr i32 %array15, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 107 'getelementptr' 'array15_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%array16_addr = getelementptr i32 %array16, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 108 'getelementptr' 'array16_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%array17_addr = getelementptr i32 %array17, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 109 'getelementptr' 'array17_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%array18_addr = getelementptr i32 %array18, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 110 'getelementptr' 'array18_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%array19_addr = getelementptr i32 %array19, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 111 'getelementptr' 'array19_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%array20_addr = getelementptr i32 %array20, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 112 'getelementptr' 'array20_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%array21_addr = getelementptr i32 %array21, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 113 'getelementptr' 'array21_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%array22_addr = getelementptr i32 %array22, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 114 'getelementptr' 'array22_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%array23_addr = getelementptr i32 %array23, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 115 'getelementptr' 'array23_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%array24_addr = getelementptr i32 %array24, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 116 'getelementptr' 'array24_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%array25_addr = getelementptr i32 %array25, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 117 'getelementptr' 'array25_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%array26_addr = getelementptr i32 %array26, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 118 'getelementptr' 'array26_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%array27_addr = getelementptr i32 %array27, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 119 'getelementptr' 'array27_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%array28_addr = getelementptr i32 %array28, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 120 'getelementptr' 'array28_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%array29_addr = getelementptr i32 %array29, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 121 'getelementptr' 'array29_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%array30_addr = getelementptr i32 %array30, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 122 'getelementptr' 'array30_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%array31_addr = getelementptr i32 %array31, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 123 'getelementptr' 'array31_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%array32_addr = getelementptr i32 %array32, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 124 'getelementptr' 'array32_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%array33_addr = getelementptr i32 %array33, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 125 'getelementptr' 'array33_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%array34_addr = getelementptr i32 %array34, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 126 'getelementptr' 'array34_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%array35_addr = getelementptr i32 %array35, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 127 'getelementptr' 'array35_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%array36_addr = getelementptr i32 %array36, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 128 'getelementptr' 'array36_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%array37_addr = getelementptr i32 %array37, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 129 'getelementptr' 'array37_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%array38_addr = getelementptr i32 %array38, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 130 'getelementptr' 'array38_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%array39_addr = getelementptr i32 %array39, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 131 'getelementptr' 'array39_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%array40_addr = getelementptr i32 %array40, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 132 'getelementptr' 'array40_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%array41_addr = getelementptr i32 %array41, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 133 'getelementptr' 'array41_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%array42_addr = getelementptr i32 %array42, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 134 'getelementptr' 'array42_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%array43_addr = getelementptr i32 %array43, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 135 'getelementptr' 'array43_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%array44_addr = getelementptr i32 %array44, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 136 'getelementptr' 'array44_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%array45_addr = getelementptr i32 %array45, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 137 'getelementptr' 'array45_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%array46_addr = getelementptr i32 %array46, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 138 'getelementptr' 'array46_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%array47_addr = getelementptr i32 %array47, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 139 'getelementptr' 'array47_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%array48_addr = getelementptr i32 %array48, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 140 'getelementptr' 'array48_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%array49_addr = getelementptr i32 %array49, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 141 'getelementptr' 'array49_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%array50_addr = getelementptr i32 %array50, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 142 'getelementptr' 'array50_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%array51_addr = getelementptr i32 %array51, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 143 'getelementptr' 'array51_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%array52_addr = getelementptr i32 %array52, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 144 'getelementptr' 'array52_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%array53_addr = getelementptr i32 %array53, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 145 'getelementptr' 'array53_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%array54_addr = getelementptr i32 %array54, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 146 'getelementptr' 'array54_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%array55_addr = getelementptr i32 %array55, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 147 'getelementptr' 'array55_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%array56_addr = getelementptr i32 %array56, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 148 'getelementptr' 'array56_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%array57_addr = getelementptr i32 %array57, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 149 'getelementptr' 'array57_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%array58_addr = getelementptr i32 %array58, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 150 'getelementptr' 'array58_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%array59_addr = getelementptr i32 %array59, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 151 'getelementptr' 'array59_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%array60_addr = getelementptr i32 %array60, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 152 'getelementptr' 'array60_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%array61_addr = getelementptr i32 %array61, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 153 'getelementptr' 'array61_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%array62_addr = getelementptr i32 %array62, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 154 'getelementptr' 'array62_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%array63_addr = getelementptr i32 %array63, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 155 'getelementptr' 'array63_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array62_addr" [../src/hls/cnn.cpp:14]   --->   Operation 156 'store' 'store_ln14' <Predicate = (trunc_ln == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 157 'br' 'br_ln14' <Predicate = (trunc_ln == 62)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array61_addr" [../src/hls/cnn.cpp:14]   --->   Operation 158 'store' 'store_ln14' <Predicate = (trunc_ln == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 159 'br' 'br_ln14' <Predicate = (trunc_ln == 61)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array60_addr" [../src/hls/cnn.cpp:14]   --->   Operation 160 'store' 'store_ln14' <Predicate = (trunc_ln == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 161 'br' 'br_ln14' <Predicate = (trunc_ln == 60)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array59_addr" [../src/hls/cnn.cpp:14]   --->   Operation 162 'store' 'store_ln14' <Predicate = (trunc_ln == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 163 'br' 'br_ln14' <Predicate = (trunc_ln == 59)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array58_addr" [../src/hls/cnn.cpp:14]   --->   Operation 164 'store' 'store_ln14' <Predicate = (trunc_ln == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 165 'br' 'br_ln14' <Predicate = (trunc_ln == 58)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array57_addr" [../src/hls/cnn.cpp:14]   --->   Operation 166 'store' 'store_ln14' <Predicate = (trunc_ln == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 167 'br' 'br_ln14' <Predicate = (trunc_ln == 57)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array56_addr" [../src/hls/cnn.cpp:14]   --->   Operation 168 'store' 'store_ln14' <Predicate = (trunc_ln == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 169 'br' 'br_ln14' <Predicate = (trunc_ln == 56)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array55_addr" [../src/hls/cnn.cpp:14]   --->   Operation 170 'store' 'store_ln14' <Predicate = (trunc_ln == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 171 'br' 'br_ln14' <Predicate = (trunc_ln == 55)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array54_addr" [../src/hls/cnn.cpp:14]   --->   Operation 172 'store' 'store_ln14' <Predicate = (trunc_ln == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 173 'br' 'br_ln14' <Predicate = (trunc_ln == 54)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array53_addr" [../src/hls/cnn.cpp:14]   --->   Operation 174 'store' 'store_ln14' <Predicate = (trunc_ln == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 175 'br' 'br_ln14' <Predicate = (trunc_ln == 53)> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array52_addr" [../src/hls/cnn.cpp:14]   --->   Operation 176 'store' 'store_ln14' <Predicate = (trunc_ln == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 177 'br' 'br_ln14' <Predicate = (trunc_ln == 52)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array51_addr" [../src/hls/cnn.cpp:14]   --->   Operation 178 'store' 'store_ln14' <Predicate = (trunc_ln == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 179 'br' 'br_ln14' <Predicate = (trunc_ln == 51)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array50_addr" [../src/hls/cnn.cpp:14]   --->   Operation 180 'store' 'store_ln14' <Predicate = (trunc_ln == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 181 'br' 'br_ln14' <Predicate = (trunc_ln == 50)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array49_addr" [../src/hls/cnn.cpp:14]   --->   Operation 182 'store' 'store_ln14' <Predicate = (trunc_ln == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 183 'br' 'br_ln14' <Predicate = (trunc_ln == 49)> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array48_addr" [../src/hls/cnn.cpp:14]   --->   Operation 184 'store' 'store_ln14' <Predicate = (trunc_ln == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 185 'br' 'br_ln14' <Predicate = (trunc_ln == 48)> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array47_addr" [../src/hls/cnn.cpp:14]   --->   Operation 186 'store' 'store_ln14' <Predicate = (trunc_ln == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 187 'br' 'br_ln14' <Predicate = (trunc_ln == 47)> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array46_addr" [../src/hls/cnn.cpp:14]   --->   Operation 188 'store' 'store_ln14' <Predicate = (trunc_ln == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 189 'br' 'br_ln14' <Predicate = (trunc_ln == 46)> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array45_addr" [../src/hls/cnn.cpp:14]   --->   Operation 190 'store' 'store_ln14' <Predicate = (trunc_ln == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 191 'br' 'br_ln14' <Predicate = (trunc_ln == 45)> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array44_addr" [../src/hls/cnn.cpp:14]   --->   Operation 192 'store' 'store_ln14' <Predicate = (trunc_ln == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 193 'br' 'br_ln14' <Predicate = (trunc_ln == 44)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array43_addr" [../src/hls/cnn.cpp:14]   --->   Operation 194 'store' 'store_ln14' <Predicate = (trunc_ln == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 195 'br' 'br_ln14' <Predicate = (trunc_ln == 43)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array42_addr" [../src/hls/cnn.cpp:14]   --->   Operation 196 'store' 'store_ln14' <Predicate = (trunc_ln == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 197 'br' 'br_ln14' <Predicate = (trunc_ln == 42)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array41_addr" [../src/hls/cnn.cpp:14]   --->   Operation 198 'store' 'store_ln14' <Predicate = (trunc_ln == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 199 'br' 'br_ln14' <Predicate = (trunc_ln == 41)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array40_addr" [../src/hls/cnn.cpp:14]   --->   Operation 200 'store' 'store_ln14' <Predicate = (trunc_ln == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 201 'br' 'br_ln14' <Predicate = (trunc_ln == 40)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array39_addr" [../src/hls/cnn.cpp:14]   --->   Operation 202 'store' 'store_ln14' <Predicate = (trunc_ln == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 203 'br' 'br_ln14' <Predicate = (trunc_ln == 39)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array38_addr" [../src/hls/cnn.cpp:14]   --->   Operation 204 'store' 'store_ln14' <Predicate = (trunc_ln == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 205 'br' 'br_ln14' <Predicate = (trunc_ln == 38)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array37_addr" [../src/hls/cnn.cpp:14]   --->   Operation 206 'store' 'store_ln14' <Predicate = (trunc_ln == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 207 'br' 'br_ln14' <Predicate = (trunc_ln == 37)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array36_addr" [../src/hls/cnn.cpp:14]   --->   Operation 208 'store' 'store_ln14' <Predicate = (trunc_ln == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 209 'br' 'br_ln14' <Predicate = (trunc_ln == 36)> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array35_addr" [../src/hls/cnn.cpp:14]   --->   Operation 210 'store' 'store_ln14' <Predicate = (trunc_ln == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 211 'br' 'br_ln14' <Predicate = (trunc_ln == 35)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array34_addr" [../src/hls/cnn.cpp:14]   --->   Operation 212 'store' 'store_ln14' <Predicate = (trunc_ln == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 213 'br' 'br_ln14' <Predicate = (trunc_ln == 34)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array33_addr" [../src/hls/cnn.cpp:14]   --->   Operation 214 'store' 'store_ln14' <Predicate = (trunc_ln == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 215 'br' 'br_ln14' <Predicate = (trunc_ln == 33)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array32_addr" [../src/hls/cnn.cpp:14]   --->   Operation 216 'store' 'store_ln14' <Predicate = (trunc_ln == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 217 'br' 'br_ln14' <Predicate = (trunc_ln == 32)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array31_addr" [../src/hls/cnn.cpp:14]   --->   Operation 218 'store' 'store_ln14' <Predicate = (trunc_ln == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 219 'br' 'br_ln14' <Predicate = (trunc_ln == 31)> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array30_addr" [../src/hls/cnn.cpp:14]   --->   Operation 220 'store' 'store_ln14' <Predicate = (trunc_ln == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 221 'br' 'br_ln14' <Predicate = (trunc_ln == 30)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array29_addr" [../src/hls/cnn.cpp:14]   --->   Operation 222 'store' 'store_ln14' <Predicate = (trunc_ln == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 223 'br' 'br_ln14' <Predicate = (trunc_ln == 29)> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array28_addr" [../src/hls/cnn.cpp:14]   --->   Operation 224 'store' 'store_ln14' <Predicate = (trunc_ln == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 225 'br' 'br_ln14' <Predicate = (trunc_ln == 28)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array27_addr" [../src/hls/cnn.cpp:14]   --->   Operation 226 'store' 'store_ln14' <Predicate = (trunc_ln == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 227 'br' 'br_ln14' <Predicate = (trunc_ln == 27)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array26_addr" [../src/hls/cnn.cpp:14]   --->   Operation 228 'store' 'store_ln14' <Predicate = (trunc_ln == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 229 'br' 'br_ln14' <Predicate = (trunc_ln == 26)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array25_addr" [../src/hls/cnn.cpp:14]   --->   Operation 230 'store' 'store_ln14' <Predicate = (trunc_ln == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 231 'br' 'br_ln14' <Predicate = (trunc_ln == 25)> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array24_addr" [../src/hls/cnn.cpp:14]   --->   Operation 232 'store' 'store_ln14' <Predicate = (trunc_ln == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 233 'br' 'br_ln14' <Predicate = (trunc_ln == 24)> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array23_addr" [../src/hls/cnn.cpp:14]   --->   Operation 234 'store' 'store_ln14' <Predicate = (trunc_ln == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 235 'br' 'br_ln14' <Predicate = (trunc_ln == 23)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array22_addr" [../src/hls/cnn.cpp:14]   --->   Operation 236 'store' 'store_ln14' <Predicate = (trunc_ln == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 237 'br' 'br_ln14' <Predicate = (trunc_ln == 22)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array21_addr" [../src/hls/cnn.cpp:14]   --->   Operation 238 'store' 'store_ln14' <Predicate = (trunc_ln == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 239 'br' 'br_ln14' <Predicate = (trunc_ln == 21)> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array20_addr" [../src/hls/cnn.cpp:14]   --->   Operation 240 'store' 'store_ln14' <Predicate = (trunc_ln == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 241 'br' 'br_ln14' <Predicate = (trunc_ln == 20)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array19_addr" [../src/hls/cnn.cpp:14]   --->   Operation 242 'store' 'store_ln14' <Predicate = (trunc_ln == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 243 'br' 'br_ln14' <Predicate = (trunc_ln == 19)> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array18_addr" [../src/hls/cnn.cpp:14]   --->   Operation 244 'store' 'store_ln14' <Predicate = (trunc_ln == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 245 'br' 'br_ln14' <Predicate = (trunc_ln == 18)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array17_addr" [../src/hls/cnn.cpp:14]   --->   Operation 246 'store' 'store_ln14' <Predicate = (trunc_ln == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 247 'br' 'br_ln14' <Predicate = (trunc_ln == 17)> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array16_addr" [../src/hls/cnn.cpp:14]   --->   Operation 248 'store' 'store_ln14' <Predicate = (trunc_ln == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 249 'br' 'br_ln14' <Predicate = (trunc_ln == 16)> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array15_addr" [../src/hls/cnn.cpp:14]   --->   Operation 250 'store' 'store_ln14' <Predicate = (trunc_ln == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 251 'br' 'br_ln14' <Predicate = (trunc_ln == 15)> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array14_addr" [../src/hls/cnn.cpp:14]   --->   Operation 252 'store' 'store_ln14' <Predicate = (trunc_ln == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 253 'br' 'br_ln14' <Predicate = (trunc_ln == 14)> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array13_addr" [../src/hls/cnn.cpp:14]   --->   Operation 254 'store' 'store_ln14' <Predicate = (trunc_ln == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 255 'br' 'br_ln14' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array12_addr" [../src/hls/cnn.cpp:14]   --->   Operation 256 'store' 'store_ln14' <Predicate = (trunc_ln == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 257 'br' 'br_ln14' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array11_addr" [../src/hls/cnn.cpp:14]   --->   Operation 258 'store' 'store_ln14' <Predicate = (trunc_ln == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 259 'br' 'br_ln14' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array10_addr" [../src/hls/cnn.cpp:14]   --->   Operation 260 'store' 'store_ln14' <Predicate = (trunc_ln == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 261 'br' 'br_ln14' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array9_addr" [../src/hls/cnn.cpp:14]   --->   Operation 262 'store' 'store_ln14' <Predicate = (trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 263 'br' 'br_ln14' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array8_addr" [../src/hls/cnn.cpp:14]   --->   Operation 264 'store' 'store_ln14' <Predicate = (trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 265 'br' 'br_ln14' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array7_addr" [../src/hls/cnn.cpp:14]   --->   Operation 266 'store' 'store_ln14' <Predicate = (trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 267 'br' 'br_ln14' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array6_addr" [../src/hls/cnn.cpp:14]   --->   Operation 268 'store' 'store_ln14' <Predicate = (trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 269 'br' 'br_ln14' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array5_addr" [../src/hls/cnn.cpp:14]   --->   Operation 270 'store' 'store_ln14' <Predicate = (trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 271 'br' 'br_ln14' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array4_addr" [../src/hls/cnn.cpp:14]   --->   Operation 272 'store' 'store_ln14' <Predicate = (trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 273 'br' 'br_ln14' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array3_addr" [../src/hls/cnn.cpp:14]   --->   Operation 274 'store' 'store_ln14' <Predicate = (trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 275 'br' 'br_ln14' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array2_addr" [../src/hls/cnn.cpp:14]   --->   Operation 276 'store' 'store_ln14' <Predicate = (trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 277 'br' 'br_ln14' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array1_addr" [../src/hls/cnn.cpp:14]   --->   Operation 278 'store' 'store_ln14' <Predicate = (trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 279 'br' 'br_ln14' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i7 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 280 'store' 'store_ln14' <Predicate = (trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 85> <RAM>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 281 'br' 'br_ln14' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i6 %array63_addr" [../src/hls/cnn.cpp:14]   --->   Operation 282 'store' 'store_ln14' <Predicate = (trunc_ln == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 53> <RAM>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split127" [../src/hls/cnn.cpp:14]   --->   Operation 283 'br' 'br_ln14' <Predicate = (trunc_ln == 63)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 284 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', ../src/hls/cnn.cpp:8) with incoming values : ('add_ln8', ../src/hls/cnn.cpp:8) [67]  (0.489 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:10) with incoming values : ('mul7_mid2_v_v', ../src/hls/cnn.cpp:10) [68]  (0 ns)
	'add' operation ('add_ln8_4', ../src/hls/cnn.cpp:8) [82]  (0.868 ns)
	'select' operation ('mul7_mid2_v_v', ../src/hls/cnn.cpp:10) [83]  (0.45 ns)
	'mul' operation of DSP[102] ('mul7_mid2', ../src/hls/cnn.cpp:10) [85]  (1.09 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul7_mid2', ../src/hls/cnn.cpp:10) [85]  (1.09 ns)

 <State 4>: 2.53ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:12) with incoming values : ('add_ln12', ../src/hls/cnn.cpp:12) [71]  (0 ns)
	'icmp' operation ('icmp_ln12', ../src/hls/cnn.cpp:12) [89]  (0.87 ns)
	'and' operation ('icmp_ln12_mid216', ../src/hls/cnn.cpp:12) [90]  (0.331 ns)
	'or' operation ('or_ln10', ../src/hls/cnn.cpp:10) [93]  (0 ns)
	'select' operation ('select_ln10', ../src/hls/cnn.cpp:10) [94]  (0.44 ns)
	'add' operation ('add_ln12', ../src/hls/cnn.cpp:12) [367]  (0.887 ns)

 <State 5>: 3.84ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:10) with incoming values : ('select_ln10_11', ../src/hls/cnn.cpp:10) [70]  (0 ns)
	'select' operation ('ii_mid27', ../src/hls/cnn.cpp:10) [81]  (0.45 ns)
	'add' operation ('add_ln10', ../src/hls/cnn.cpp:10) [91]  (0.868 ns)
	'select' operation ('select_ln10_10', ../src/hls/cnn.cpp:10) [96]  (0 ns)
	'add' operation ('add_ln14', ../src/hls/cnn.cpp:14) [103]  (0.975 ns)
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 6>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 7>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 8>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 9>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 10>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 11>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 12>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 13>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 14>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 15>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 16>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 17>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 18>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 19>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 20>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)

 <State 21>: 2.9ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [107]  (1.55 ns)
	'getelementptr' operation ('array3_addr', ../src/hls/cnn.cpp:14) [112]  (0 ns)
	'store' operation ('store_ln14', ../src/hls/cnn.cpp:14) of constant 0 on array 'array3' [352]  (1.35 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
