TimeQuest Timing Analyzer report for DE2_D5M
Sat May 04 19:38:04 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 21. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'CLOCK_50'
 23. Slow Model Removal: 'CLOCK_50'
 24. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 26. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 27. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 28. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow Model Minimum Pulse Width: 'CLOCK_27'
 31. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 48. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 49. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 50. Fast Model Setup: 'CLOCK_50'
 51. Fast Model Hold: 'CLOCK_50'
 52. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 53. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 54. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 55. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 56. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 57. Fast Model Recovery: 'CLOCK_50'
 58. Fast Model Removal: 'CLOCK_50'
 59. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 60. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 61. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 62. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 63. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'CLOCK_50'
 65. Fast Model Minimum Pulse Width: 'CLOCK_27'
 66. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Progagation Delay
 83. Minimum Progagation Delay
 84. Setup Transfers
 85. Hold Transfers
 86. Recovery Transfers
 87. Removal Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_D5M                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Sat May 04 19:37:57 2013 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_27                         ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { CLOCK_27 }                         ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 8.547   ; 117.0 MHz ; -3.027 ; 1.246  ; 50.00      ; 3         ; 13          ; -127.5 ;        ;           ;            ; false    ; CLOCK_27 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 8.547   ; 117.0 MHz ; 0.000  ; 4.273  ; 50.00      ; 3         ; 13          ;        ;        ;           ;            ; false    ; CLOCK_27 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 8.547   ; 117.0 MHz ; 0.000  ; 4.273  ; 50.00      ; 3         ; 13          ;        ;        ;           ;            ; false    ; CLOCK_27 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 136.28 MHz ; 136.28 MHz      ; unew|altpll_component|pll|clk[1] ;                                                       ;
; 148.81 MHz ; 148.81 MHz      ; unew|altpll_component|pll|clk[2] ;                                                       ;
; 163.24 MHz ; 163.24 MHz      ; CLOCK_50                         ;                                                       ;
; 941.62 MHz ; 499.75 MHz      ; unew|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -4.655 ; -359.145      ;
; unew|altpll_component|pll|clk[1] ; 1.209  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 3.507  ; 0.000         ;
; CLOCK_50                         ; 13.874 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -6.232 ; -1492.551     ;
; unew|altpll_component|pll|clk[1] ; 1.648  ; 0.000         ;
; CLOCK_50                         ; 13.357 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 1.457 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 1.728 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 3.795 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 1.893  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 2.146  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 3.273  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.655 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.451     ; 2.241      ;
; -4.648 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.244      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.611 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.441     ; 2.207      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.460 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[8]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[9]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[10]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[11]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[14]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[16]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[17]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[18]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[19]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[22]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[20]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.453 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[21]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.436     ; 2.054      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.337 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 1.940      ;
; -4.067 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mWR                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.431     ; 1.673      ;
; -4.066 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|WR_MASK[0]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.431     ; 1.672      ;
; -4.066 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|RD_MASK[0]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.431     ; 1.672      ;
; -4.063 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|WR_MASK[1]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.431     ; 1.669      ;
; -3.988 ; Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.435     ; 1.590      ;
; -3.988 ; Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.435     ; 1.590      ;
; -3.988 ; Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.435     ; 1.590      ;
; -3.905 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 1.503      ;
; -3.857 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|RD_MASK[1]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.435     ; 1.459      ;
; -3.857 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mRD                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.435     ; 1.459      ;
; -3.679 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.428     ; 1.288      ;
; 1.827  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; 0.015      ; 6.771      ;
; 1.922  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 6.645      ;
; 1.922  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 6.645      ;
; 1.922  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 6.645      ;
; 1.982  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.584      ;
; 1.982  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.584      ;
; 1.982  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.584      ;
; 2.139  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.427      ;
; 2.139  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.427      ;
; 2.139  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.427      ;
; 2.209  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.357      ;
; 2.209  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.357      ;
; 2.209  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.017     ; 6.357      ;
; 2.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[8]                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 6.342      ;
; 2.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[9]                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 6.342      ;
; 2.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[10]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 6.342      ;
; 2.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[11]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 6.342      ;
; 2.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[14]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 6.342      ;
; 2.227  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[16]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 6.342      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.209 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.412      ;
; 1.247 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.326      ;
; 1.250 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.371      ;
; 1.251 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.322      ;
; 1.269 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.316      ;
; 1.287 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.298      ;
; 1.289 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.296      ;
; 1.307 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[8]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.266      ;
; 1.311 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[8]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.262      ;
; 1.320 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~1_OTERM501_Duplicate_6                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 7.299      ;
; 1.321 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.252      ;
; 1.333 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[0]                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.000      ; 7.250      ;
; 1.335 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.000      ; 7.248      ;
; 1.335 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2_reg[0]                                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.000      ; 7.248      ;
; 1.339 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rounded_res_infinity_dffe4 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.031     ; 7.213      ;
; 1.348 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[9]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.225      ;
; 1.352 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[9]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.221      ;
; 1.356 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 7.263      ;
; 1.361 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.124      ; 7.275      ;
; 1.369 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.204      ;
; 1.373 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.200      ;
; 1.381 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[8]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.192      ;
; 1.387 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.198      ;
; 1.398 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 2.905      ;
; 1.401 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[6]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.172      ;
; 1.402 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.124      ; 7.234      ;
; 1.405 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[6]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.168      ;
; 1.410 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining_reg[4]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.006     ; 7.167      ;
; 1.418 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.000      ; 7.165      ;
; 1.421 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.088      ; 7.179      ;
; 1.422 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[9]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.151      ;
; 1.428 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining_reg[4]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.006     ; 7.149      ;
; 1.434 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[11]                                                                                                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.139      ;
; 1.438 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[11]                                                                                                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.135      ;
; 1.439 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.088      ; 7.161      ;
; 1.440 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_7_upstream~0_OTERM103                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.008     ; 7.135      ;
; 1.441 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.088      ; 7.159      ;
; 1.443 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.130      ;
; 1.444 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_7_upstream~0_OTERM103                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.008     ; 7.131      ;
; 1.447 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.003      ; 7.139      ;
; 1.449 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[4]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.124      ;
; 1.453 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[4]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.120      ;
; 1.454 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.000      ; 7.129      ;
; 1.470 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.044      ; 7.157      ;
; 1.472 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~1_OTERM501_Duplicate_6                                                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.122      ; 7.162      ;
; 1.475 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[6]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.098      ;
; 1.476 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[3]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[13]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.109      ;
; 1.479 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[2]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.142      ;
; 1.479 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[3]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[15]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.106      ;
; 1.479 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[3]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[16]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.106      ;
; 1.488 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[3]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[17]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.097      ;
; 1.489 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.042      ; 7.136      ;
; 1.489 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[3]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[18]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.096      ;
; 1.492 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[6]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.093      ;
; 1.505 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[0]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.116      ;
; 1.506 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.004      ; 7.081      ;
; 1.508 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.017     ; 7.058      ;
; 1.508 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[11]                                                                                                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.065      ;
; 1.508 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.122      ; 7.126      ;
; 1.509 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                                                                                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 2.794      ;
; 1.511 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.044      ; 7.116      ;
; 1.514 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_7_upstream~0_OTERM103                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.008     ; 7.061      ;
; 1.520 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[2]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.101      ;
; 1.523 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[4]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.050      ;
; 1.524 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[0]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[13]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.061      ;
; 1.526 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~2_OTERM57_Duplicate                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.095      ;
; 1.526 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.017     ; 7.040      ;
; 1.527 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[0]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[15]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.058      ;
; 1.527 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[0]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[16]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.058      ;
; 1.528 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining_reg[4]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.006     ; 7.049      ;
; 1.530 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|write_address_offset[3]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.008      ; 7.061      ;
; 1.530 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.042      ; 7.095      ;
; 1.531 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_7_upstream~0_OTERM103                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.004      ; 7.056      ;
; 1.536 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[0]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[17]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.049      ;
; 1.537 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|divider_pipe1a[0]                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[18]             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.048      ;
; 1.539 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.088      ; 7.061      ;
; 1.540 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[4]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read~_Duplicate_1                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.045      ;
; 1.541 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[16]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.014      ; 7.056      ;
; 1.543 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[0]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.011     ; 7.029      ;
; 1.544 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[26]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.043      ; 7.082      ;
; 1.544 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[31]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.043      ; 7.082      ;
; 1.545 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[8]                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.043      ; 7.081      ;
; 1.546 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[18]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.014      ; 7.051      ;
; 1.546 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[0]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.038      ; 7.075      ;
; 1.548 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[5]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.025      ;
; 1.548 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|write_address_offset[3]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.008      ; 7.043      ;
; 1.550 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[23]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.028      ; 7.061      ;
; 1.550 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[7]                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.028      ; 7.061      ;
; 1.550 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[30]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.043      ; 7.076      ;
; 1.550 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.008      ; 7.041      ;
; 1.552 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[5]                                                                                                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 7.021      ;
; 1.555 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[15]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.028      ; 7.056      ;
; 1.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[2]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.002      ; 7.030      ;
; 1.559 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining_reg[4]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.008     ; 7.016      ;
; 1.563 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[14]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.021      ; 7.041      ;
; 1.564 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|write_address_offset[2]                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.008      ; 7.027      ;
; 1.567 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_arbiterlock_OTERM101                                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[21]                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.021      ; 7.037      ;
; 1.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[2]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.006      ; 7.020      ;
; 1.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.086      ; 7.028      ;
; 1.574 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[10]                                                                                                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.010     ; 6.999      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.507 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.003     ; 2.046      ;
; 3.508 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.003     ; 2.045      ;
; 3.553 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.003     ; 2.000      ;
; 3.647 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.003     ; 1.906      ;
; 3.652 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.003     ; 1.901      ;
; 3.656 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.003     ; 1.897      ;
; 7.485 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 1.098      ;
; 7.490 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 1.093      ;
; 7.509 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 1.074      ;
; 7.639 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.944      ;
; 7.764 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.819      ;
; 7.765 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.818      ;
; 7.766 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.817      ;
; 7.770 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.813      ;
; 7.926 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.657      ;
; 7.926 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.874 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.164      ;
; 13.904 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.134      ;
; 14.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.017      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.147 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.891      ;
; 14.170 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.868      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.177 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.861      ;
; 14.185 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.857      ;
; 14.187 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.855      ;
; 14.207 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.831      ;
; 14.207 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.831      ;
; 14.207 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.831      ;
; 14.207 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.831      ;
; 14.207 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.831      ;
; 14.228 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.814      ;
; 14.237 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.801      ;
; 14.237 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.801      ;
; 14.237 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.801      ;
; 14.237 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.801      ;
; 14.237 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.801      ;
; 14.239 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.796      ;
; 14.242 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.800      ;
; 14.244 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.799      ;
; 14.274 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.768      ;
; 14.278 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.759      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.744      ;
; 14.304 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.733      ;
; 14.335 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.707      ;
; 14.350 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.693      ;
; 14.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.684      ;
; 14.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.684      ;
; 14.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.684      ;
; 14.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.684      ;
; 14.354 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.684      ;
; 14.372 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.670      ;
; 14.380 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.652      ;
; 14.382 ; Reset_Delay:u2|Cont[11]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.661      ;
; 14.383 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.660      ;
; 14.385 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.655      ;
; 14.388 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.654      ;
; 14.413 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.630      ;
; 14.419 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.615      ;
; 14.428 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.609      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.443 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 5.595      ;
; 14.445 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.589      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.458 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.584      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.460 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.582      ;
; 14.476 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.566      ;
; 14.483 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.559      ;
; 14.491 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.549      ;
; 14.497 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.546      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.541      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.778      ;
; 0.526 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.531 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.663 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.732 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.000      ;
; 0.741 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.009      ;
; 0.788 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.805 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.925 ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.191      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.029 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.266      ;
; 1.041 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.309      ;
; 1.144 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.412      ;
; 1.171 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.437      ;
; 1.178 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.179 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.547 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.551 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.678 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.808 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.827 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.832 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 4.661 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.003     ; 1.897      ;
; 4.665 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.003     ; 1.901      ;
; 4.670 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.003     ; 1.906      ;
; 4.764 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.003     ; 2.000      ;
; 4.809 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.003     ; 2.045      ;
; 4.810 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.003     ; 2.046      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1_OTERM43                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1_OTERM43                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM499                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM499                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~2_OTERM23                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~2_OTERM23                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[0]                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[0]                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM97                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM97                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM541                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM541                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM543                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM543                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[4]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[4]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter_OTERM527                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter_OTERM527                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|pending_upstream_write_reg                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|pending_upstream_write_reg                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[3]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[3]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.420     ; 3.778      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.410     ; 3.787      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.402     ; 3.795      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 3.423      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 3.423      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 3.423      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 3.423      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 3.423      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.439     ; 3.423      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.418     ; 3.444      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.417     ; 3.445      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.438     ; 3.424      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.433     ; 3.429      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.438     ; 3.424      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.438     ; 3.424      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.443     ; 3.419      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.417     ; 3.445      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.418     ; 3.444      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.434     ; 3.428      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.430     ; 3.432      ;
; -5.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -2.442     ; 3.420      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 2.641      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.046     ; 2.615      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 1.648 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.024     ; 2.637      ;
; 4.609 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.016     ; 3.958      ;
; 4.609 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.016     ; 3.958      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT16                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT17                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT18                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT19                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT20                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT21                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT22                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT23                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT24                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT25                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT26                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT27                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT28                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT29                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT30                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT31                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.032      ; 3.276      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.256 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.026      ; 3.270      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
; 5.257 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.046      ; 3.289      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 6.718      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.591      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.591      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.591      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.591      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.562      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.476 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.568      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 13.477 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.565      ;
; 14.110 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.726      ; 6.652      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.655 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.414      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.685 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.384      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
; 14.802 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 5.267      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.457 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.695      ; 2.418      ;
; 1.764 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.695      ; 2.725      ;
; 1.969 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 2.955      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.484      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.517 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 2.791      ;
; 2.653 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.639      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.722 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.021      ;
; 2.743 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.729      ;
; 2.786 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.772      ;
; 2.870 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.856      ;
; 2.900 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.886      ;
; 2.932 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.918      ;
; 2.973 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.959      ;
; 3.046 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 4.032      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.406 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.705      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.496 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.795      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
; 3.539 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 3.838      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.728 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.000      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.001      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.001      ;
; 1.729 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.001      ;
; 1.730 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.002      ;
; 1.730 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.002      ;
; 1.731 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.003      ;
; 1.731 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.003      ;
; 1.731 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.003      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.010      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.010      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.010      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.010      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.010      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 2.010      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.009      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.009      ;
; 1.737 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.009      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.276      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.276      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 2.276      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 2.285      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a36                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a37                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a38                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.017 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a39                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.280      ;
; 2.025 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.290      ;
; 2.025 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.290      ;
; 2.025 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.290      ;
; 2.304 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.568      ;
; 2.304 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.568      ;
; 2.304 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.568      ;
; 2.304 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.568      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a0                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a1                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a2                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a4                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a5                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a6                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a7                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a8                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a9                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a10                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a13                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a14                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a15                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a16                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a17                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a18                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a19                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a20                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a21                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a22                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a23                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a24                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a25                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a26                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a40                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a41                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a42                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a43                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a44                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a45                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a46                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a47                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.308 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a48                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.573      ;
; 2.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.586      ;
; 2.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.586      ;
; 2.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.586      ;
; 2.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.586      ;
; 2.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.586      ;
; 2.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.586      ;
; 2.395 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 2.646      ;
; 2.395 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.676      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.795 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.045     ; 4.016      ;
; 3.795 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.045     ; 4.016      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[14]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[13]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 4.920      ;
; 4.606 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 4.914      ;
; 4.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.917      ;
; 4.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.917      ;
; 4.625 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[7]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.917      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 4.925      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 4.927      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|f_pop                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 4.925      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 4.926      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 4.928      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_1               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 4.929      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_0               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 4.929      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.020      ; 4.912      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 4.919      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.022      ; 4.914      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[7]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.918      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.918      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[1]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 4.926      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 4.928      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_2               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 4.929      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[5]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.018      ; 4.910      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.916      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.918      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[10]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 4.918      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 4.916      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000001000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.018      ; 4.910      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[4]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.018      ; 4.910      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[11]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 4.908      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[12]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 4.908      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[13]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.016      ; 4.908      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 4.903      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 4.920      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.012      ; 4.904      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 4.924      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[0]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 4.925      ;
; 4.626 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_3               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 4.929      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_bytena_reg0    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_we_reg         ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_bytena_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg9  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_bytena_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_we_reg        ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg3  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 6.302 ; 6.302 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 6.302 ; 6.302 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.438 ; 1.438 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.438 ; 1.438 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_27   ; 8.360 ; 8.360 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 7.607 ; 7.607 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 8.311 ; 8.311 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 7.650 ; 7.650 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 8.360 ; 8.360 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 7.790 ; 7.790 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 7.558 ; 7.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 7.747 ; 7.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 7.176 ; 7.176 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 7.132 ; 7.132 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 7.099 ; 7.099 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 6.823 ; 6.823 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 7.654 ; 7.654 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 6.813 ; 6.813 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 7.120 ; 7.120 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 7.139 ; 7.139 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 6.807 ; 6.807 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 3.489 ; 3.489 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 2.980 ; 2.980 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 2.947 ; 2.947 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 3.289 ; 3.289 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 3.189 ; 3.189 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 3.255 ; 3.255 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 3.066 ; 3.066 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 2.736 ; 2.736 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 2.972 ; 2.972 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 3.489 ; 3.489 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 3.402 ; 3.402 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 2.991 ; 2.991 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 2.951 ; 2.951 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 3.224 ; 3.224 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 2.881 ; 2.881 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 3.151 ; 3.151 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 1.201 ; 1.201 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -4.156 ; -4.156 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -4.156 ; -4.156 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_27   ; -5.725 ; -5.725 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; -6.133 ; -6.133 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; -6.542 ; -6.542 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; -6.181 ; -6.181 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; -6.480 ; -6.480 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; -6.133 ; -6.133 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; -5.949 ; -5.949 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; -6.099 ; -6.099 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; -5.804 ; -5.804 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; -6.005 ; -6.005 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; -5.733 ; -5.733 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; -5.800 ; -5.800 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; -5.725 ; -5.725 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; -5.924 ; -5.924 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; -5.856 ; -5.856 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; -5.936 ; -5.936 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; -6.023 ; -6.023 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; -1.037 ; -1.037 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; -1.050 ; -1.050 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; -1.080 ; -1.080 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; -1.080 ; -1.080 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; -1.052 ; -1.052 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; -1.052 ; -1.052 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; -1.052 ; -1.052 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; -1.052 ; -1.052 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; -1.076 ; -1.076 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; -1.046 ; -1.046 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; -1.076 ; -1.076 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; -1.076 ; -1.076 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; -1.061 ; -1.061 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; -1.061 ; -1.061 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; -1.071 ; -1.071 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; -1.071 ; -1.071 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; -1.037 ; -1.037 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.111 ; 10.111 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.111 ; 10.111 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 7.315  ; 7.315  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 3.144  ; 3.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 3.144  ; 3.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 2.852  ; 2.852  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 2.986  ; 2.986  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 2.761  ; 2.761  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 2.584  ; 2.584  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 2.691  ; 2.691  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 2.698  ; 2.698  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 3.011  ; 3.011  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 3.039  ; 3.039  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 2.992  ; 2.992  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 3.010  ; 3.010  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_27   ; 3.328  ; 3.328  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_27   ; 3.352  ; 3.352  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_27   ; 3.387  ; 3.387  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ; -0.181 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_27   ; 3.255  ; 3.255  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_27   ; 3.327  ; 3.327  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_27   ; 3.435  ; 3.435  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_27   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_27   ; 3.021  ; 3.021  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ;        ; -0.181 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_27   ; 9.152  ; 9.152  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_27   ; 8.521  ; 8.521  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_27   ; 9.029  ; 9.029  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_27   ; 8.948  ; 8.948  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_27   ; 8.341  ; 8.341  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_27   ; 7.973  ; 7.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_27   ; 9.121  ; 9.121  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_27   ; 8.927  ; 8.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_27   ; 9.152  ; 9.152  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_27   ; 8.732  ; 8.732  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_27   ; 8.287  ; 8.287  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_27   ; 8.736  ; 8.736  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_27   ; 8.312  ; 8.312  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_27   ; 8.124  ; 8.124  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_27   ; 7.985  ; 7.985  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_27   ; 8.048  ; 8.048  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_27   ; 7.864  ; 7.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_27   ; 8.046  ; 8.046  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_27   ; 8.086  ; 8.086  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_27   ; 6.669  ; 6.669  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_27   ; 5.000  ; 5.000  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_27   ; 4.558  ; 4.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_27   ; 4.944  ; 4.944  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_27   ; 4.960  ; 4.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_27   ; 4.799  ; 4.799  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_27   ; 4.293  ; 4.293  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_27   ; 4.806  ; 4.806  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_27   ; 4.286  ; 4.286  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_27   ; 4.774  ; 4.774  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_27   ; 4.804  ; 4.804  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_27   ; 4.863  ; 4.863  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_27   ; 5.000  ; 5.000  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_27   ; 4.758  ; 4.758  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_27   ; 4.858  ; 4.858  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_27   ; 4.820  ; 4.820  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_27   ; 7.685  ; 7.685  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_27   ; 7.810  ; 7.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_27   ; 7.521  ; 7.521  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_27   ; 9.019  ; 9.019  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 5.424  ; 5.424  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 5.551  ; 5.551  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 4.866  ; 4.866  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 5.409  ; 5.409  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 5.056  ; 5.056  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 4.868  ; 4.868  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 5.224  ; 5.224  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 5.135  ; 5.135  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 5.216  ; 5.216  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 5.648  ; 5.648  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 5.642  ; 5.642  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_27   ; 5.152  ; 5.152  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_27   ; 5.174  ; 5.174  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_27   ; 6.905  ; 6.905  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_27   ; 5.686  ; 5.686  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_27   ; 8.684  ; 8.684  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_27   ; 8.275  ; 8.275  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_27   ; 8.537  ; 8.537  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_27   ; 8.277  ; 8.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_27   ; 8.453  ; 8.453  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_27   ; 8.153  ; 8.153  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_27   ; 8.580  ; 8.580  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_27   ; 8.490  ; 8.490  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_27   ; 8.655  ; 8.655  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_27   ; 8.342  ; 8.342  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_27   ; 8.155  ; 8.155  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_27   ; 8.174  ; 8.174  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_27   ; 8.537  ; 8.537  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_27   ; 8.042  ; 8.042  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_27   ; 8.684  ; 8.684  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_27   ; 8.214  ; 8.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_27   ; 8.325  ; 8.325  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_27   ; 6.295  ; 6.295  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_27   ; 6.541  ; 6.541  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_27   ; 6.270  ; 6.270  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_27   ; 6.529  ; 6.529  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.111 ; 10.111 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 7.315  ; 7.315  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 2.125  ; 2.125  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 2.559  ; 2.559  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 2.568  ; 2.568  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 2.613  ; 2.613  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 2.178  ; 2.178  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 2.149  ; 2.149  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 2.425  ; 2.425  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 2.125  ; 2.125  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 2.433  ; 2.433  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 2.452  ; 2.452  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 2.456  ; 2.456  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 2.725  ; 2.725  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 2.438  ; 2.438  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_27   ; 3.328  ; 3.328  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_27   ; 3.352  ; 3.352  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ; -0.181 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_27   ; 2.988  ; 2.988  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_27   ; 3.053  ; 3.053  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_27   ; 2.537  ; 2.537  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_27   ; 3.029  ; 3.029  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_27   ; 2.155  ; 2.155  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ;        ; -0.181 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_27   ; 5.315  ; 5.315  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_27   ; 6.652  ; 6.652  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_27   ; 6.290  ; 6.290  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_27   ; 6.169  ; 6.169  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_27   ; 5.315  ; 5.315  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_27   ; 6.005  ; 6.005  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_27   ; 6.054  ; 6.054  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_27   ; 6.166  ; 6.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_27   ; 5.933  ; 5.933  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_27   ; 5.965  ; 5.965  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_27   ; 5.890  ; 5.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_27   ; 6.587  ; 6.587  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_27   ; 5.915  ; 5.915  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_27   ; 5.938  ; 5.938  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_27   ; 6.149  ; 6.149  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_27   ; 5.864  ; 5.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_27   ; 6.024  ; 6.024  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_27   ; 5.671  ; 5.671  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_27   ; 5.565  ; 5.565  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_27   ; 5.614  ; 5.614  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_27   ; 4.286  ; 4.286  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_27   ; 4.558  ; 4.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_27   ; 4.944  ; 4.944  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_27   ; 4.960  ; 4.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_27   ; 4.799  ; 4.799  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_27   ; 4.293  ; 4.293  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_27   ; 4.806  ; 4.806  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_27   ; 4.286  ; 4.286  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_27   ; 4.774  ; 4.774  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_27   ; 4.804  ; 4.804  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_27   ; 4.863  ; 4.863  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_27   ; 5.000  ; 5.000  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_27   ; 4.758  ; 4.758  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_27   ; 4.858  ; 4.858  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_27   ; 4.820  ; 4.820  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_27   ; 5.426  ; 5.426  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_27   ; 5.378  ; 5.378  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_27   ; 5.741  ; 5.741  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_27   ; 7.354  ; 7.354  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 4.530  ; 4.530  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 5.152  ; 5.152  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 4.846  ; 4.846  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 4.561  ; 4.561  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 4.530  ; 4.530  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 4.869  ; 4.869  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 4.844  ; 4.844  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 4.611  ; 4.611  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 4.926  ; 4.926  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 4.806  ; 4.806  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 4.943  ; 4.943  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 5.292  ; 5.292  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 4.979  ; 4.979  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_27   ; 4.740  ; 4.740  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_27   ; 4.764  ; 4.764  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_27   ; 5.873  ; 5.873  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_27   ; 5.093  ; 5.093  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_27   ; 4.695  ; 4.695  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_27   ; 5.496  ; 5.496  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_27   ; 4.709  ; 4.709  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_27   ; 4.695  ; 4.695  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_27   ; 5.266  ; 5.266  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_27   ; 5.349  ; 5.349  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_27   ; 5.546  ; 5.546  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_27   ; 5.044  ; 5.044  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_27   ; 5.428  ; 5.428  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_27   ; 5.415  ; 5.415  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_27   ; 5.897  ; 5.897  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_27   ; 5.821  ; 5.821  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_27   ; 5.540  ; 5.540  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_27   ; 5.335  ; 5.335  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_27   ; 5.271  ; 5.271  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_27   ; 5.186  ; 5.186  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_27   ; 5.617  ; 5.617  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_27   ; 5.157  ; 5.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_27   ; 5.884  ; 5.884  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_27   ; 5.128  ; 5.128  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_27   ; 5.514  ; 5.514  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 7.750 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 7.967 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 7.770 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 7.770 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 7.750 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 8.244 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 8.244 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 8.244 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 8.482 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 8.518 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 8.518 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 8.518 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 8.518 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 8.752 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 8.752 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 8.742 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 8.738 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 5.332 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 5.332 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 5.362 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 5.362 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 5.354 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 5.354 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 5.354 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 5.354 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 5.390 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 5.360 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 5.390 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 5.390 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 5.672 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 5.672 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 5.682 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 5.682 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 5.662 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 6.085 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 6.302 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 6.105 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 6.105 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 6.085 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 6.579 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 6.579 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 6.579 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 6.817 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 6.853 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 6.853 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 6.853 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 6.853 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 7.087 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 7.087 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 7.077 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 7.073 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 5.245 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 5.245 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 5.275 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 5.275 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 5.267 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 5.267 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 5.267 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 5.267 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 5.303 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 5.273 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 5.303 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 5.303 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 5.585 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 5.585 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 5.595 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 5.595 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 5.575 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 7.750     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 7.967     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 7.770     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 7.770     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 7.750     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 8.244     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 8.244     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 8.244     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 8.482     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 8.518     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 8.518     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 8.518     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 8.518     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 8.752     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 8.752     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 8.742     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 8.738     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 5.332     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 5.332     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 5.362     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 5.362     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 5.354     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 5.354     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 5.354     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 5.354     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 5.390     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 5.360     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 5.390     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 5.390     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 5.672     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 5.672     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 5.682     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 5.682     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 5.662     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 6.085     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 6.302     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 6.105     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 6.105     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 6.085     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 6.579     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 6.579     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 6.579     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 6.817     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 6.853     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 6.853     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 6.853     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 6.853     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 7.087     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 7.087     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 7.077     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 7.073     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 5.245     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 5.245     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 5.275     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 5.275     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 5.267     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 5.267     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 5.267     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 5.267     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 5.303     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 5.273     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 5.303     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 5.303     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 5.585     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 5.585     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 5.595     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 5.595     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 5.575     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -2.754 ; -214.093      ;
; unew|altpll_component|pll|clk[1] ; 2.936  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.583  ; 0.000         ;
; CLOCK_50                         ; 17.206 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -3.918 ; -932.346      ;
; unew|altpll_component|pll|clk[1] ; 2.672  ; 0.000         ;
; CLOCK_50                         ; 16.430 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.904 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.972 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 1.867 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 1.893  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 2.146  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 3.273  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.754 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.135      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.747 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 1.128      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.742 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.661     ; 1.114      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.671 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 1.051      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[8]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[9]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[10]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[11]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[14]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[16]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[17]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[18]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[19]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[22]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[20]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.661 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mADDR[21]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.647     ; 1.047      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.585 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 0.974      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 0.821      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 0.821      ;
; -2.434 ; Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 0.821      ;
; -2.412 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|RD_MASK[1]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 0.799      ;
; -2.412 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mRD                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 0.799      ;
; -2.387 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|mWR                                                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 0.778      ;
; -2.387 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|RD_MASK[0]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 0.778      ;
; -2.386 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|WR_MASK[0]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 0.777      ;
; -2.383 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|WR_MASK[1]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 0.774      ;
; -2.323 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 0.707      ;
; -2.243 ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                      ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                              ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.639     ; 0.637      ;
; 5.441  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.015     ; 3.123      ;
; 5.441  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.015     ; 3.123      ;
; 5.441  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.015     ; 3.123      ;
; 5.467  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 3.096      ;
; 5.467  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 3.096      ;
; 5.467  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 3.096      ;
; 5.534  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 3.029      ;
; 5.534  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 3.029      ;
; 5.534  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 3.029      ;
; 5.553  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; 0.014      ; 3.040      ;
; 5.568  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 2.995      ;
; 5.568  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 2.995      ;
; 5.568  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 2.995      ;
; 5.588  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]           ; Sdram_Control_4Port:u7|mADDR[12]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 2.975      ;
; 5.588  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]           ; Sdram_Control_4Port:u7|mADDR[13]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 2.975      ;
; 5.588  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]           ; Sdram_Control_4Port:u7|mADDR[15]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.016     ; 2.975      ;
; 5.590  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[8]                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 2.975      ;
; 5.590  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[9]                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 2.975      ;
; 5.590  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]           ; Sdram_Control_4Port:u7|mADDR[10]                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 8.547        ; -0.014     ; 2.975      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.936 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.363      ;
; 2.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.322      ;
; 3.034 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.265      ;
; 3.058 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.241      ;
; 3.061 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.240      ;
; 3.064 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.235      ;
; 3.066 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.233      ;
; 3.070 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.229      ;
; 3.070 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.229      ;
; 3.074 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.225      ;
; 3.077 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.224      ;
; 3.080 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.221      ;
; 3.089 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.212      ;
; 3.090 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.211      ;
; 3.109 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.190      ;
; 3.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 1.200      ;
; 3.131 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.147      ;
; 3.135 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.182      ;
; 3.139 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.139      ;
; 3.142 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.175      ;
; 3.145 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.154      ;
; 3.146 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.132      ;
; 3.148 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.151      ;
; 3.149 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.129      ;
; 3.151 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.127      ;
; 3.158 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 1.157      ;
; 3.159 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.142      ;
; 3.166 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.151      ;
; 3.168 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.133      ;
; 3.184 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.115      ;
; 3.187 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.112      ;
; 3.188 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.111      ;
; 3.188 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.129      ;
; 3.189 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.110      ;
; 3.203 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.018     ; 1.084      ;
; 3.209 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.108      ;
; 3.209 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 1.076      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.216 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.006     ; 1.083      ;
; 3.222 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.009     ; 1.074      ;
; 3.225 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.009     ; 1.071      ;
; 3.228 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.089      ;
; 3.231 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.047      ;
; 3.233 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.045      ;
; 3.235 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.082      ;
; 3.238 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.027     ; 1.040      ;
; 3.241 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 1.076      ;
; 3.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 1.071      ;
; 3.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 1.057      ;
; 3.246 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[30] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 1.069      ;
; 3.251 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.001      ; 1.055      ;
; 3.251 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.014      ; 1.068      ;
; 3.254 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.005      ; 1.056      ;
; 3.254 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.001      ; 1.052      ;
; 3.256 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.014      ; 1.063      ;
; 3.275 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.005      ; 1.035      ;
; 3.279 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.005      ; 1.031      ;
; 3.282 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.005      ; 1.028      ;
; 3.298 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 0.987      ;
; 3.299 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.018     ; 0.988      ;
; 3.309 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.009     ; 0.987      ;
; 3.323 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 0.994      ;
; 3.326 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 0.991      ;
; 3.327 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.001      ; 0.979      ;
; 3.328 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.020     ; 0.957      ;
; 3.338 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.005      ; 0.972      ;
; 3.339 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 0.978      ;
; 3.343 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.011     ; 0.951      ;
; 3.351 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.001      ; 0.955      ;
; 3.352 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.009     ; 0.944      ;
; 3.353 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.011     ; 0.941      ;
; 3.358 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.011     ; 0.936      ;
; 3.359 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 0.956      ;
; 3.362 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 0.953      ;
; 3.365 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 0.950      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]     ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.004     ; 0.935      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[30] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.010      ; 0.949      ;
; 3.366 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.012      ; 0.951      ;
; 3.374 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; 0.005      ; 0.936      ;
+-------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.583 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.004     ; 0.965      ;
; 4.584 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.004     ; 0.964      ;
; 4.589 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.004     ; 0.959      ;
; 4.634 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.004     ; 0.914      ;
; 4.653 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.004     ; 0.895      ;
; 4.656 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 5.520        ; -0.004     ; 0.892      ;
; 8.046 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.533      ;
; 8.057 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.522      ;
; 8.058 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.521      ;
; 8.123 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.456      ;
; 8.168 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.411      ;
; 8.169 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.410      ;
; 8.169 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.410      ;
; 8.173 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.406      ;
; 8.212 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.367      ;
; 8.212 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 8.547        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.206 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.829      ;
; 17.218 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.817      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.233 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.802      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.245 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.790      ;
; 17.265 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.770      ;
; 17.273 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.762      ;
; 17.273 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.762      ;
; 17.273 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.762      ;
; 17.273 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.762      ;
; 17.273 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.762      ;
; 17.285 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.750      ;
; 17.285 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.750      ;
; 17.285 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.750      ;
; 17.285 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.750      ;
; 17.285 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.750      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.292 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.743      ;
; 17.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.703      ;
; 17.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.703      ;
; 17.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.703      ;
; 17.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.703      ;
; 17.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.703      ;
; 17.349 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.689      ;
; 17.352 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.683      ;
; 17.361 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.677      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.376 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.662      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.656      ;
; 17.379 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.659      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.388 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.650      ;
; 17.390 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.648      ;
; 17.398 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.635      ;
; 17.399 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.639      ;
; 17.402 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.636      ;
; 17.404 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.627      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.632      ;
; 17.406 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0~_Duplicate_2    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.627      ;
; 17.416 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.622      ;
; 17.416 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.622      ;
; 17.416 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.622      ;
; 17.416 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.622      ;
; 17.416 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.622      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 2.621      ;
; 17.419 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.616      ;
; 17.419 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.616      ;
; 17.419 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.616      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.387      ;
; 0.243 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.327 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.336 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.490      ;
; 0.340 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.494      ;
; 0.353 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.408 ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.465 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.619      ;
; 0.491 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.258 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.304 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.456      ;
; 0.369 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.381 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 3.771 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.004     ; 0.892      ;
; 3.774 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.004     ; 0.895      ;
; 3.793 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.004     ; 0.914      ;
; 3.838 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.004     ; 0.959      ;
; 3.843 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.004     ; 0.964      ;
; 3.844 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.027       ; -0.004     ; 0.965      ;
+-------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1_OTERM43                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1_OTERM43                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM499                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM499                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~2_OTERM23                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~2_OTERM23                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[0]                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[0]                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM97                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_busy_OTERM97                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM541                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM541                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM543                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM543                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[4]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[4]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter_OTERM527                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter_OTERM527                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[22]                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|pending_upstream_write_reg                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|pending_upstream_write_reg                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|how_many_ones[0]     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[13]                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[3]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[3]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|Write                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; Sdram_Control_4Port:u7|mWR                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000                                                                                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.614     ; 2.304      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.605     ; 2.313      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.597     ; 2.321      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 2.024      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.641     ; 2.027      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.643     ; 2.025      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.641     ; 2.027      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 2.016      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 2.024      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 2.024      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.630     ; 2.038      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.629     ; 2.039      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 2.026      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 2.026      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 2.022      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.641     ; 2.027      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.643     ; 2.025      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 2.016      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 2.016      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 2.016      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 2.016      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.652     ; 2.016      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.645     ; 2.023      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.641     ; 2.027      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 2.022      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 2.024      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.649     ; 2.019      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.644     ; 2.024      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.654     ; 2.014      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.629     ; 2.039      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.630     ; 2.038      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 2.026      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.642     ; 2.026      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.646     ; 2.022      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.651     ; 2.017      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.641     ; 2.027      ;
; -3.635 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 0.001        ; -1.653     ; 2.015      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.019     ; 1.614      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.042     ; 1.591      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 2.672 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 4.273        ; -0.021     ; 1.612      ;
; 6.620 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.013     ; 1.946      ;
; 6.620 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; -0.013     ; 1.946      ;
; 6.676 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.067      ; 1.937      ;
; 6.676 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.067      ; 1.937      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.036      ; 1.842      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.030      ; 1.836      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.048      ; 1.854      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
; 6.716 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 8.547        ; 0.049      ; 1.855      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.430 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 3.632      ;
; 16.430 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 3.632      ;
; 16.430 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 3.632      ;
; 16.430 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 3.632      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 3.607      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.431 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.610      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.432 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 3.612      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.677 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.037      ; 3.392      ;
; 16.879 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.352      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.606      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.594      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 2.547      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.904 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.225      ;
; 1.042 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.363      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.106 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.265      ;
; 1.114 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.456      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.244 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.403      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.496      ;
; 1.411 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.753      ;
; 1.484 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.826      ;
; 1.486 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.828      ;
; 1.533 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.875      ;
; 1.534 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.876      ;
; 1.545 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.887      ;
; 1.605 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.947      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.613 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.793      ;
; 1.617 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.959      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.686 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.866      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
; 1.688 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.868      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.164      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.165      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.166      ;
; 0.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.169      ;
; 0.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.169      ;
; 0.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.169      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a4                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a5                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.293      ;
; 1.108 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.294      ;
; 1.108 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.294      ;
; 1.108 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.294      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a36                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a37                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a38                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.115 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a39                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.299      ;
; 1.120 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.300      ;
; 1.120 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.300      ;
; 1.120 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.300      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a0                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a1                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a2                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a3                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a4                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a5                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a6                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a7                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a8                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a9                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a10                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a11                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a12                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a13                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a14                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a15                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a16                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a17                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a18                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a19                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a20                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a21                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a22                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a23                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a24                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a25                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a26                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a40                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a41                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a42                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a43                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a44                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a45                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a46                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a47                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.244 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|altsyncram_r461:altsyncram4|ram_block7a48                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.048      ; 1.430      ;
; 1.253 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.436      ;
; 1.253 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.436      ;
; 1.253 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.436      ;
; 1.253 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_41n:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.436      ;
; 1.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.446      ;
; 1.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.446      ;
; 1.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.446      ;
; 1.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.446      ;
; 1.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.446      ;
; 1.278 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.446      ;
; 1.442 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.593      ;
; 1.442 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.593      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.867 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.043     ; 1.976      ;
; 1.867 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.043     ; 1.976      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[6]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[7]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[14]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[8]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[9]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[10]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[3]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[12]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[13]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[2]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|slave_readdata_p1[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[2]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[0]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[3]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[4]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[6]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[7]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[8]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[11]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[15]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[1]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[5]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[9]                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[10]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[12]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[13]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.046      ; 2.750      ;
; 2.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|slave_readdata_p1[14]                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 2.745      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.746      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[3]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.001                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 2.758      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|stage_6              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.037      ; 2.758      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[1]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.747      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[2]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.026      ; 2.747      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[6]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.746      ;
; 2.569 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.748      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.749      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.753      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.749      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.755      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_0              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.749      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.749      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.749      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.753      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.754      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.754      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.754      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_1              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 2.756      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_1               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 2.757      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_0               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 2.757      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 2.741      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.750      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.021      ; 2.743      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[7]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.747      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.747      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 2.749      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 2.764      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.754      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[1]                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.754      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|stage_2              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.034      ; 2.756      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|full_2               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 2.757      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.754      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read_done                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 2.764      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[5]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.018      ; 2.740      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.745      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.747      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[10]                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.747      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.023      ; 2.745      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3]     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.030      ; 2.752      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 2.764      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 2.764      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 2.764      ;
; 2.570 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 2.764      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.893 ; 4.273        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 1.894 ; 4.274        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg1           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg2           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg3           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg4           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg5           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg6           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_address_reg7           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_datain_reg1            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_memory_reg0            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg0           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg1           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg2           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg3           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg4           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg5           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg6           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_address_reg7           ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a0~portb_re_reg                 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ram_block1a1~porta_memory_reg0            ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_bytena_reg0    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~porta_we_reg         ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_bytena_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~porta_we_reg        ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a10~portb_address_reg9  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_bytena_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~porta_we_reg        ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg0  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg1  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg10 ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg2  ;
; 2.146 ; 4.273        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ram_block1a12~portb_address_reg3  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 3.273 ; 4.273        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl  ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP         ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode    ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode   ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl ;
; 3.274 ; 4.274        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP        ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 4.273 ; 4.273        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk            ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                   ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk              ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk             ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk           ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                  ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                   ;
; 4.274 ; 4.274        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                     ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; unew|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.443 ; 0.443 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.443 ; 0.443 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_27   ; 4.681 ; 4.681 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 4.308 ; 4.308 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 4.681 ; 4.681 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 4.359 ; 4.359 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 4.606 ; 4.606 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 4.360 ; 4.360 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 4.300 ; 4.300 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 4.318 ; 4.318 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 4.077 ; 4.077 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 4.058 ; 4.058 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 4.089 ; 4.089 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 3.951 ; 3.951 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 4.290 ; 4.290 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 3.904 ; 3.904 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 4.048 ; 4.048 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 4.059 ; 4.059 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 3.916 ; 3.916 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 1.869 ; 1.869 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 1.648 ; 1.648 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 1.634 ; 1.634 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 1.865 ; 1.865 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 1.749 ; 1.749 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 1.780 ; 1.780 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 1.708 ; 1.708 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 1.545 ; 1.545 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 1.661 ; 1.661 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 1.838 ; 1.838 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 1.869 ; 1.869 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 1.677 ; 1.677 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 1.647 ; 1.647 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 1.825 ; 1.825 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 1.646 ; 1.646 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 1.777 ; 1.777 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 0.859 ; 0.859 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.275 ; -2.275 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.275 ; -2.275 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_27   ; -3.426 ; -3.426 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; -3.642 ; -3.642 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; -3.846 ; -3.846 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; -3.688 ; -3.688 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; -3.762 ; -3.762 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; -3.588 ; -3.588 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; -3.539 ; -3.539 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; -3.573 ; -3.573 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; -3.434 ; -3.434 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; -3.539 ; -3.539 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; -3.438 ; -3.438 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; -3.475 ; -3.475 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; -3.426 ; -3.426 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; -3.524 ; -3.524 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; -3.473 ; -3.473 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; -3.512 ; -3.512 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; -3.568 ; -3.568 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; -0.785 ; -0.785 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; -0.815 ; -0.815 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; -0.815 ; -0.815 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; -0.812 ; -0.812 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; -0.782 ; -0.782 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; -0.812 ; -0.812 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; -0.812 ; -0.812 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; -0.797 ; -0.797 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; -0.797 ; -0.797 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; -0.807 ; -0.807 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; -0.807 ; -0.807 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.887  ; 3.887  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.868  ; 4.868  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 3.939  ; 3.939  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_27   ; -0.087 ; -0.087 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; -0.087 ; -0.087 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; -0.217 ; -0.217 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; -0.149 ; -0.149 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; -0.208 ; -0.208 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; -0.301 ; -0.301 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; -0.267 ; -0.267 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; -0.251 ; -0.251 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; -0.116 ; -0.116 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; -0.093 ; -0.093 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; -0.097 ; -0.097 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; -0.117 ; -0.117 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; -0.113 ; -0.113 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_27   ; 0.075  ; 0.075  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_27   ; 0.089  ; 0.089  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_27   ; 0.045  ; 0.045  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ; -1.640 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_27   ; 0.014  ; 0.014  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_27   ; 0.072  ; 0.072  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_27   ; 0.062  ; 0.062  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_27   ; 0.038  ; 0.038  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_27   ; -0.087 ; -0.087 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ;        ; -1.640 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_27   ; 4.370  ; 4.370  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_27   ; 4.073  ; 4.073  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_27   ; 4.322  ; 4.322  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_27   ; 4.264  ; 4.264  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_27   ; 4.012  ; 4.012  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_27   ; 3.856  ; 3.856  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_27   ; 4.357  ; 4.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_27   ; 4.255  ; 4.255  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_27   ; 4.370  ; 4.370  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_27   ; 4.165  ; 4.165  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_27   ; 3.946  ; 3.946  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_27   ; 4.169  ; 4.169  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_27   ; 3.959  ; 3.959  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_27   ; 3.875  ; 3.875  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_27   ; 3.832  ; 3.832  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_27   ; 3.844  ; 3.844  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_27   ; 3.767  ; 3.767  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_27   ; 3.850  ; 3.850  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_27   ; 3.873  ; 3.873  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_27   ; 3.212  ; 3.212  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_27   ; 2.311  ; 2.311  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_27   ; 2.500  ; 2.500  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_27   ; 2.492  ; 2.492  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_27   ; 2.407  ; 2.407  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_27   ; 2.170  ; 2.170  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_27   ; 2.402  ; 2.402  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_27   ; 2.166  ; 2.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_27   ; 2.381  ; 2.381  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_27   ; 2.414  ; 2.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_27   ; 2.448  ; 2.448  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_27   ; 2.405  ; 2.405  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_27   ; 2.393  ; 2.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_27   ; 2.403  ; 2.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_27   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_27   ; 2.420  ; 2.420  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_27   ; 3.675  ; 3.675  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_27   ; 3.745  ; 3.745  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_27   ; 3.633  ; 3.633  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_27   ; 4.300  ; 4.300  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 2.586  ; 2.586  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 2.646  ; 2.646  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 2.367  ; 2.367  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 2.629  ; 2.629  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 2.458  ; 2.458  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 2.344  ; 2.344  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 2.507  ; 2.507  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 2.478  ; 2.478  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 2.505  ; 2.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 2.740  ; 2.740  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 2.712  ; 2.712  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_27   ; 2.510  ; 2.510  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_27   ; 2.521  ; 2.521  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_27   ; 3.287  ; 3.287  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_27   ; 2.764  ; 2.764  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_27   ; 4.206  ; 4.206  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_27   ; 3.987  ; 3.987  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_27   ; 4.157  ; 4.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_27   ; 4.058  ; 4.058  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_27   ; 4.094  ; 4.094  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_27   ; 3.957  ; 3.957  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_27   ; 4.124  ; 4.124  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_27   ; 4.118  ; 4.118  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_27   ; 4.193  ; 4.193  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_27   ; 4.033  ; 4.033  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_27   ; 3.981  ; 3.981  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_27   ; 3.959  ; 3.959  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_27   ; 4.115  ; 4.115  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_27   ; 3.910  ; 3.910  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_27   ; 4.206  ; 4.206  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_27   ; 4.004  ; 4.004  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_27   ; 4.012  ; 4.012  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_27   ; 3.108  ; 3.108  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_27   ; 3.130  ; 3.130  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_27   ; 3.078  ; 3.078  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_27   ; 3.147  ; 3.147  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.887  ; 3.887  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.887  ; 3.887  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.868  ; 4.868  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 3.939  ; 3.939  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_27   ; -0.523 ; -0.523 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; -0.346 ; -0.346 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; -0.342 ; -0.342 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; -0.319 ; -0.319 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; -0.486 ; -0.486 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; -0.501 ; -0.501 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; -0.401 ; -0.401 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; -0.523 ; -0.523 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; -0.392 ; -0.392 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; -0.375 ; -0.375 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; -0.373 ; -0.373 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; -0.253 ; -0.253 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; -0.385 ; -0.385 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_27   ; 0.075  ; 0.075  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_27   ; 0.089  ; 0.089  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_27   ; -0.333 ; -0.333 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ; -1.640 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_27   ; -0.085 ; -0.085 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_27   ; -0.083 ; -0.083 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_27   ; -0.319 ; -0.319 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_27   ; -0.113 ; -0.113 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_27   ; -0.458 ; -0.458 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ;        ; -1.640 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_27   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_27   ; 3.241  ; 3.241  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_27   ; 3.081  ; 3.081  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_27   ; 3.007  ; 3.007  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_27   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_27   ; 2.960  ; 2.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_27   ; 2.956  ; 2.956  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_27   ; 3.006  ; 3.006  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_27   ; 2.919  ; 2.919  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_27   ; 2.908  ; 2.908  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_27   ; 2.878  ; 2.878  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_27   ; 3.179  ; 3.179  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_27   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_27   ; 2.891  ; 2.891  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_27   ; 3.003  ; 3.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_27   ; 2.861  ; 2.861  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_27   ; 2.935  ; 2.935  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_27   ; 2.781  ; 2.781  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_27   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_27   ; 2.752  ; 2.752  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_27   ; 2.166  ; 2.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_27   ; 2.311  ; 2.311  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_27   ; 2.500  ; 2.500  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_27   ; 2.492  ; 2.492  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_27   ; 2.407  ; 2.407  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_27   ; 2.170  ; 2.170  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_27   ; 2.402  ; 2.402  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_27   ; 2.166  ; 2.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_27   ; 2.381  ; 2.381  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_27   ; 2.414  ; 2.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_27   ; 2.448  ; 2.448  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_27   ; 2.405  ; 2.405  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_27   ; 2.393  ; 2.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_27   ; 2.403  ; 2.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_27   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_27   ; 2.420  ; 2.420  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_27   ; 2.681  ; 2.681  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_27   ; 2.650  ; 2.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_27   ; 2.832  ; 2.832  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_27   ; 3.592  ; 3.592  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 2.215  ; 2.215  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 2.497  ; 2.497  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 2.352  ; 2.352  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 2.230  ; 2.230  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 2.215  ; 2.215  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 2.365  ; 2.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 2.351  ; 2.351  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 2.240  ; 2.240  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 2.376  ; 2.376  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 2.329  ; 2.329  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 2.391  ; 2.391  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 2.567  ; 2.567  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 2.397  ; 2.397  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_27   ; 2.359  ; 2.359  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_27   ; 2.372  ; 2.372  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_27   ; 2.854  ; 2.854  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_27   ; 2.533  ; 2.533  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_27   ; 2.277  ; 2.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_27   ; 2.639  ; 2.639  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_27   ; 2.283  ; 2.283  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_27   ; 2.277  ; 2.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_27   ; 2.541  ; 2.541  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_27   ; 2.579  ; 2.579  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_27   ; 2.653  ; 2.653  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_27   ; 2.436  ; 2.436  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_27   ; 2.645  ; 2.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_27   ; 2.630  ; 2.630  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_27   ; 2.881  ; 2.881  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_27   ; 2.834  ; 2.834  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_27   ; 2.680  ; 2.680  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_27   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_27   ; 2.564  ; 2.564  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_27   ; 2.539  ; 2.539  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_27   ; 2.716  ; 2.716  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_27   ; 2.510  ; 2.510  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_27   ; 2.859  ; 2.859  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_27   ; 2.473  ; 2.473  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_27   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 3.706 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 3.799 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 3.726 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 3.726 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 3.706 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 3.918 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 3.918 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 3.918 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 4.018 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 4.065 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 4.065 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 4.065 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 4.065 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 4.161 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 4.161 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 4.151 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 4.148 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 2.564 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 2.564 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 2.594 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 2.594 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 2.585 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 2.585 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 2.585 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 2.585 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 2.620 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 2.590 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 2.620 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 2.620 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 2.746 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 2.746 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 2.756 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 2.756 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 2.734 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 2.998 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 3.091 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 3.018 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 3.018 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 2.998 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 3.210 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 3.210 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 3.210 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 3.310 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 3.357 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 3.357 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 3.357 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 3.357 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 3.453 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 3.453 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 3.443 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 3.440 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 2.486 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 2.486 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 2.516 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 2.516 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 2.507 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 2.507 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 2.507 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 2.507 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 2.542 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 2.512 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 2.542 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 2.542 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 2.668 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 2.668 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 2.678 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 2.678 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 2.656 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 3.706     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 3.799     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 3.726     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 3.726     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 3.706     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 3.918     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 3.918     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 3.918     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 4.018     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 4.065     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 4.065     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 4.065     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 4.065     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 4.161     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 4.161     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 4.151     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 4.148     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 2.564     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 2.564     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 2.594     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 2.594     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 2.585     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 2.585     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 2.585     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 2.585     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 2.620     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 2.590     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 2.620     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 2.620     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 2.746     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 2.746     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 2.756     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 2.756     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 2.734     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_27   ; 2.998     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 3.091     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 3.018     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 3.018     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 2.998     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 3.210     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 3.210     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 3.210     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 3.310     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 3.357     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 3.357     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 3.357     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 3.357     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 3.453     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 3.453     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 3.443     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 3.440     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 2.486     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 2.486     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 2.516     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 2.516     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 2.507     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 2.507     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 2.507     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 2.507     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 2.542     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 2.512     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 2.542     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 2.542     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 2.668     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 2.668     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 2.678     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 2.678     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 2.656     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                  ; -4.655   ; 0.215 ; -6.232    ; 0.904   ; 1.893               ;
;  CLOCK_27                         ; N/A      ; N/A   ; N/A       ; N/A     ; 18.518              ;
;  CLOCK_50                         ; 13.874   ; 0.215 ; 13.357    ; 0.904   ; 9.000               ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A       ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; 3.507    ; 0.215 ; N/A       ; N/A     ; 3.273               ;
;  unew|altpll_component|pll|clk[1] ; 1.209    ; 0.215 ; 1.648     ; 0.972   ; 2.146               ;
;  unew|altpll_component|pll|clk[2] ; -4.655   ; 0.215 ; -6.232    ; 1.867   ; 1.893               ;
; Design-wide TNS                   ; -359.145 ; 0.0   ; -1492.551 ; 0.0     ; 0.0                 ;
;  CLOCK_27                         ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                         ; 0.000    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; 0.000    ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; -359.145 ; 0.000 ; -1492.551 ; 0.000   ; 0.000               ;
+-----------------------------------+----------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 6.302 ; 6.302 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 6.302 ; 6.302 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.438 ; 1.438 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.438 ; 1.438 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_27   ; 8.360 ; 8.360 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; 7.607 ; 7.607 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; 8.311 ; 8.311 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; 7.650 ; 7.650 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; 8.360 ; 8.360 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; 7.790 ; 7.790 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; 7.558 ; 7.558 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; 7.747 ; 7.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; 7.176 ; 7.176 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; 7.132 ; 7.132 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; 7.099 ; 7.099 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; 6.823 ; 6.823 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; 7.654 ; 7.654 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; 6.813 ; 6.813 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; 7.120 ; 7.120 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; 7.139 ; 7.139 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; 6.807 ; 6.807 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; 3.489 ; 3.489 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; 2.980 ; 2.980 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; 2.947 ; 2.947 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; 3.289 ; 3.289 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; 3.189 ; 3.189 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; 3.255 ; 3.255 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; 3.066 ; 3.066 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; 2.736 ; 2.736 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; 2.972 ; 2.972 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; 3.489 ; 3.489 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; 3.402 ; 3.402 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; 2.991 ; 2.991 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; 2.951 ; 2.951 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; 3.224 ; 3.224 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; 2.881 ; 2.881 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; 3.151 ; 3.151 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; 1.201 ; 1.201 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.275 ; -2.275 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.275 ; -2.275 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; CLOCK_50                         ;
; SRAM_DQ[*]   ; CLOCK_27   ; -3.426 ; -3.426 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_27   ; -3.642 ; -3.642 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_27   ; -3.846 ; -3.846 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_27   ; -3.688 ; -3.688 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_27   ; -3.762 ; -3.762 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_27   ; -3.588 ; -3.588 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_27   ; -3.539 ; -3.539 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_27   ; -3.573 ; -3.573 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_27   ; -3.434 ; -3.434 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_27   ; -3.539 ; -3.539 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_27   ; -3.438 ; -3.438 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_27   ; -3.475 ; -3.475 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_27   ; -3.426 ; -3.426 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_27   ; -3.524 ; -3.524 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_27   ; -3.473 ; -3.473 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_27   ; -3.512 ; -3.512 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_27   ; -3.568 ; -3.568 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_27   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_27   ; -0.785 ; -0.785 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_27   ; -0.815 ; -0.815 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_27   ; -0.815 ; -0.815 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_27   ; -0.788 ; -0.788 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_27   ; -0.812 ; -0.812 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_27   ; -0.782 ; -0.782 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_27   ; -0.812 ; -0.812 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_27   ; -0.812 ; -0.812 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_27   ; -0.797 ; -0.797 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_27   ; -0.797 ; -0.797 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_27   ; -0.807 ; -0.807 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_27   ; -0.807 ; -0.807 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_27   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.111 ; 10.111 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 7.324  ; 7.324  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 8.988  ; 8.988  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 10.111 ; 10.111 ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 7.315  ; 7.315  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 3.144  ; 3.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 3.144  ; 3.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 2.852  ; 2.852  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 2.986  ; 2.986  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 2.761  ; 2.761  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 2.584  ; 2.584  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 2.691  ; 2.691  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 2.698  ; 2.698  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 3.011  ; 3.011  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 3.039  ; 3.039  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 3.030  ; 3.030  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 2.992  ; 2.992  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 3.010  ; 3.010  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_27   ; 3.328  ; 3.328  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_27   ; 3.352  ; 3.352  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_27   ; 3.387  ; 3.387  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ; -0.181 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_27   ; 3.255  ; 3.255  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_27   ; 3.327  ; 3.327  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_27   ; 3.435  ; 3.435  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_27   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_27   ; 3.021  ; 3.021  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ;        ; -0.181 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_27   ; 9.152  ; 9.152  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_27   ; 8.521  ; 8.521  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_27   ; 9.029  ; 9.029  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_27   ; 8.948  ; 8.948  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_27   ; 8.341  ; 8.341  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_27   ; 7.973  ; 7.973  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_27   ; 9.121  ; 9.121  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_27   ; 8.927  ; 8.927  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_27   ; 9.152  ; 9.152  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_27   ; 8.732  ; 8.732  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_27   ; 8.287  ; 8.287  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_27   ; 8.736  ; 8.736  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_27   ; 8.312  ; 8.312  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_27   ; 8.124  ; 8.124  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_27   ; 7.985  ; 7.985  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_27   ; 8.048  ; 8.048  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_27   ; 7.864  ; 7.864  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_27   ; 8.046  ; 8.046  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_27   ; 8.086  ; 8.086  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_27   ; 6.669  ; 6.669  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_27   ; 5.000  ; 5.000  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_27   ; 4.558  ; 4.558  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_27   ; 4.944  ; 4.944  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_27   ; 4.960  ; 4.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_27   ; 4.799  ; 4.799  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_27   ; 4.293  ; 4.293  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_27   ; 4.806  ; 4.806  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_27   ; 4.286  ; 4.286  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_27   ; 4.774  ; 4.774  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_27   ; 4.804  ; 4.804  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_27   ; 4.863  ; 4.863  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_27   ; 5.000  ; 5.000  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_27   ; 4.758  ; 4.758  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_27   ; 4.771  ; 4.771  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_27   ; 4.858  ; 4.858  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_27   ; 4.820  ; 4.820  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_27   ; 7.685  ; 7.685  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_27   ; 7.810  ; 7.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_27   ; 7.521  ; 7.521  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_27   ; 9.019  ; 9.019  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 5.424  ; 5.424  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 5.551  ; 5.551  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 4.866  ; 4.866  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 5.409  ; 5.409  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 5.056  ; 5.056  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 4.868  ; 4.868  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 5.224  ; 5.224  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 5.135  ; 5.135  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 5.216  ; 5.216  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 5.648  ; 5.648  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 5.642  ; 5.642  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_27   ; 5.152  ; 5.152  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_27   ; 5.174  ; 5.174  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_27   ; 6.905  ; 6.905  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_27   ; 5.686  ; 5.686  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_27   ; 8.684  ; 8.684  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_27   ; 8.275  ; 8.275  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_27   ; 8.537  ; 8.537  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_27   ; 8.277  ; 8.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_27   ; 8.453  ; 8.453  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_27   ; 8.153  ; 8.153  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_27   ; 8.580  ; 8.580  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_27   ; 8.490  ; 8.490  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_27   ; 8.655  ; 8.655  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_27   ; 8.342  ; 8.342  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_27   ; 8.155  ; 8.155  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_27   ; 8.174  ; 8.174  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_27   ; 8.537  ; 8.537  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_27   ; 8.042  ; 8.042  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_27   ; 8.684  ; 8.684  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_27   ; 8.214  ; 8.214  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_27   ; 8.325  ; 8.325  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_27   ; 6.295  ; 6.295  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_27   ; 6.541  ; 6.541  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_27   ; 6.270  ; 6.270  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_27   ; 6.529  ; 6.529  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.887  ; 3.887  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 3.887  ; 3.887  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.868  ; 4.868  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 3.939  ; 3.939  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_27   ; -0.523 ; -0.523 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; -0.346 ; -0.346 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; -0.342 ; -0.342 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; -0.319 ; -0.319 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; -0.486 ; -0.486 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; -0.501 ; -0.501 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; -0.401 ; -0.401 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; -0.523 ; -0.523 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; -0.392 ; -0.392 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; -0.375 ; -0.375 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; -0.373 ; -0.373 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; -0.253 ; -0.253 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; -0.385 ; -0.385 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_27   ; 0.075  ; 0.075  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_27   ; 0.089  ; 0.089  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_27   ; -0.333 ; -0.333 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ; -1.640 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_27   ; -0.085 ; -0.085 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_27   ; -0.083 ; -0.083 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_27   ; -0.319 ; -0.319 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_27   ; -0.113 ; -0.113 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_27   ; -0.458 ; -0.458 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_27   ;        ; -1.640 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_27   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_27   ; 3.241  ; 3.241  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_27   ; 3.081  ; 3.081  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_27   ; 3.007  ; 3.007  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_27   ; 2.651  ; 2.651  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_27   ; 2.960  ; 2.960  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_27   ; 2.956  ; 2.956  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_27   ; 3.006  ; 3.006  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_27   ; 2.919  ; 2.919  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_27   ; 2.908  ; 2.908  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_27   ; 2.878  ; 2.878  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_27   ; 3.179  ; 3.179  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_27   ; 2.890  ; 2.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_27   ; 2.891  ; 2.891  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_27   ; 3.003  ; 3.003  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_27   ; 2.861  ; 2.861  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_27   ; 2.935  ; 2.935  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_27   ; 2.781  ; 2.781  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_27   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_27   ; 2.752  ; 2.752  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_27   ; 2.166  ; 2.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_27   ; 2.311  ; 2.311  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_27   ; 2.500  ; 2.500  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_27   ; 2.492  ; 2.492  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_27   ; 2.407  ; 2.407  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_27   ; 2.170  ; 2.170  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_27   ; 2.402  ; 2.402  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_27   ; 2.166  ; 2.166  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_27   ; 2.381  ; 2.381  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_27   ; 2.414  ; 2.414  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_27   ; 2.448  ; 2.448  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_27   ; 2.514  ; 2.514  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_27   ; 2.405  ; 2.405  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_27   ; 2.393  ; 2.393  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_27   ; 2.403  ; 2.403  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_27   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_27   ; 2.420  ; 2.420  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_27   ; 2.681  ; 2.681  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_27   ; 2.650  ; 2.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_27   ; 2.832  ; 2.832  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_27   ; 3.592  ; 3.592  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_27   ; 2.215  ; 2.215  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_27   ; 2.497  ; 2.497  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_27   ; 2.352  ; 2.352  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_27   ; 2.230  ; 2.230  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_27   ; 2.215  ; 2.215  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_27   ; 2.365  ; 2.365  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_27   ; 2.351  ; 2.351  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_27   ; 2.240  ; 2.240  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_27   ; 2.376  ; 2.376  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_27   ; 2.329  ; 2.329  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_27   ; 2.391  ; 2.391  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_27   ; 2.567  ; 2.567  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_27   ; 2.397  ; 2.397  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_27   ; 2.359  ; 2.359  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_27   ; 2.372  ; 2.372  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_27   ; 2.854  ; 2.854  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_27   ; 2.533  ; 2.533  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_27   ; 2.277  ; 2.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_27   ; 2.639  ; 2.639  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_27   ; 2.283  ; 2.283  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_27   ; 2.277  ; 2.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_27   ; 2.541  ; 2.541  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_27   ; 2.579  ; 2.579  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_27   ; 2.653  ; 2.653  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_27   ; 2.436  ; 2.436  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_27   ; 2.645  ; 2.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_27   ; 2.630  ; 2.630  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_27   ; 2.881  ; 2.881  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_27   ; 2.834  ; 2.834  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_27   ; 2.680  ; 2.680  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_27   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_27   ; 2.564  ; 2.564  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_27   ; 2.539  ; 2.539  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_27   ; 2.716  ; 2.716  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_27   ; 2.510  ; 2.510  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_27   ; 2.859  ; 2.859  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_27   ; 2.473  ; 2.473  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_27   ; 2.727  ; 2.727  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3349     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 309456   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 139      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 33092    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3349     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 309456   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 139      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 33092    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 519      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 6672     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 286      ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 519      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 6672     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 252      ; 0        ; 2        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 286      ; 30       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 54    ; 54   ;
; Unconstrained Input Port Paths  ; 201   ; 201  ;
; Unconstrained Output Ports      ; 180   ; 180  ;
; Unconstrained Output Port Paths ; 975   ; 975  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat May 04 19:37:39 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 13 -phase -127.50 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 13 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 13 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.655
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.655      -359.145 unew|altpll_component|pll|clk[2] 
    Info:     1.209         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.507         0.000 unew|altpll_component|pll|clk[0] 
    Info:    13.874         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 CLOCK_50 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is -6.232
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.232     -1492.551 unew|altpll_component|pll|clk[2] 
    Info:     1.648         0.000 unew|altpll_component|pll|clk[1] 
    Info:    13.357         0.000 CLOCK_50 
Info: Worst-case removal slack is 1.457
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.457         0.000 CLOCK_50 
    Info:     1.728         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.795         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 1.893
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.893         0.000 unew|altpll_component|pll|clk[2] 
    Info:     2.146         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.273         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    18.518         0.000 CLOCK_27 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.754
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.754      -214.093 unew|altpll_component|pll|clk[2] 
    Info:     2.936         0.000 unew|altpll_component|pll|clk[1] 
    Info:     4.583         0.000 unew|altpll_component|pll|clk[0] 
    Info:    17.206         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 CLOCK_50 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is -3.918
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.918      -932.346 unew|altpll_component|pll|clk[2] 
    Info:     2.672         0.000 unew|altpll_component|pll|clk[1] 
    Info:    16.430         0.000 CLOCK_50 
Info: Worst-case removal slack is 0.904
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.904         0.000 CLOCK_50 
    Info:     0.972         0.000 unew|altpll_component|pll|clk[1] 
    Info:     1.867         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 1.893
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.893         0.000 unew|altpll_component|pll|clk[2] 
    Info:     2.146         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.273         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    18.518         0.000 CLOCK_27 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Sat May 04 19:38:04 2013
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:12


