
*** Running vivado
    with args -log nexysa7fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexysa7fpga.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 11 22:18:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source nexysa7fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 506.262 ; gain = 201.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top nexysa7fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14932
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.750 ; gain = 447.227
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clkPWM', assumed default net type 'wire' [A:/ECE544_GitHub/ece544_Proj1/hdl/nexysa7fpga.v:68]
INFO: [Synth 8-6157] synthesizing module 'nexysa7fpga' [A:/ECE544_GitHub/ece544_Proj1/hdl/nexysa7fpga.v:12]
INFO: [Synth 8-6157] synthesizing module 'embsys' [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_mcs_0_0' [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/.Xil/Vivado-10380-DESKTOP-BFRN34B/realtime/embsys_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_mcs_0_0' (0#1) [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/.Xil/Vivado-10380-DESKTOP-BFRN34B/realtime/embsys_microblaze_mcs_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_proc_sys_reset_0_0' [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/.Xil/Vivado-10380-DESKTOP-BFRN34B/realtime/embsys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_proc_sys_reset_0_0' (0#1) [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/.Xil/Vivado-10380-DESKTOP-BFRN34B/realtime/embsys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:71]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:71]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:71]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'embsys_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:71]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'embsys_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:71]
INFO: [Synth 8-6157] synthesizing module 'embsys_rgbPWM_0_0' [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/.Xil/Vivado-10380-DESKTOP-BFRN34B/realtime/embsys_rgbPWM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_rgbPWM_0_0' (0#1) [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/.Xil/Vivado-10380-DESKTOP-BFRN34B/realtime/embsys_rgbPWM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys' (0#1) [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6155] done synthesizing module 'nexysa7fpga' (0#1) [A:/ECE544_GitHub/ece544_Proj1/hdl/nexysa7fpga.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1513.570 ; gain = 560.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1513.570 ; gain = 560.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1513.570 ; gain = 560.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1513.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_mcs_0_0/embsys_microblaze_mcs_0_0/embsys_microblaze_mcs_0_0_in_context.xdc] for cell 'embsys_i/microblaze_mcs_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/ip/embsys_microblaze_mcs_0_0/embsys_microblaze_mcs_0_0/embsys_microblaze_mcs_0_0_in_context.xdc] for cell 'embsys_i/microblaze_mcs_0'
Parsing XDC File [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/ip/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0_in_context.xdc] for cell 'embsys_i/rgbPWM_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/ip/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0_in_context.xdc] for cell 'embsys_i/rgbPWM_0'
Parsing XDC File [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0_in_context.xdc] for cell 'embsys_i/proc_sys_reset_0'
Finished Parsing XDC File [a:/ECE544_GitHub/ece544_Proj1/project_1/project_1.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0_in_context.xdc] for cell 'embsys_i/proc_sys_reset_0'
Parsing XDC File [A:/ECE544_GitHub/ece544_Proj1/constraints/nexysA7fpga.xdc]
Finished Parsing XDC File [A:/ECE544_GitHub/ece544_Proj1/constraints/nexysA7fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [A:/ECE544_GitHub/ece544_Proj1/constraints/nexysA7fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexysa7fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexysa7fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1537.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/microblaze_mcs_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/rgbPWM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for embsys_i/proc_sys_reset_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |embsys_microblaze_mcs_0_0 |         1|
|2     |embsys_proc_sys_reset_0_0 |         1|
|3     |embsys_rgbPWM_0_0         |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |embsys_microblaze_mcs_0 |     1|
|2     |embsys_proc_sys_reset_0 |     1|
|3     |embsys_rgbPWM_0         |     1|
|4     |IBUF                    |    23|
|5     |OBUF                    |    23|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.367 ; gain = 560.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.367 ; gain = 583.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 97f7d33
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1537.367 ; gain = 1018.656
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/ECE544_GitHub/ece544_Proj1/project_1/project_1.runs/synth_1/nexysa7fpga.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file nexysa7fpga_utilization_synth.rpt -pb nexysa7fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 22:19:31 2025...
