--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.650ns.
--------------------------------------------------------------------------------
Slack:                  16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.687 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y33.D5      net (fanout=2)        1.695   M_reset_cond_out
    SLICE_X17Y33.D       Tilo                  0.259   M_ctr_q_FSM_FFd2
                                                       counter/M_bbResetEdge_out_01
    SLICE_X17Y34.SR      net (fanout=2)        0.562   counter/M_bbResetEdge_out_0
    SLICE_X17Y34.CLK     Tsrck                 0.468   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.303ns logic, 2.257ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.688 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y33.D5      net (fanout=2)        1.695   M_reset_cond_out
    SLICE_X17Y33.D       Tilo                  0.259   M_ctr_q_FSM_FFd2
                                                       counter/M_bbResetEdge_out_01
    SLICE_X17Y33.C6      net (fanout=2)        0.149   counter/M_bbResetEdge_out_0
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.208ns logic, 1.844ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/bbResetSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/bbResetSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/bbResetSync/M_pipe_q_2
    SLICE_X17Y33.D2      net (fanout=2)        0.921   counter/M_bbResetSync_out
    SLICE_X17Y33.D       Tilo                  0.259   M_ctr_q_FSM_FFd2
                                                       counter/M_bbResetEdge_out_01
    SLICE_X17Y34.SR      net (fanout=2)        0.562   counter/M_bbResetEdge_out_0
    SLICE_X17Y34.CLK     Tsrck                 0.468   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.252ns logic, 1.483ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  17.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          pinSwitchMod/M_pinSwitchBuff_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.687 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to pinSwitchMod/M_pinSwitchBuff_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y33.D4      net (fanout=2)        1.685   M_reset_cond_out
    SLICE_X14Y33.CLK     Tas                   0.349   M_pinSwitchMod_pinSwitchData[0]
                                                       pinSwitchMod/M_pinSwitchBuff_q_0_rstpot1
                                                       pinSwitchMod/M_pinSwitchBuff_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.610ns (0.925ns logic, 1.685ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/bbResetEdge/M_last_q (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/bbResetEdge/M_last_q to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_ctr_q_FSM_FFd2
                                                       counter/bbResetEdge/M_last_q
    SLICE_X17Y33.D4      net (fanout=1)        0.916   counter/M_last_q
    SLICE_X17Y33.D       Tilo                  0.259   M_ctr_q_FSM_FFd2
                                                       counter/M_bbResetEdge_out_01
    SLICE_X17Y34.SR      net (fanout=2)        0.562   counter/M_bbResetEdge_out_0
    SLICE_X17Y34.CLK     Tsrck                 0.468   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (1.157ns logic, 1.478ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  17.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/bbResetSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/bbResetSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/bbResetSync/M_pipe_q_2
    SLICE_X17Y33.D2      net (fanout=2)        0.921   counter/M_bbResetSync_out
    SLICE_X17Y33.D       Tilo                  0.259   M_ctr_q_FSM_FFd2
                                                       counter/M_bbResetEdge_out_01
    SLICE_X17Y33.C6      net (fanout=2)        0.149   counter/M_bbResetEdge_out_0
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (1.157ns logic, 1.070ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  17.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/bbResetEdge/M_last_q (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/bbResetEdge/M_last_q to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_ctr_q_FSM_FFd2
                                                       counter/bbResetEdge/M_last_q
    SLICE_X17Y33.D4      net (fanout=1)        0.916   counter/M_last_q
    SLICE_X17Y33.D       Tilo                  0.259   M_ctr_q_FSM_FFd2
                                                       counter/M_bbResetEdge_out_01
    SLICE_X17Y33.C6      net (fanout=2)        0.149   counter/M_bbResetEdge_out_0
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (1.062ns logic, 1.065ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  18.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/arcDetTripSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/arcDetTripSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/arcDetTripSync/M_pipe_q_2
    SLICE_X17Y33.C1      net (fanout=2)        0.970   counter/M_arcDetTripSync_out
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.898ns logic, 0.970ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  18.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pinSwitchMod/bbPinSwitchSync/M_pipe_q_2 (FF)
  Destination:          pinSwitchMod/M_pinSwitchBuff_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pinSwitchMod/bbPinSwitchSync/M_pipe_q_2 to pinSwitchMod/M_pinSwitchBuff_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       pinSwitchMod/bbPinSwitchSync/M_pipe_q_2
    SLICE_X14Y33.D1      net (fanout=1)        0.943   pinSwitchMod/M_bbPinSwitchSync_out
    SLICE_X14Y33.CLK     Tas                   0.349   M_pinSwitchMod_pinSwitchData[0]
                                                       pinSwitchMod/M_pinSwitchBuff_q_0_rstpot1
                                                       pinSwitchMod/M_pinSwitchBuff_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.874ns logic, 0.943ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  18.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/reflPowTripSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/reflPowTripSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AMUX    Tshcko                0.576   counter/M_arcDetTripSync_out
                                                       counter/reflPowTripSync/M_pipe_q_2
    SLICE_X17Y33.C3      net (fanout=1)        0.821   counter/M_reflPowTripSync_out
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.949ns logic, 0.821ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  18.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/arcDetTripSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/arcDetTripSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/arcDetTripSync/M_pipe_q_2
    SLICE_X17Y34.D1      net (fanout=2)        0.727   counter/M_arcDetTripSync_out
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1-In11
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.898ns logic, 0.727ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  18.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_0 (FF)
  Destination:          reset_cond/M_stage_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_0 to reset_cond/M_stage_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_0
    SLICE_X8Y19.BX       net (fanout=1)        0.965   reset_cond/M_stage_q[0]
    SLICE_X8Y19.CLK      Tdick                 0.085   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.610ns logic, 0.965ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  18.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_ctr_q_FSM_FFd2 (FF)
  Destination:          pinSwitchMod/M_pinSwitchBuff_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_ctr_q_FSM_FFd2 to pinSwitchMod/M_pinSwitchBuff_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2
    SLICE_X14Y33.D2      net (fanout=6)        0.777   M_ctr_q_FSM_FFd2
    SLICE_X14Y33.CLK     Tas                   0.349   M_pinSwitchMod_pinSwitchData[0]
                                                       pinSwitchMod/M_pinSwitchBuff_q_0_rstpot1
                                                       pinSwitchMod/M_pinSwitchBuff_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.779ns logic, 0.777ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  18.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_ctr_q_FSM_FFd1 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_ctr_q_FSM_FFd1 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.DQ      Tcko                  0.430   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1
    SLICE_X17Y33.C2      net (fanout=7)        0.758   M_ctr_q_FSM_FFd1
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.803ns logic, 0.758ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  18.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_ctr_q_FSM_FFd2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_ctr_q_FSM_FFd2 to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2
    SLICE_X17Y34.D3      net (fanout=6)        0.601   M_ctr_q_FSM_FFd2
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1-In11
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.803ns logic, 0.601ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  18.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/aftArcTripSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/aftArcTripSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/aftArcTripSync/M_pipe_q_2
    SLICE_X17Y34.D4      net (fanout=2)        0.484   counter/M_aftArcTripSync_out
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1-In11
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.898ns logic, 0.484ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack:                  18.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_ctr_q_FSM_FFd1 (FF)
  Destination:          pinSwitchMod/M_pinSwitchBuff_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_ctr_q_FSM_FFd1 to pinSwitchMod/M_pinSwitchBuff_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.DQ      Tcko                  0.430   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1
    SLICE_X14Y33.D6      net (fanout=7)        0.575   M_ctr_q_FSM_FFd1
    SLICE_X14Y33.CLK     Tas                   0.349   M_pinSwitchMod_pinSwitchData[0]
                                                       pinSwitchMod/M_pinSwitchBuff_q_0_rstpot1
                                                       pinSwitchMod/M_pinSwitchBuff_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.779ns logic, 0.575ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  18.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_1 (FF)
  Destination:          reset_cond/M_stage_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_1 to reset_cond/M_stage_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_1
    SLICE_X8Y19.CX       net (fanout=1)        0.692   reset_cond/M_stage_q[1]
    SLICE_X8Y19.CLK      Tdick                 0.085   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.610ns logic, 0.692ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  18.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_ctr_q_FSM_FFd1 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_ctr_q_FSM_FFd1 to counter/M_ctr_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.DQ      Tcko                  0.430   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1
    SLICE_X17Y34.D5      net (fanout=7)        0.484   M_ctr_q_FSM_FFd1
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_FSM_FFd1
                                                       counter/M_ctr_q_FSM_FFd1-In11
                                                       counter/M_ctr_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.803ns logic, 0.484ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  18.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/aftArcTripSync/M_pipe_q_2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/aftArcTripSync/M_pipe_q_2 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/aftArcTripSync/M_pipe_q_2
    SLICE_X17Y33.C4      net (fanout=2)        0.330   counter/M_aftArcTripSync_out
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.898ns logic, 0.330ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack:                  18.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/bbResetSync/M_pipe_q_2 (FF)
  Destination:          counter/bbResetEdge/M_last_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/bbResetSync/M_pipe_q_2 to counter/bbResetEdge/M_last_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.525   counter/M_arcDetTripSync_out
                                                       counter/bbResetSync/M_pipe_q_2
    SLICE_X17Y33.AX      net (fanout=2)        0.449   counter/M_bbResetSync_out
    SLICE_X17Y33.CLK     Tdick                 0.114   M_ctr_q_FSM_FFd2
                                                       counter/bbResetEdge/M_last_q
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.639ns logic, 0.449ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  18.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_2 (FF)
  Destination:          reset_cond/M_stage_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_2 to reset_cond/M_stage_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.CQ       Tcko                  0.525   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_2
    SLICE_X8Y19.A4       net (fanout=1)        0.313   reset_cond/M_stage_q[2]
    SLICE_X8Y19.CLK      Tas                   0.200   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q[2]_rt
                                                       reset_cond/M_stage_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.725ns logic, 0.313ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack:                  18.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/M_ctr_q_FSM_FFd2 (FF)
  Destination:          counter/M_ctr_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/M_ctr_q_FSM_FFd2 to counter/M_ctr_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2
    SLICE_X17Y33.C5      net (fanout=6)        0.227   M_ctr_q_FSM_FFd2
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_FSM_FFd2
                                                       counter/M_ctr_q_FSM_FFd2_rstpot
                                                       counter/M_ctr_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.803ns logic, 0.227ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/reflPowTripSync/Mshreg_M_pipe_q_2/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: pinSwitchMod/bbPinSwitchSync/Mshreg_M_pipe_q_2/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/aftArcTripSync/Mshreg_M_pipe_q_2/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/bbResetSync/Mshreg_M_pipe_q_2/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/arcDetTripSync/Mshreg_M_pipe_q_2/CLK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y19.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/reflPowTripSync/M_pipe_q_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: pinSwitchMod/bbPinSwitchSync/M_pipe_q_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/aftArcTripSync/M_pipe_q_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/bbResetSync/M_pipe_q_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter/M_arcDetTripSync_out/CLK
  Logical resource: counter/arcDetTripSync/M_pipe_q_2/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_pinSwitchMod_pinSwitchData[0]/CLK
  Logical resource: pinSwitchMod/M_pinSwitchBuff_q_0/CK
  Location pin: SLICE_X14Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_FSM_FFd2/CLK
  Logical resource: counter/bbResetEdge/M_last_q/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_FSM_FFd2/CLK
  Logical resource: counter/M_ctr_q_FSM_FFd2/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_FSM_FFd1/CLK
  Logical resource: counter/M_ctr_q_FSM_FFd1/CK
  Location pin: SLICE_X17Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.650|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23 paths, 0 nets, and 28 connections

Design statistics:
   Minimum period:   3.650ns{1}   (Maximum frequency: 273.973MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 31 11:37:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



