

================================================================
== Vivado HLS Report for 'divide'
================================================================
* Date:           Sun Mar 10 22:12:35 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        divide
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.927 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      58|      23|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      44|    -|
|Register         |        -|      -|       8|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      66|      67|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |divide_udiv_4ns_4bkb_U1  |divide_udiv_4ns_4bkb  |        0|      0|  58|  23|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |Total                    |                      |        0|      0|  58|  23|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    divide    | return value |
|A_V              |  in |    4|   ap_none  |      A_V     |    scalar    |
|B_V              |  in |    4|   ap_none  |      B_V     |    scalar    |
|result_V         | out |    8|   ap_vld   |   result_V   |    pointer   |
|result_V_ap_vld  | out |    1|   ap_vld   |   result_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%B_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %B_V)" [4_bit_adder/divide.cpp:2]   --->   Operation 9 'read' 'B_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%A_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %A_V)" [4_bit_adder/divide.cpp:2]   --->   Operation 10 'read' 'A_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [8/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 11 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 12 [7/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 12 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 13 [6/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 13 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 14 [5/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 14 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.92>
ST_5 : Operation 15 [4/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 15 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.92>
ST_6 : Operation 16 [3/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 16 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.92>
ST_7 : Operation 17 [2/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 17 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.92>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %A_V), !map !30"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %B_V), !map !36"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %result_V), !map !40"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @divide_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/8] (1.92ns)   --->   "%ret_V = udiv i4 %A_V_read, %B_V_read" [4_bit_adder/divide.cpp:3]   --->   Operation 22 'udiv' 'ret_V' <Predicate = true> <Delay = 1.92> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 4> <Delay = 1.92> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %ret_V to i8" [4_bit_adder/divide.cpp:3]   --->   Operation 23 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %result_V, i8 %zext_ln209)" [4_bit_adder/divide.cpp:3]   --->   Operation 24 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [4_bit_adder/divide.cpp:4]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_V_read          (read         ) [ 001111111]
A_V_read          (read         ) [ 001111111]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000]
ret_V             (udiv         ) [ 000000000]
zext_ln209        (zext         ) [ 000000000]
write_ln3         (write        ) [ 000000000]
ret_ln4           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="divide_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="B_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="4" slack="0"/>
<pin id="18" dir="0" index="1" bw="4" slack="0"/>
<pin id="19" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="A_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="4" slack="0"/>
<pin id="24" dir="0" index="1" bw="4" slack="0"/>
<pin id="25" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="write_ln3_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="0" index="2" bw="4" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln3/8 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="4" slack="0"/>
<pin id="37" dir="0" index="1" bw="4" slack="0"/>
<pin id="38" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="zext_ln209_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="0"/>
<pin id="43" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/8 "/>
</bind>
</comp>

<comp id="46" class="1005" name="B_V_read_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="1"/>
<pin id="48" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_V_read "/>
</bind>
</comp>

<comp id="51" class="1005" name="A_V_read_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="1"/>
<pin id="53" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="22" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="16" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="44"><net_src comp="35" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="45"><net_src comp="41" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="49"><net_src comp="16" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="50"><net_src comp="46" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="54"><net_src comp="22" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="55"><net_src comp="51" pin="1"/><net_sink comp="35" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V | {8 }
 - Input state : 
	Port: divide : A_V | {1 }
	Port: divide : B_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		zext_ln209 : 1
		write_ln3 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   udiv   |       grp_fu_35       |    58   |    23   |
|----------|-----------------------|---------|---------|
|   read   |  B_V_read_read_fu_16  |    0    |    0    |
|          |  A_V_read_read_fu_22  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln3_write_fu_28 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln209_fu_41   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    58   |    23   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|A_V_read_reg_51|    4   |
|B_V_read_reg_46|    4   |
+---------------+--------+
|     Total     |    8   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_35 |  p0  |   2  |   4  |    8   ||    9    |
| grp_fu_35 |  p1  |   2  |   4  |    8   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   16   ||  2.366  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   58   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   66   |   41   |
+-----------+--------+--------+--------+
