<?xml version="1.0" ?>
<rvx>
  <dec_ip>
    <name>fsd</name>
    <hdl_name>FSD</hdl_name>
    <signal>
      <name>xa_p0</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xa_n0</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_clk_0</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_clk_0_pair</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>led_list</name>
      <width type="text">(1)*(1)</width>
      <port>output</port>
    </signal>
    <signal>
      <name>gpio0</name>
      <width type="dec">1</width>
      <port>inout</port>
      <role>sender</role>
      <sync/>
      <init/>
    </signal>
    <signal>
      <name>pjtag_rtck</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtrstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtms</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtdi</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtdo</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>printf_tx</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>printf_rx</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <included_port_dec>slow_dram_cell_port_dec</included_port_dec>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <top_module/>
    <has_user_region/>
    <user_dependent/>
  </dec_ip>
</rvx>
