// Seed: 1031858362
module module_0;
  assign module_3.type_1 = 0;
  rpmos (id_1, -1, 1);
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2
);
  wire id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_6;
  wire id_7;
endmodule
module module_2;
  assign id_1 = id_1 == id_1;
  localparam id_2 = ($realtime);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3, id_4;
  id_5(
      id_5
  );
  wire id_6;
endmodule
module module_3 (
    input  wor   id_0,
    input  logic id_1,
    input  tri0  id_2,
    output logic id_3
);
  wire id_5;
  always begin : LABEL_0
    id_3 <= id_1;
    if (id_1) begin : LABEL_0
      @(posedge -1 or posedge (-1)) id_3 = id_1;
      begin : LABEL_0
        id_3 <= 1;
      end
    end
  end
  module_0 modCall_1 ();
endmodule
