# ðŸ’¡2022ë…„ 2í•™ê¸° ê³ ê¸‰ìžë£Œêµ¬ì¡° ê³¼ì œ

SIC, SIC/XE
: Hypotheticalí•œ ì»´í“¨í„°ë¡œ ì‹¤ì œ ì»´í“¨í„° ëª…ë ¹ì–´ë¥¼ ë‹¨ìˆœí™”í•œ ê²ƒ

8 bits = 1 byte  
3 consecutive Bytes = 1 Word  
Wordë¥¼ êµ¬ì„±í•˜ëŠ”Â 3ë°”ì´íŠ¸ ì¤‘ ìµœí•˜ìœ„ ë°”ì´íŠ¸ì˜ ìœ„ì¹˜ -> address ì§€ì •

## ðŸŒŸArchitecture of SIC(Simplified Instructional Computer)

### ðŸ“˜Architecture of SIC - Register(A, X, L, PC, SW)

A: Used for basic arithmetic operations (Accumulator register)
X: Stores and calculates addresses (indeX register)
L: Used for jumping to specific memory addresses and storing return register (Linkage register)
-> SIC does not have a stack
PC: Contains the address of th next instruction to execute (Program Counter)
SW: Contains a variety of information, such as carry or flags... (Status Word register)

### ðŸ“˜Architecture of SIC - Data formats(Character, Integer)

SIC -> Floating-point number -> ì§€ì› x / SIC/XE -> Floating-point number -> ì§€ì› o
Character: 8 bits (ASCII)
Interger: 24 bits (Management with binary numbers)
negative: expression of 2's complement

### ðŸ“˜Architecture of SIC - Instruction formats, Addressing mode

Instruction formats: 24bits
8 bits opcode + 1 bit X + 15 bits Address
Opcode: What command to give
X: flag (Index-Address mode) 1 -> Index-Address mode, 0 -> Direct address
Address: Direct address = Direct address
		 Index-Address = Address + X (Address of index register)
		 
### ðŸŒŸInstruction of SIC

#### ðŸ“˜Load & Store Instructions

- `LDA Î±`: Loads the value of Î± into the A register.
- `LDX Î²`: Loads the value of Î² into the X register.
- `STA Î³`: Stores the value of the A register into Î³.
- `STX Î´`: Stores the value of the X register into Î´.

Note: Registers are 24 bits wide. To store a byte (8 bits), the leftmost 16 bits are truncated.

#### ðŸ“˜Arithmetic & Logic Operations

- `ADD Î±`: Adds the value of Î± to the A register.
- `SUB Î±`: Subtracts the value of Î± from the A register.
- `MUL Î±`: Multiplies the A register by Î±.
- `DIV Î±`: Divides the A register by Î±.
- `AND Î²`: Performs a bitwise AND with the A register and Î².
- `OR Î³`: Performs a bitwise OR with the A register and Î³.

#### ðŸ“˜Comparison Instructions

- `COMP Î±`: Sets the condition code (CC) based on the comparison of the A register with Î±.
- `TIX`: Increments the X register by 1 and compares it with Î±, setting the condition code (CC) accordingly.

#### ðŸ“˜Conditional Jumps

- `J Î±`: Jumps to the address specified by Î±.
- `JLT Î²`: Jumps to the address specified by Î² if CC is set to less than (<).
- `JGT Î³`: Jumps to the address specified by Î³ if CC is set to greater than (>).
- `JEQ Î´`: Jumps to the address specified by Î´ if CC is set to equal (==).

#### ðŸ“˜Subroutine Linkage

- `JSUB READ`: Saves the current Program Counter (PC) to the Linkage register (L) for return and jumps to the subroutine at address READ.
- `RSUB`: Returns from the subroutine by restoring the PC from the Linkage register (L).

#### ðŸ“˜I/O
The following commands are used for interacting with the INDEV (Input Device)

- `TD INDEV`: Tests the INDEV device and sets the condition code (CC).
  - `<`: Indicates that the device is ready.
  - `=`: Indicates that the device isn't ready.

- `RD INDEV`: Reads a 1-byte value from the INDEV and stores it in the rightmost byte of the accumulator (A).

- `WD INDEV`: Writes the value of the rightmost byte of the accumulator (A) as 1 byte to the INDEV.

### ðŸ“˜Data Definition Instructions

- `BYTE`: Defines a byte of data, either as a character constant or hexadecimal constant.
- `WORD`: Defines a word-sized integer constant.
- `RESB`: Reserves the specified number of bytes.
- `RESW`: Reserves the specified number of words.

#### Examples

- `ALPHA RESW 1`: Reserves space for 1 word.
- `FIVE WORD 5`: Defines a word with the value of 5.
- `CHARZ BYTE C'Z'`: Defines a byte with the character constant 'Z'.
- `C1 RESB 1`: Reserves space for 1 byte.
