{
  "sha": "f1ca32150cbc83e15a2002d3543f5dd7256ad248",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZjFjYTMyMTUwY2JjODNlMTVhMjAwMmQzNTQzZjVkZDcyNTZhZDI0OA==",
  "commit": {
    "author": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-05-01T19:54:33Z"
    },
    "committer": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-05-01T20:25:02Z"
    },
    "message": "sim: aarch64: use PRIx64 for formatting 64-bit types\n\nWe can't assume that %lx is big enough for 64-bit types as it isn't on\nmost 32-bit builds.  Use the standard format define for this instead.",
    "tree": {
      "sha": "5da2c4fd8ab89efcbe54a34d85c6eaf25a15a752",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/5da2c4fd8ab89efcbe54a34d85c6eaf25a15a752"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/f1ca32150cbc83e15a2002d3543f5dd7256ad248",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/f1ca32150cbc83e15a2002d3543f5dd7256ad248",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/f1ca32150cbc83e15a2002d3543f5dd7256ad248",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/f1ca32150cbc83e15a2002d3543f5dd7256ad248/comments",
  "author": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "ce2248135a651d313f87d838e965477b5e4d6131",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/ce2248135a651d313f87d838e965477b5e4d6131",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/ce2248135a651d313f87d838e965477b5e4d6131"
    }
  ],
  "stats": {
    "total": 17,
    "additions": 12,
    "deletions": 5
  },
  "files": [
    {
      "sha": "81b878fa1451ce7ad4aff602ead5e8f9e140af6e",
      "filename": "sim/aarch64/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/f1ca32150cbc83e15a2002d3543f5dd7256ad248/sim/aarch64/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/f1ca32150cbc83e15a2002d3543f5dd7256ad248/sim/aarch64/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/aarch64/ChangeLog?ref=f1ca32150cbc83e15a2002d3543f5dd7256ad248",
      "patch": "@@ -1,3 +1,9 @@\n+2021-05-01  Mike Frysinger  <vapier@gentoo.org>\n+\n+\t* cpustate.c (aarch64_set_FP_float): Change lx to PRIx64.\n+\t(aarch64_set_FP_double, aarch64_set_FP_long_double,\n+\taarch64_set_vec_u64, aarch64_set_vec_s64): Likewise.\n+\n 2021-05-01  Mike Frysinger  <vapier@gentoo.org>\n \n \t* simulator.c (do_fcvtzu): Change UL to ULL."
    },
    {
      "sha": "f6b93fbb1a859b0bb85ffcda52aebbb5e69a2503",
      "filename": "sim/aarch64/cpustate.c",
      "status": "modified",
      "additions": 6,
      "deletions": 5,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/f1ca32150cbc83e15a2002d3543f5dd7256ad248/sim/aarch64/cpustate.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/f1ca32150cbc83e15a2002d3543f5dd7256ad248/sim/aarch64/cpustate.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/aarch64/cpustate.c?ref=f1ca32150cbc83e15a2002d3543f5dd7256ad248",
      "patch": "@@ -379,7 +379,7 @@ aarch64_set_FP_float (sim_cpu *cpu, VReg reg, float val)\n \n       v.s = val;\n       TRACE_REGISTER (cpu,\n-\t\t      \"FR[%d].s changes from %f to %f [hex: %0lx]\",\n+\t\t      \"FR[%d].s changes from %f to %f [hex: %0\" PRIx64 \"]\",\n \t\t      reg, cpu->fr[reg].s, val, v.v[0]);\n     }\n \n@@ -397,7 +397,7 @@ aarch64_set_FP_double (sim_cpu *cpu, VReg reg, double val)\n \n       v.d = val;\n       TRACE_REGISTER (cpu,\n-\t\t      \"FR[%d].d changes from %f to %f [hex: %0lx]\",\n+\t\t      \"FR[%d].d changes from %f to %f [hex: %0\" PRIx64 \"]\",\n \t\t      reg, cpu->fr[reg].d, val, v.v[0]);\n     }\n   cpu->fr[reg].d = val;\n@@ -409,7 +409,8 @@ aarch64_set_FP_long_double (sim_cpu *cpu, VReg reg, FRegister a)\n   if (cpu->fr[reg].v[0] != a.v[0]\n       || cpu->fr[reg].v[1] != a.v[1])\n     TRACE_REGISTER (cpu,\n-\t\t    \"FR[%d].q changes from [%0lx %0lx] to [%0lx %0lx] \",\n+\t\t    \"FR[%d].q changes from [%0\" PRIx64 \" %0\" PRIx64 \"] to [%0\"\n+\t\t    PRIx64 \" %0\" PRIx64 \"] \",\n \t\t    reg,\n \t\t    cpu->fr[reg].v[0], cpu->fr[reg].v[1],\n \t\t    a.v[0], a.v[1]);\n@@ -518,7 +519,7 @@ aarch64_get_vec_double (sim_cpu *cpu, VReg reg, unsigned element)\n void\n aarch64_set_vec_u64 (sim_cpu *cpu, VReg reg, unsigned element, uint64_t val)\n {\n-  SET_VEC_ELEMENT (reg, element, val, v, \"%16lx\");\n+  SET_VEC_ELEMENT (reg, element, val, v, \"%16\" PRIx64);\n }\n \n void\n@@ -542,7 +543,7 @@ aarch64_set_vec_u8 (sim_cpu *cpu, VReg reg, unsigned element, uint8_t val)\n void\n aarch64_set_vec_s64 (sim_cpu *cpu, VReg reg, unsigned element, int64_t val)\n {\n-  SET_VEC_ELEMENT (reg, element, val, V, \"%16lx\");\n+  SET_VEC_ELEMENT (reg, element, val, V, \"%16\" PRIx64);\n }\n \n void"
    }
  ]
}