$date
	Wed Dec 03 15:17:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb $end
$var wire 1 # d $end
$upscope $end
$scope module tb $end
$var wire 1 $ q_ref $end
$upscope $end
$scope module tb $end
$var wire 1 % q_dut $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
0"
0!
$end
#5
0#
1!
#10
1#
0!
#15
0"
1%
1$
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0#
0!
#45
0"
0$
0%
1#
1!
#50
0!
#55
0"
1%
1$
0#
1!
#60
1#
0!
#65
1!
#70
0#
0!
#75
0"
0%
0$
1#
1!
#80
0#
0!
#85
1#
1!
#90
0#
0!
#95
1#
1!
#100
0!
#105
0"
1$
1%
0#
1!
#110
1#
0!
#115
0#
1!
#120
0!
#125
0"
0$
0%
1!
#130
1#
0!
#135
0"
1%
1$
0#
1!
#140
1#
0!
#145
1!
#150
0!
#155
1!
#160
0#
0!
#165
0"
0$
0%
1!
#170
0!
#175
1!
#180
1#
0!
#185
0"
1$
1%
0#
1!
#190
1#
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
0#
1!
#220
0!
#225
0"
0$
0%
1#
1!
#230
0!
#235
0"
1%
1$
1!
#240
0#
0!
#245
0"
0$
0%
1!
#250
0!
#255
1!
#260
0!
#265
1#
1!
#270
0#
0!
#275
1!
#280
1#
0!
#285
0"
1$
1%
1!
#290
0#
0!
#295
0"
0%
0$
1!
#300
0!
#305
1!
#310
0!
#315
1#
1!
#320
0!
#325
0"
1$
1%
1!
#330
0!
#335
1!
#340
0#
0!
#345
0"
0$
0%
1!
#350
1#
0!
#355
0"
1%
1$
1!
#360
0!
#365
0#
1!
#370
0!
#375
0"
0%
0$
1#
1!
#380
0!
#385
0"
1$
1%
0#
1!
#390
1#
0!
#395
1!
#400
0#
0!
#405
0"
0$
0%
1#
1!
#410
0!
#415
0"
1%
1$
1!
#420
0#
0!
#425
0"
0$
0%
1#
1!
#430
0!
#435
0"
1%
1$
0#
1!
#440
0!
#445
0"
0$
0%
1!
#450
0!
#455
1#
1!
#460
0!
#465
0"
1$
1%
0#
1!
#470
0!
#475
0"
0%
0$
1#
1!
#480
0!
#485
0"
1$
1%
1!
#490
0!
#495
1!
#500
0#
0!
#505
0"
0$
0%
1#
1!
#510
0!
#515
0"
1%
1$
1!
#520
0#
0!
#525
0"
0$
0%
1!
#530
0!
#535
1!
#540
0!
#545
1!
#550
0!
#555
1#
1!
#560
0!
#565
0"
1$
1%
1!
#570
0!
#575
1!
#580
0#
0!
#585
0"
0$
0%
1#
1!
#590
0!
#595
0"
1%
1$
0#
1!
#600
0!
#605
0"
0$
0%
1#
1!
