

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Wed Apr 26 10:57:46 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        histogram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                Modules                | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |                & Loops                | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ histogram                            |     -|  0.84|        -|       -|         -|        -|     -|        no|     -|   -|  383 (~0%)|  309 (~0%)|    -|
    | + histogram_Pipeline_VITIS_LOOP_13_1  |     -|  0.84|        -|       -|         -|        -|     -|        no|     -|   -|  315 (~0%)|  250 (~0%)|    -|
    |  o VITIS_LOOP_13_1                    |    II|  3.65|        -|       -|         6|        2|     -|       yes|     -|   -|          -|          -|    -|
    +---------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| feature_address0 | 10       |
| feature_q0       | 32       |
| hist_address0    | 10       |
| hist_d0          | 32       |
| hist_q0          | 32       |
| weight_address0  | 10       |
| weight_q0        | 32       |
+------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| feature  | in        | int*     |
| weight   | in        | int*     |
| hist     | inout     | int*     |
| n        | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| feature  | feature_address0 | port    | offset   |
| feature  | feature_ce0      | port    |          |
| feature  | feature_q0       | port    |          |
| weight   | weight_address0  | port    | offset   |
| weight   | weight_ce0       | port    |          |
| weight   | weight_q0        | port    |          |
| hist     | hist_address0    | port    | offset   |
| hist     | hist_ce0         | port    |          |
| hist     | hist_we0         | port    |          |
| hist     | hist_d0          | port    |          |
| hist     | hist_q0          | port    |          |
| n        | n                | port    |          |
| return   | ap_return        | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| + histogram                           | 0   |        |          |     |        |         |
|  + histogram_Pipeline_VITIS_LOOP_13_1 | 0   |        |          |     |        |         |
|    add_ln13_fu_123_p2                 | -   |        | add_ln13 | add | fabric | 0       |
|    add_ln17_fu_166_p2                 | -   |        | add_ln17 | add | fabric | 0       |
+---------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

