INTSTYLE=ise
INFILE=D:\FPGA\super_adder\top.ncd
OUTFILE=D:\FPGA\super_adder\top.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=D:\FPGA\super_adder
LICENSE=WebPack
USER_INFO=__0_0_0
