Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 13:04:07 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file FPGA_methodology_drc_routed.rpt -pb FPGA_methodology_drc_routed.pb -rpx FPGA_methodology_drc_routed.rpx
| Design       : FPGA
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 20         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 4          |
| TIMING-18 | Warning          | Missing input or output delay | 17         |
| TIMING-20 | Warning          | Non-clocked latch             | 2          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/h_count_next_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin moni/vga_timing/v_count_next_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cir/fsm/FSM_sequential_current_state[1]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) cir/fsm/FSM_sequential_current_state_reg[0]/CLR, cir/fsm/FSM_sequential_current_state_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell cir/x_counter/counter[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cir/x_counter/counter_reg[0]/CLR, cir/x_counter/counter_reg[1]/CLR, cir/x_counter/counter_reg[2]/CLR, cir/x_counter/counter_reg[3]/CLR, cir/x_counter/counter_reg[4]/CLR, cir/x_counter/counter_reg[5]/CLR, cir/x_counter/counter_reg[6]/CLR, cir/x_counter/counter_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell cir/y_counter/counter[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cir/y_counter/counter_reg[0]/CLR, cir/y_counter/counter_reg[1]/CLR, cir/y_counter/counter_reg[2]/CLR, cir/y_counter/counter_reg[3]/CLR, cir/y_counter/counter_reg[4]/CLR, cir/y_counter/counter_reg[5]/CLR, cir/y_counter/counter_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell moni/vga_timing/r_25MHz[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) moni/vga_timing/h_count_next_reg[0]/CLR, moni/vga_timing/h_count_next_reg[1]/CLR, moni/vga_timing/h_count_next_reg[2]/CLR, moni/vga_timing/h_count_next_reg[3]/CLR, moni/vga_timing/h_count_next_reg[4]/CLR, moni/vga_timing/h_count_next_reg[5]/CLR, moni/vga_timing/h_count_next_reg[6]/CLR, moni/vga_timing/h_count_next_reg[7]/CLR, moni/vga_timing/h_count_next_reg[8]/CLR, moni/vga_timing/h_count_next_reg[9]/CLR, moni/vga_timing/h_count_reg_reg[0]/CLR, moni/vga_timing/h_count_reg_reg[1]/CLR, moni/vga_timing/h_count_reg_reg[2]/CLR, moni/vga_timing/h_count_reg_reg[3]/CLR, moni/vga_timing/h_count_reg_reg[3]_rep/CLR (the first 15 of 77 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTND relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on VGA_B[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on VGA_B[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VGA_B[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on VGA_B[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on VGA_G[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on VGA_G[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on VGA_G[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on VGA_G[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on VGA_HS relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VGA_R[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VGA_R[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on VGA_R[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on VGA_R[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on VGA_VS relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cir/fsm/colour_signal_reg cannot be properly analyzed as its control pin cir/fsm/colour_signal_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cir/fsm/en_x_reg cannot be properly analyzed as its control pin cir/fsm/en_x_reg/G is not reached by a timing clock
Related violations: <none>


