[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             2
begin                                                  2
constant                                               2
delay_control                                          2
design                                                 1
initial                                                2
logic_net                                              2
logic_typespec                                         2
module_inst                                            2
operation                                              1
ref_obj                                                4
ref_typespec                                           2
sys_func_call                                          3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneClock/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.clk)
      |vpiParent:
      \_logic_net: (work@tb.clk), line:3:7, endln:3:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiProcess:
  \_initial: , line:5:3, endln:8:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_begin: (work@tb), line:5:11, endln:8:6
      |vpiParent:
      \_initial: , line:5:3, endln:8:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($monitor), line:6:5, endln:6:43
        |vpiParent:
        \_begin: (work@tb), line:5:11, endln:8:6
        |vpiArgument:
        \_constant: , line:6:14, endln:6:32
          |vpiParent:
          \_sys_func_call: ($monitor), line:6:5, endln:6:43
          |vpiDecompile:"@%0dns clk = %0d"
          |vpiSize:128
          |STRING:@%0dns clk = %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:6:33, endln:6:38
          |vpiParent:
          \_sys_func_call: ($monitor), line:6:5, endln:6:43
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@tb.clk), line:6:39, endln:6:42
          |vpiParent:
          \_sys_func_call: ($monitor), line:6:5, endln:6:43
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10
        |vpiName:$monitor
      |vpiStmt:
      \_delay_control: , line:7:5, endln:7:9
        |vpiParent:
        \_begin: (work@tb), line:5:11, endln:8:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:7:10, endln:7:19
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: , line:10:3, endln:13:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_begin: (work@tb), line:11:3, endln:13:6
      |vpiParent:
      \_initial: , line:10:3, endln:13:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:12:5, endln:12:12
        |vpiParent:
        \_begin: (work@tb), line:11:3, endln:13:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:12:11, endln:12:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:12:5, endln:12:8
          |vpiParent:
          \_assignment: , line:12:5, endln:12:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10
  |vpiProcess:
  \_always: , line:15:3, endln:16:19
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_delay_control: , line:16:5, endln:16:7
      |vpiParent:
      \_always: , line:15:3, endln:16:19
      |#5
      |vpiStmt:
      \_assignment: , line:16:8, endln:16:18
        |vpiParent:
        \_delay_control: , line:16:5, endln:16:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:16:14, endln:16:18
          |vpiParent:
          \_assignment: , line:16:8, endln:16:18
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@tb.clk), line:16:15, endln:16:18
            |vpiParent:
            \_operation: , line:16:14, endln:16:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_logic_net: (work@tb.clk), line:3:7, endln:3:10
        |vpiLhs:
        \_ref_obj: (work@tb.clk), line:16:8, endln:16:11
          |vpiParent:
          \_assignment: , line:16:8, endln:16:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_logic_net: (work@tb.clk), line:3:7, endln:3:10
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
  |vpiName:work@tb
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.clk)
      |vpiParent:
      \_logic_net: (work@tb.clk), line:3:7, endln:3:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_logic_typespec: , line:3:3, endln:3:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:5:3, endln:8:6
  |vpiProcess:
  \_initial: , line:10:3, endln:13:6
  |vpiProcess:
  \_always: , line:15:3, endln:16:19
\_weaklyReferenced:
\_logic_typespec: , line:3:3, endln:3:6
  |vpiParent:
  \_logic_net: (work@tb.clk), line:3:7, endln:3:10
\_logic_typespec: , line:3:3, endln:3:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneClock/tb.v | ${SURELOG_DIR}/build/regression/OneClock/roundtrip/tb_000.v | 2 | 19 |