v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# ==============================================================================
# MAIN INPUT / OUTPUT / SUPPLY PINS (Matching async_sar.sym)
# ==============================================================================
N -1400 -600 -1300 -600 {lab=start}
N -1400 -450 -1300 -450 {lab=comp_out_p}
N -1400 -300 -1300 -300 {lab=comp_out_n}
N -1400 -150 -1300 -150 {lab=comp_done}
N -1400 0 -1300 0 {lab=vdd}
N -1400 150 -1300 150 {lab=vss}

N 1450 -600 1550 -600 {lab=sample_en}
N 1450 -400 1550 -400 {lab=rst_latch}
N 1450 -200 1550 -200 {lab=done}
N 1450 0 1550 0 {lab=dout[7:0]}
N 1450 200 1550 200 {lab=dac_in[7:0]}

C {ipin.sym} -1400 -600 0 0 {name=p_st lab=start}
C {lab_wire.sym} -1300 -600 0 0 {name=l_st lab=start}

C {ipin.sym} -1400 -450 0 0 {name=p_cop lab=comp_out_p}
C {lab_wire.sym} -1300 -450 0 0 {name=l_cop lab=comp_out_p}

C {ipin.sym} -1400 -300 0 0 {name=p_con lab=comp_out_n}
C {lab_wire.sym} -1300 -300 0 0 {name=l_con lab=comp_out_n}

C {ipin.sym} -1400 -150 0 0 {name=p_cd lab=comp_done}
C {lab_wire.sym} -1300 -150 0 0 {name=l_cd lab=comp_done}

C {iopin.sym} -1400 0 0 0 {name=p_vdd lab=vdd}
C {lab_wire.sym} -1300 0 0 0 {name=l_vdd lab=vdd}

C {iopin.sym} -1400 150 0 0 {name=p_vss lab=vss}
C {lab_wire.sym} -1300 150 0 0 {name=l_vss lab=vss}

C {opin.sym} 1550 -600 0 0 {name=p_se lab=sample_en}
C {lab_wire.sym} 1450 -600 2 0 {name=l_se lab=sample_en}

C {opin.sym} 1550 -400 0 0 {name=p_rstl lab=rst_latch}
C {lab_wire.sym} 1450 -400 2 0 {name=l_rstl lab=rst_latch}

C {opin.sym} 1550 -200 0 0 {name=p_dn lab=done}
C {lab_wire.sym} 1450 -200 2 0 {name=l_dn lab=done}

C {opin.sym} 1550 0 0 0 {name=p_do lab=dout[7:0]}
C {lab_wire.sym} 1450 0 2 0 {name=l_do lab=dout[7:0]}

C {opin.sym} 1550 200 0 0 {name=p_daci lab=dac_in[7:0]}
C {lab_wire.sym} 1450 200 2 0 {name=l_daci lab=dac_in[7:0]}

# ==============================================================================
# LEFT SECTION: Clock Buffers, Sample-Enable, Reset & 8-Bit Shift Register
# ==============================================================================

# Shift register clock inverter: comp_done -> comp_done_b
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 -300 0 0 {name=x_inv_srclk}
C {lab_wire.sym} -1000 -300 0 0 {name=l_isrc_in lab=comp_done}
C {lab_wire.sym} -700 -300 2 0 {name=l_isrc_out lab=comp_done_b}

# 8-Bit One-Hot Shift Register
C {sar_adc/blocks/async_sar/shift_reg_8bit.sym} -850 0 0 0 {name=x_sr8}
C {lab_wire.sym} -1000 -80 0 0 {name=l_sr_si lab=vss}
C {lab_wire.sym} -1000 -60 0 0 {name=l_sr_clk lab=comp_done_b}
C {lab_wire.sym} -1000 -40 0 0 {name=l_sr_rst lab=rst_n_int}
C {lab_wire.sym} -700 -80 2 0 {name=l_sr_q0 lab=Q0}
C {lab_wire.sym} -700 -60 2 0 {name=l_sr_q1 lab=Q1}
C {lab_wire.sym} -700 -40 2 0 {name=l_sr_q2 lab=Q2}
C {lab_wire.sym} -700 -20 2 0 {name=l_sr_q3 lab=Q3}
C {lab_wire.sym} -700 0 2 0 {name=l_sr_q4 lab=Q4}
C {lab_wire.sym} -700 20 2 0 {name=l_sr_q5 lab=Q5}
C {lab_wire.sym} -700 40 2 0 {name=l_sr_q6 lab=Q6}
C {lab_wire.sym} -700 60 2 0 {name=l_sr_q7 lab=Q7}
C {lab_wire.sym} -700 80 2 0 {name=l_sr_done lab=sr_done}

# Sample enable buffer: sample_en = NOT(NOT(start))
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 300 0 0 {name=x_inv_se1}
C {lab_wire.sym} -1000 300 0 0 {name=l_se1_in lab=start}
C {lab_wire.sym} -700 300 2 0 {name=l_se1_out lab=start_inv}

C {sar_adc/blocks/async_sar/async_inverter.sym} -450 300 0 0 {name=x_inv_se2}
C {lab_wire.sym} -600 300 0 0 {name=l_se2_in lab=start_inv}
C {lab_wire.sym} -300 300 2 0 {name=l_se2_out lab=sample_en}

# Reset generator for internal bit registers: rst_n_int = NOT(start)
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 450 0 0 {name=x_inv_rst}
C {lab_wire.sym} -1000 450 0 0 {name=l_ir_in lab=start}
C {lab_wire.sym} -700 450 2 0 {name=l_ir_out lab=rst_n_int}

# ==============================================================================
# MIDDLE & RIGHT SECTION: 8 Modular Bit Slices (Vertical Pitch Delta Y = 180 px)
# ==============================================================================

# ----------------- Bit 7 (MSB, Q0, y = -630) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -630 0 0 {name=x_bit7}
C {lab_wire.sym} -150 -660 0 0 {name=l_br7_co lab=comp_out_p}
C {lab_wire.sym} -150 -640 0 0 {name=l_br7_en lab=Q0}
C {lab_wire.sym} -150 -620 0 0 {name=l_br7_rst lab=rst_n_int}
C {lab_wire.sym} -150 -600 0 0 {name=l_br7_clk lab=comp_done}
C {lab_wire.sym} 150 -660 2 0 {name=l_br7_bo lab=dout[7]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -630 0 0 {name=x_nor_dq7}
C {lab_wire.sym} 350 -650 0 0 {name=l_ndq7_a lab=dout[7]}
C {lab_wire.sym} 350 -610 0 0 {name=l_ndq7_b lab=Q0}
C {lab_wire.sym} 650 -630 2 0 {name=l_ndq7_out lab=dac_n7}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -630 0 0 {name=x_nor_st7}
C {lab_wire.sym} 800 -650 0 0 {name=l_nst7_a lab=dac_n7}
C {lab_wire.sym} 800 -610 0 0 {name=l_nst7_b lab=start}
C {lab_wire.sym} 1100 -630 2 0 {name=l_nst7_out lab=dac_in[7]}

# ----------------- Bit 6 (Q1, y = -450) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -450 0 0 {name=x_bit6}
C {lab_wire.sym} -150 -480 0 0 {name=l_br6_co lab=comp_out_p}
C {lab_wire.sym} -150 -460 0 0 {name=l_br6_en lab=Q1}
C {lab_wire.sym} -150 -440 0 0 {name=l_br6_rst lab=rst_n_int}
C {lab_wire.sym} -150 -420 0 0 {name=l_br6_clk lab=comp_done}
C {lab_wire.sym} 150 -480 2 0 {name=l_br6_bo lab=dout[6]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -450 0 0 {name=x_nor_dq6}
C {lab_wire.sym} 350 -470 0 0 {name=l_ndq6_a lab=dout[6]}
C {lab_wire.sym} 350 -430 0 0 {name=l_ndq6_b lab=Q1}
C {lab_wire.sym} 650 -450 2 0 {name=l_ndq6_out lab=dac_n6}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -450 0 0 {name=x_nor_st6}
C {lab_wire.sym} 800 -470 0 0 {name=l_nst6_a lab=dac_n6}
C {lab_wire.sym} 800 -430 0 0 {name=l_nst6_b lab=start}
C {lab_wire.sym} 1100 -450 2 0 {name=l_nst6_out lab=dac_in[6]}

# ----------------- Bit 5 (Q2, y = -270) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -270 0 0 {name=x_bit5}
C {lab_wire.sym} -150 -300 0 0 {name=l_br5_co lab=comp_out_p}
C {lab_wire.sym} -150 -280 0 0 {name=l_br5_en lab=Q2}
C {lab_wire.sym} -150 -260 0 0 {name=l_br5_rst lab=rst_n_int}
C {lab_wire.sym} -150 -240 0 0 {name=l_br5_clk lab=comp_done}
C {lab_wire.sym} 150 -300 2 0 {name=l_br5_bo lab=dout[5]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -270 0 0 {name=x_nor_dq5}
C {lab_wire.sym} 350 -290 0 0 {name=l_ndq5_a lab=dout[5]}
C {lab_wire.sym} 350 -250 0 0 {name=l_ndq5_b lab=Q2}
C {lab_wire.sym} 650 -270 2 0 {name=l_ndq5_out lab=dac_n5}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -270 0 0 {name=x_nor_st5}
C {lab_wire.sym} 800 -290 0 0 {name=l_nst5_a lab=dac_n5}
C {lab_wire.sym} 800 -250 0 0 {name=l_nst5_b lab=start}
C {lab_wire.sym} 1100 -270 2 0 {name=l_nst5_out lab=dac_in[5]}

# ----------------- Bit 4 (Q3, y = -90) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -90 0 0 {name=x_bit4}
C {lab_wire.sym} -150 -120 0 0 {name=l_br4_co lab=comp_out_p}
C {lab_wire.sym} -150 -100 0 0 {name=l_br4_en lab=Q3}
C {lab_wire.sym} -150 -80 0 0 {name=l_br4_rst lab=rst_n_int}
C {lab_wire.sym} -150 -60 0 0 {name=l_br4_clk lab=comp_done}
C {lab_wire.sym} 150 -120 2 0 {name=l_br4_bo lab=dout[4]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -90 0 0 {name=x_nor_dq4}
C {lab_wire.sym} 350 -110 0 0 {name=l_ndq4_a lab=dout[4]}
C {lab_wire.sym} 350 -70 0 0 {name=l_ndq4_b lab=Q3}
C {lab_wire.sym} 650 -90 2 0 {name=l_ndq4_out lab=dac_n4}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -90 0 0 {name=x_nor_st4}
C {lab_wire.sym} 800 -110 0 0 {name=l_nst4_a lab=dac_n4}
C {lab_wire.sym} 800 -70 0 0 {name=l_nst4_b lab=start}
C {lab_wire.sym} 1100 -90 2 0 {name=l_nst4_out lab=dac_in[4]}

# ----------------- Bit 3 (Q4, y = 90) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 90 0 0 {name=x_bit3}
C {lab_wire.sym} -150 60 0 0 {name=l_br3_co lab=comp_out_p}
C {lab_wire.sym} -150 80 0 0 {name=l_br3_en lab=Q4}
C {lab_wire.sym} -150 100 0 0 {name=l_br3_rst lab=rst_n_int}
C {lab_wire.sym} -150 120 0 0 {name=l_br3_clk lab=comp_done}
C {lab_wire.sym} 150 60 2 0 {name=l_br3_bo lab=dout[3]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 90 0 0 {name=x_nor_dq3}
C {lab_wire.sym} 350 70 0 0 {name=l_ndq3_a lab=dout[3]}
C {lab_wire.sym} 350 110 0 0 {name=l_ndq3_b lab=Q4}
C {lab_wire.sym} 650 90 2 0 {name=l_ndq3_out lab=dac_n3}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 90 0 0 {name=x_nor_st3}
C {lab_wire.sym} 800 70 0 0 {name=l_nst3_a lab=dac_n3}
C {lab_wire.sym} 800 110 0 0 {name=l_nst3_b lab=start}
C {lab_wire.sym} 1100 90 2 0 {name=l_nst3_out lab=dac_in[3]}

# ----------------- Bit 2 (Q5, y = 270) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 270 0 0 {name=x_bit2}
C {lab_wire.sym} -150 240 0 0 {name=l_br2_co lab=comp_out_p}
C {lab_wire.sym} -150 260 0 0 {name=l_br2_en lab=Q5}
C {lab_wire.sym} -150 280 0 0 {name=l_br2_rst lab=rst_n_int}
C {lab_wire.sym} -150 300 0 0 {name=l_br2_clk lab=comp_done}
C {lab_wire.sym} 150 240 2 0 {name=l_br2_bo lab=dout[2]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 270 0 0 {name=x_nor_dq2}
C {lab_wire.sym} 350 250 0 0 {name=l_ndq2_a lab=dout[2]}
C {lab_wire.sym} 350 290 0 0 {name=l_ndq2_b lab=Q5}
C {lab_wire.sym} 650 270 2 0 {name=l_ndq2_out lab=dac_n2}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 270 0 0 {name=x_nor_st2}
C {lab_wire.sym} 800 250 0 0 {name=l_nst2_a lab=dac_n2}
C {lab_wire.sym} 800 290 0 0 {name=l_nst2_b lab=start}
C {lab_wire.sym} 1100 270 2 0 {name=l_nst2_out lab=dac_in[2]}

# ----------------- Bit 1 (Q6, y = 450) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 450 0 0 {name=x_bit1}
C {lab_wire.sym} -150 420 0 0 {name=l_br1_co lab=comp_out_p}
C {lab_wire.sym} -150 440 0 0 {name=l_br1_en lab=Q6}
C {lab_wire.sym} -150 460 0 0 {name=l_br1_rst lab=rst_n_int}
C {lab_wire.sym} -150 480 0 0 {name=l_br1_clk lab=comp_done}
C {lab_wire.sym} 150 420 2 0 {name=l_br1_bo lab=dout[1]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 450 0 0 {name=x_nor_dq1}
C {lab_wire.sym} 350 430 0 0 {name=l_ndq1_a lab=dout[1]}
C {lab_wire.sym} 350 470 0 0 {name=l_ndq1_b lab=Q6}
C {lab_wire.sym} 650 450 2 0 {name=l_ndq1_out lab=dac_n1}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 450 0 0 {name=x_nor_st1}
C {lab_wire.sym} 800 430 0 0 {name=l_nst1_a lab=dac_n1}
C {lab_wire.sym} 800 470 0 0 {name=l_nst1_b lab=start}
C {lab_wire.sym} 1100 450 2 0 {name=l_nst1_out lab=dac_in[1]}

# ----------------- Bit 0 (LSB, Q7, y = 630) -----------------
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 630 0 0 {name=x_bit0}
C {lab_wire.sym} -150 600 0 0 {name=l_br0_co lab=comp_out_p}
C {lab_wire.sym} -150 620 0 0 {name=l_br0_en lab=Q7}
C {lab_wire.sym} -150 640 0 0 {name=l_br0_rst lab=rst_n_int}
C {lab_wire.sym} -150 660 0 0 {name=l_br0_clk lab=comp_done}
C {lab_wire.sym} 150 600 2 0 {name=l_br0_bo lab=dout[0]}

C {sar_adc/blocks/async_sar/async_nor2.sym} 500 630 0 0 {name=x_nor_dq0}
C {lab_wire.sym} 350 610 0 0 {name=l_ndq0_a lab=dout[0]}
C {lab_wire.sym} 350 650 0 0 {name=l_ndq0_b lab=Q7}
C {lab_wire.sym} 650 630 2 0 {name=l_ndq0_out lab=dac_n0}

C {sar_adc/blocks/async_sar/async_nor2.sym} 950 630 0 0 {name=x_nor_st0}
C {lab_wire.sym} 800 610 0 0 {name=l_nst0_a lab=dac_n0}
C {lab_wire.sym} 800 650 0 0 {name=l_nst0_b lab=start}
C {lab_wire.sym} 1100 630 2 0 {name=l_nst0_out lab=dac_in[0]}

# ==============================================================================
# BOTTOM SECTION: Comparator Reset Strobe & Conversion Done Logic
# ==============================================================================

# ----------------- Track 1: Settling Time Delay Path (y = 880) -----------------
# Inverter: comp_done -> comp_done_inv
C {sar_adc/blocks/async_sar/async_inverter.sym} -900 880 0 0 {name=x_inv_cd}
C {lab_wire.sym} -1050 880 0 0 {name=l_icd_in lab=comp_done}
C {lab_wire.sym} -750 880 2 0 {name=l_icd_out lab=comp_done_inv}

# Delay Chain: comp_done -> comp_done_delayed_n
C {sar_adc/blocks/async_sar/async_delay_chain.sym} -500 880 0 0 {name=x_del}
C {lab_wire.sym} -570 880 0 0 {name=l_del_in lab=comp_done}
C {lab_wire.sym} -430 880 2 0 {name=l_del_out lab=comp_done_delayed_n}

# NAND2: comp_done_inv, comp_done_delayed_n -> gate_settle
C {sar_adc/blocks/async_sar/async_nand2.sym} -150 880 0 0 {name=x_nand_settle}
C {lab_wire.sym} -300 860 0 0 {name=l_ns_a lab=comp_done_inv}
C {lab_wire.sym} -300 880 0 0 {name=l_ns_b lab=comp_done_delayed_n}
C {lab_wire.sym} 0 860 2 0 {name=l_nsettle_vdd lab=vdd}
C {lab_wire.sym} 0 880 2 0 {name=l_ns_out lab=gate_settle}
C {lab_wire.sym} 0 900 2 0 {name=l_nsettle_vss lab=vss}

# ----------------- Track 2: Control Delay Path (y = 1060) -----------------
# Start Delay: start -> start_n
C {sar_adc/blocks/async_sar/async_start_delay.sym} -900 1060 0 0 {name=x_start_del}
C {lab_wire.sym} -970 1060 0 0 {name=l_ist_in lab=start}
C {lab_wire.sym} -830 1060 2 0 {name=l_ist_out lab=start_n}

# Inverter: done -> done_n
C {sar_adc/blocks/async_sar/async_inverter.sym} -550 1060 0 0 {name=x_inv_dn}
C {lab_wire.sym} -700 1060 0 0 {name=l_idn_in lab=done}
N -400 1060 -300 1060 {lab=done_n}
C {lab_wire.sym} -400 1060 2 0 {name=l_idn_out lab=done_n}

# NAND2: start_n, done_n -> gate_ctrl
C {sar_adc/blocks/async_sar/async_nand2.sym} -150 1060 0 0 {name=x_nand_ctrl}
C {lab_wire.sym} -300 1040 0 0 {name=l_nc_a lab=start_n}
C {lab_wire.sym} -300 1060 0 0 {name=l_nc_b lab=done_n}
C {lab_wire.sym} 0 1040 2 0 {name=l_nctrl_vdd lab=vdd}
C {lab_wire.sym} 0 1060 2 0 {name=l_nc_out lab=gate_ctrl}
C {lab_wire.sym} 0 1080 2 0 {name=l_nctrl_vss lab=vss}

# ----------------- Track 3: Reset Latch Generator (y = 970) -----------------
# NOR2: gate_settle, gate_ctrl -> rst_latch
C {sar_adc/blocks/async_sar/async_nor2.sym} 350 970 0 0 {name=x_nor_rstl}
C {lab_wire.sym} 200 950 0 0 {name=l_nr_a lab=gate_settle}
C {lab_wire.sym} 200 990 0 0 {name=l_nr_b lab=gate_ctrl}
C {lab_wire.sym} 500 970 2 0 {name=l_nr_out lab=rst_latch}

# ----------------- Track 4: Conversion Done Generator (y = 970) -----------------
# NAND2: Q7, comp_done -> done_nand
C {sar_adc/blocks/async_sar/async_nand2.sym} 800 970 0 0 {name=x_nand_done}
C {lab_wire.sym} 650 950 0 0 {name=l_nd_a lab=Q7}
C {lab_wire.sym} 650 970 0 0 {name=l_nd_b lab=comp_done}
C {lab_wire.sym} 950 950 2 0 {name=l_ndone_vdd lab=vdd}
N 950 970 1050 970 {lab=done_nand}
C {lab_wire.sym} 950 970 2 0 {name=l_nd_out lab=done_nand}
C {lab_wire.sym} 950 990 2 0 {name=l_ndone_vss lab=vss}

# Inverter: done_nand -> done
C {sar_adc/blocks/async_sar/async_inverter.sym} 1200 970 0 0 {name=x_inv_done}
C {lab_wire.sym} 1050 970 0 0 {name=l_id_in lab=done_nand}
C {lab_wire.sym} 1350 970 2 0 {name=l_id_out lab=done}

C {title.sym} 100 1200 0 0 {name=l_title author="Berkah Saluyu"}
